

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:4,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_Jr5lTc
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MLjXbb"
Running: cat _ptx_MLjXbb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_b8kdB9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_b8kdB9 --output-file  /dev/null 2> _ptx_MLjXbbinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MLjXbb _ptx2_b8kdB9 _ptx_MLjXbbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 12:10:00 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=114128 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 12:10:01 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(5,3,0) tid=(15,13,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,6,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 470944 (ipc=314.0) sim_rate=117736 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 12:10:03 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,4,0) tid=(15,11,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,1,0) tid=(11,12,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 796592 (ipc=398.3) sim_rate=113798 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 12:10:06 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,4,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 908832 (ipc=363.5) sim_rate=100981 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 12:10:08 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,1,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1042704 (ipc=347.6) sim_rate=94791 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 12:10:10 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(15,7,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1384688 (ipc=395.6) sim_rate=92312 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 12:10:14 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(6,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(1,2,0) tid=(15,13,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1705168 (ipc=426.3) sim_rate=89745 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 12:10:18 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,6,0) tid=(15,9,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,4,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884784 (ipc=418.8) sim_rate=81947 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 12:10:22 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,2,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2047984 (ipc=409.6) sim_rate=75851 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 12:10:26 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(14,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,7,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2272404 (ipc=413.2) sim_rate=71012 (inst/sec) elapsed = 0:0:00:32 / Sat Apr 14 12:10:31 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,1,0) tid=(10,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,5,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2499066 (ipc=416.5) sim_rate=64078 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 12:10:38 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,5,0) tid=(10,5,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,5,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2672287 (ipc=411.1) sim_rate=58093 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 12:10:45 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(2,2,0) tid=(10,7,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2886537 (ipc=412.4) sim_rate=53454 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 12:10:53 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(7,2,0) tid=(3,11,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,4,0) tid=(14,2,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(4,5,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3214159 (ipc=428.6) sim_rate=51018 (inst/sec) elapsed = 0:0:01:03 / Sat Apr 14 12:11:02 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(5,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,0,0) tid=(2,4,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,3,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3514520 (ipc=439.3) sim_rate=48812 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 12:11:11 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,3,0) tid=(9,9,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,1,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3777660 (ipc=444.4) sim_rate=46069 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 14 12:11:21 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(5,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4069187 (ipc=452.1) sim_rate=43289 (inst/sec) elapsed = 0:0:01:34 / Sat Apr 14 12:11:33 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,2,0) tid=(3,9,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(2,6,0) tid=(11,5,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,3,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4304240 (ipc=453.1) sim_rate=40992 (inst/sec) elapsed = 0:0:01:45 / Sat Apr 14 12:11:44 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(7,1,0) tid=(9,15,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(5,1,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4521534 (ipc=452.2) sim_rate=38645 (inst/sec) elapsed = 0:0:01:57 / Sat Apr 14 12:11:56 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,3,0) tid=(1,13,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,2,0) tid=(6,9,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,0,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4793753 (ipc=456.5) sim_rate=36875 (inst/sec) elapsed = 0:0:02:10 / Sat Apr 14 12:12:09 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,4,0) tid=(11,11,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 5009851 (ipc=455.4) sim_rate=34790 (inst/sec) elapsed = 0:0:02:24 / Sat Apr 14 12:12:23 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,2,0) tid=(6,10,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5263898 (ipc=457.7) sim_rate=33106 (inst/sec) elapsed = 0:0:02:39 / Sat Apr 14 12:12:38 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,5,0) tid=(9,10,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,0,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5461494 (ipc=455.1) sim_rate=31387 (inst/sec) elapsed = 0:0:02:54 / Sat Apr 14 12:12:53 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,2,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5631142 (ipc=450.5) sim_rate=29637 (inst/sec) elapsed = 0:0:03:10 / Sat Apr 14 12:13:09 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(4,3,0) tid=(5,8,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,5,0) tid=(8,3,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,4,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5850323 (ipc=450.0) sim_rate=28399 (inst/sec) elapsed = 0:0:03:26 / Sat Apr 14 12:13:25 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13116,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13117,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13126,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13127,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13129,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(13130,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13138,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(13139,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13148,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13158,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13159,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13162,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13176,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13178,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13187,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13195,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(6,3,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13198,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13206,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13211,0), 3 CTAs running
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,7,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6068253 (ipc=449.5) sim_rate=27090 (inst/sec) elapsed = 0:0:03:44 / Sat Apr 14 12:13:43 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13512,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13522,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,4,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13660,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13664,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13666,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13764,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13777,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(7,7,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13867,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13869,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13886,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13925,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13960,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6340675 (ipc=452.9) sim_rate=26201 (inst/sec) elapsed = 0:0:04:02 / Sat Apr 14 12:14:01 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14019,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14019,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6535774 (ipc=450.7) sim_rate=25041 (inst/sec) elapsed = 0:0:04:21 / Sat Apr 14 12:14:20 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,7,0) tid=(1,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,6,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6767389 (ipc=451.2) sim_rate=24083 (inst/sec) elapsed = 0:0:04:41 / Sat Apr 14 12:14:40 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,7,0) tid=(10,15,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,5,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6947335 (ipc=448.2) sim_rate=23080 (inst/sec) elapsed = 0:0:05:01 / Sat Apr 14 12:15:00 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,5,0) tid=(14,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15712,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15763,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15813,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15814,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,5,0) tid=(0,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15917,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15930,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15947,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15967,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7133087 (ipc=445.8) sim_rate=22152 (inst/sec) elapsed = 0:0:05:22 / Sat Apr 14 12:15:21 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16016,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16030,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16035,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16091,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16101,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16116,0), 2 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(2,7,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16317,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7280143 (ipc=441.2) sim_rate=21163 (inst/sec) elapsed = 0:0:05:44 / Sat Apr 14 12:15:43 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,6,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7402082 (ipc=435.4) sim_rate=20224 (inst/sec) elapsed = 0:0:06:06 / Sat Apr 14 12:16:05 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17083,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17142,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17235,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17251,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17476,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7478164 (ipc=427.3) sim_rate=19576 (inst/sec) elapsed = 0:0:06:22 / Sat Apr 14 12:16:21 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17603,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17609,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17645,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,7,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7535840 (ipc=418.7) sim_rate=19372 (inst/sec) elapsed = 0:0:06:29 / Sat Apr 14 12:16:28 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18051,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18092,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18123,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18260,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7572546 (ipc=409.3) sim_rate=19122 (inst/sec) elapsed = 0:0:06:36 / Sat Apr 14 12:16:35 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7606074 (ipc=400.3) sim_rate=18873 (inst/sec) elapsed = 0:0:06:43 / Sat Apr 14 12:16:42 2018
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7646886 (ipc=392.1) sim_rate=18650 (inst/sec) elapsed = 0:0:06:50 / Sat Apr 14 12:16:49 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7677975 (ipc=383.9) sim_rate=18412 (inst/sec) elapsed = 0:0:06:57 / Sat Apr 14 12:16:56 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(4,7,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7696607 (ipc=375.4) sim_rate=18152 (inst/sec) elapsed = 0:0:07:04 / Sat Apr 14 12:17:03 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20731,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20755,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20775,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20814,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20815
gpu_sim_insn = 7699119
gpu_ipc =     369.8832
gpu_tot_sim_cycle = 20815
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     369.8832
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5819
gpu_stall_icnt2sh    = 7665
gpu_total_sim_rate=18030
RFC_cache:
	RFC_total_cache_accesses = 433328
	RFC_total_cache_misses = 159283
	RFC_total_cache_miss_rate = 0.3676
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5796
	L1I_total_cache_miss_rate = 0.0310
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 166, Miss = 60, Miss_rate = 0.361, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 143, Miss = 58, Miss_rate = 0.406, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 166, Miss = 58, Miss_rate = 0.349, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 57, Miss_rate = 0.396, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 162, Miss = 58, Miss_rate = 0.358, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 162, Miss = 59, Miss_rate = 0.364, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 865
	L1D_total_cache_miss_rate = 0.3877
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 160141
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181040
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5796
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 858
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57942	W0_Idle:50142	W0_Scoreboard:90332	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6864 {8:858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2128 {8:266,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116688 {136:858,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36176 {136:266,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 318 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 20814 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	879 	278 	107 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43 	468 	314 	48 	0 	0 	0 	0 	0 	0 	179 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        5846      5903    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        5843      4906    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        6122      6237    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        5218      4645    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        7096      6389    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        7779      5676    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27439 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002038
n_activity=333 dram_eff=0.1682
bk0: 6a 27402i bk1: 4a 27452i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27476i bk7: 0a 27476i bk8: 0a 27477i bk9: 0a 27477i bk10: 8a 27445i bk11: 10a 27440i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27474i bk15: 0a 27474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000582348
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27443 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.002038
n_activity=277 dram_eff=0.2022
bk0: 4a 27454i bk1: 4a 27454i bk2: 0a 27473i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27476i bk6: 0a 27476i bk7: 0a 27476i bk8: 0a 27477i bk9: 0a 27477i bk10: 8a 27448i bk11: 12a 27432i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27474i bk15: 0a 27474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000727934
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27445 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001893
n_activity=256 dram_eff=0.2031
bk0: 4a 27455i bk1: 2a 27458i bk2: 0a 27474i bk3: 0a 27474i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27476i bk7: 0a 27476i bk8: 0a 27477i bk9: 0a 27477i bk10: 8a 27446i bk11: 12a 27434i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27474i bk15: 0a 27474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00105551
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27450 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.001601
n_activity=206 dram_eff=0.2136
bk0: 4a 27454i bk1: 0a 27474i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27476i bk8: 0a 27477i bk9: 0a 27477i bk10: 8a 27446i bk11: 10a 27438i bk12: 0a 27473i bk13: 0a 27473i bk14: 0a 27474i bk15: 0a 27474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000691538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27448 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001747
n_activity=201 dram_eff=0.2388
bk0: 4a 27454i bk1: 0a 27474i bk2: 0a 27474i bk3: 0a 27474i bk4: 0a 27475i bk5: 0a 27476i bk6: 0a 27476i bk7: 0a 27476i bk8: 0a 27476i bk9: 0a 27476i bk10: 12a 27435i bk11: 8a 27442i bk12: 0a 27473i bk13: 0a 27474i bk14: 0a 27475i bk15: 0a 27475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0010919
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27448 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.001747
n_activity=194 dram_eff=0.2474
bk0: 4a 27454i bk1: 0a 27474i bk2: 0a 27474i bk3: 0a 27474i bk4: 0a 27475i bk5: 0a 27476i bk6: 0a 27476i bk7: 0a 27476i bk8: 0a 27476i bk9: 0a 27476i bk10: 12a 27435i bk11: 8a 27442i bk12: 0a 27473i bk13: 0a 27474i bk14: 0a 27475i bk15: 0a 27475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000691538

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 7, Miss_rate = 0.056, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 118, Miss = 7, Miss_rate = 0.059, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 125, Miss = 7, Miss_rate = 0.056, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 86, Miss = 5, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 1378
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5904
icnt_total_pkts_simt_to_mem=1727
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8371
	minimum = 6
	maximum = 223
Network latency average = 14.5769
	minimum = 6
	maximum = 223
Slowest packet = 636
Flit latency average = 13.5961
	minimum = 6
	maximum = 223
Slowest flit = 1134
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00490387
	minimum = 0.00365121 (at node 26)
	maximum = 0.00739851 (at node 23)
Accepted packet rate average = 0.00490387
	minimum = 0.00365121 (at node 26)
	maximum = 0.00739851 (at node 23)
Injected flit rate average = 0.0135782
	minimum = 0.00514052 (at node 0)
	maximum = 0.0304588 (at node 23)
Accepted flit rate average= 0.0135782
	minimum = 0.00490031 (at node 24)
	maximum = 0.0197454 (at node 1)
Injected packet length average = 2.76887
Accepted packet length average = 2.76887
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 7 sec (427 sec)
gpgpu_simulation_rate = 18030 (inst/sec)
gpgpu_simulation_rate = 48 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20815)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20815)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20815)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20815)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,1,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 21315  inst.: 7898767 (ipc=399.3) sim_rate=17513 (inst/sec) elapsed = 0:0:07:31 / Sat Apr 14 12:17:30 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,5,0) tid=(14,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,5,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 21815  inst.: 8155475 (ipc=456.4) sim_rate=17169 (inst/sec) elapsed = 0:0:07:55 / Sat Apr 14 12:17:54 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,1,0) tid=(14,15,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,1,0) tid=(10,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 22315  inst.: 8508859 (ipc=539.8) sim_rate=16983 (inst/sec) elapsed = 0:0:08:21 / Sat Apr 14 12:18:20 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,1,0) tid=(14,6,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 22815  inst.: 8902087 (ipc=601.5) sim_rate=16892 (inst/sec) elapsed = 0:0:08:47 / Sat Apr 14 12:18:46 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,2,0) tid=(2,12,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,3,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 23315  inst.: 9263991 (ipc=625.9) sim_rate=16722 (inst/sec) elapsed = 0:0:09:14 / Sat Apr 14 12:19:13 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(6,6,0) tid=(13,2,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 23815  inst.: 9533675 (ipc=611.5) sim_rate=16409 (inst/sec) elapsed = 0:0:09:41 / Sat Apr 14 12:19:40 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,4,0) tid=(9,5,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(4,0,0) tid=(9,13,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 24315  inst.: 9856176 (ipc=616.3) sim_rate=16184 (inst/sec) elapsed = 0:0:10:09 / Sat Apr 14 12:20:08 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,4,0) tid=(11,12,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,2,0) tid=(12,6,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(4,0,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 24815  inst.: 10169966 (ipc=617.7) sim_rate=15940 (inst/sec) elapsed = 0:0:10:38 / Sat Apr 14 12:20:37 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,0,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 25315  inst.: 10488591 (ipc=619.9) sim_rate=15701 (inst/sec) elapsed = 0:0:11:08 / Sat Apr 14 12:21:07 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(6,3,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 25815  inst.: 10704201 (ipc=601.0) sim_rate=15313 (inst/sec) elapsed = 0:0:11:39 / Sat Apr 14 12:21:38 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(6,1,0) tid=(9,6,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(3,0,0) tid=(1,10,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,3,0) tid=(13,1,0)
GPGPU-Sim uArch: cycles simulated: 26315  inst.: 11002450 (ipc=600.6) sim_rate=15071 (inst/sec) elapsed = 0:0:12:10 / Sat Apr 14 12:22:09 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(7,3,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 26815  inst.: 11226760 (ipc=587.9) sim_rate=14733 (inst/sec) elapsed = 0:0:12:42 / Sat Apr 14 12:22:41 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(2,3,0) tid=(9,14,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,1,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 27315  inst.: 11473499 (ipc=580.7) sim_rate=14450 (inst/sec) elapsed = 0:0:13:14 / Sat Apr 14 12:23:13 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,3,0) tid=(4,3,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,5,0) tid=(5,15,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,3,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 27815  inst.: 11688883 (ipc=570.0) sim_rate=14134 (inst/sec) elapsed = 0:0:13:47 / Sat Apr 14 12:23:46 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(6,0,0) tid=(14,13,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(2,4,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 28315  inst.: 11914393 (ipc=562.0) sim_rate=13821 (inst/sec) elapsed = 0:0:14:22 / Sat Apr 14 12:24:21 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(4,1,0) tid=(9,15,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,6,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 28815  inst.: 12183966 (ipc=560.6) sim_rate=13583 (inst/sec) elapsed = 0:0:14:57 / Sat Apr 14 12:24:56 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(4,6,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8329,20815), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8330,20815)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8335,20815), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8336,20815)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8367,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8367,20815), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8368,20815)
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8368,20815)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8370,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8395,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8430,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8459,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8475,20815), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29315  inst.: 12449719 (ipc=558.9) sim_rate=13343 (inst/sec) elapsed = 0:0:15:33 / Sat Apr 14 12:25:32 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,6,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8525,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8558,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8564,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8591,20815), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(2,5,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8686,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8739,20815), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(6,5,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 29815  inst.: 12719262 (ipc=557.8) sim_rate=13112 (inst/sec) elapsed = 0:0:16:10 / Sat Apr 14 12:26:09 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(6,4,0) tid=(8,14,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 30315  inst.: 12961331 (ipc=553.9) sim_rate=12871 (inst/sec) elapsed = 0:0:16:47 / Sat Apr 14 12:26:46 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9907,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9938,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9939,20815), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30815  inst.: 13206204 (ipc=550.7) sim_rate=12649 (inst/sec) elapsed = 0:0:17:24 / Sat Apr 14 12:27:23 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10030,20815), 3 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,4,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10065,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10107,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10110,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10190,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10216,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10225,20815), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10292,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10337,20815), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10353,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10419,20815), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31315  inst.: 13420270 (ipc=544.9) sim_rate=12414 (inst/sec) elapsed = 0:0:18:01 / Sat Apr 14 12:28:00 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,7,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10563,20815), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,5,0) tid=(10,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,5,0) tid=(4,15,0)
GPGPU-Sim uArch: cycles simulated: 31815  inst.: 13673425 (ipc=543.1) sim_rate=12230 (inst/sec) elapsed = 0:0:18:38 / Sat Apr 14 12:28:37 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(7,7,0) tid=(0,15,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(6,5,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 32315  inst.: 13938642 (ipc=542.6) sim_rate=12057 (inst/sec) elapsed = 0:0:19:16 / Sat Apr 14 12:29:15 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,7,0) tid=(12,7,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,5,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 32815  inst.: 14152538 (ipc=537.8) sim_rate=11853 (inst/sec) elapsed = 0:0:19:54 / Sat Apr 14 12:29:53 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,7,0) tid=(9,3,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,6,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 33315  inst.: 14383961 (ipc=534.8) sim_rate=11656 (inst/sec) elapsed = 0:0:20:34 / Sat Apr 14 12:30:33 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(0,7,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 33815  inst.: 14565341 (ipc=528.2) sim_rate=11441 (inst/sec) elapsed = 0:0:21:13 / Sat Apr 14 12:31:12 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13016,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13019,20815), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,5,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13125,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13157,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13241,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13329,20815), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13347,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13355,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13400,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13405,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13427,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13477,20815), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34315  inst.: 14738349 (ipc=521.4) sim_rate=11216 (inst/sec) elapsed = 0:0:21:54 / Sat Apr 14 12:31:53 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13584,20815), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13590,20815), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,5,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13681,20815), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,5,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 34815  inst.: 14892262 (ipc=513.8) sim_rate=10990 (inst/sec) elapsed = 0:0:22:35 / Sat Apr 14 12:32:34 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(5,5,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 35315  inst.: 15044863 (ipc=506.6) sim_rate=10777 (inst/sec) elapsed = 0:0:23:16 / Sat Apr 14 12:33:15 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,6,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14991,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35815  inst.: 15160528 (ipc=497.4) sim_rate=10542 (inst/sec) elapsed = 0:0:23:58 / Sat Apr 14 12:33:57 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15027,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(2,6,0) tid=(2,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15096,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15115,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15191,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15193,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15240,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15424,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15467,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36315  inst.: 15231031 (ipc=485.9) sim_rate=10403 (inst/sec) elapsed = 0:0:24:24 / Sat Apr 14 12:34:23 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15512,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15587,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,7,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 36815  inst.: 15280345 (ipc=473.8) sim_rate=10345 (inst/sec) elapsed = 0:0:24:37 / Sat Apr 14 12:34:36 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16084,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16148,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16370,20815), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16428,20815), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37315  inst.: 15313873 (ipc=461.5) sim_rate=10284 (inst/sec) elapsed = 0:0:24:49 / Sat Apr 14 12:34:48 2018
GPGPU-Sim uArch: cycles simulated: 37815  inst.: 15348971 (ipc=450.0) sim_rate=10225 (inst/sec) elapsed = 0:0:25:01 / Sat Apr 14 12:35:00 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(7,7,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 38315  inst.: 15381838 (ipc=439.0) sim_rate=10166 (inst/sec) elapsed = 0:0:25:13 / Sat Apr 14 12:35:12 2018
GPGPU-Sim uArch: cycles simulated: 38815  inst.: 15398054 (ipc=427.7) sim_rate=10090 (inst/sec) elapsed = 0:0:25:26 / Sat Apr 14 12:35:25 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18118,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18141,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18148,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18195,20815), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18196
gpu_sim_insn = 7699119
gpu_ipc =     423.1215
gpu_tot_sim_cycle = 39011
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     394.7153
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5820
gpu_stall_icnt2sh    = 7811
gpu_total_sim_rate=10070
RFC_cache:
	RFC_total_cache_accesses = 866656
	RFC_total_cache_misses = 317811
	RFC_total_cache_miss_rate = 0.3667
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6716
	L1I_total_cache_miss_rate = 0.0180
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[1]: Access = 312, Miss = 76, Miss_rate = 0.244, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[2]: Access = 287, Miss = 73, Miss_rate = 0.254, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[3]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[4]: Access = 304, Miss = 76, Miss_rate = 0.250, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[5]: Access = 284, Miss = 73, Miss_rate = 0.257, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[6]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[7]: Access = 304, Miss = 75, Miss_rate = 0.247, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[8]: Access = 324, Miss = 78, Miss_rate = 0.241, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[9]: Access = 313, Miss = 74, Miss_rate = 0.236, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[10]: Access = 290, Miss = 75, Miss_rate = 0.259, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[11]: Access = 312, Miss = 74, Miss_rate = 0.237, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[12]: Access = 282, Miss = 70, Miss_rate = 0.248, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[13]: Access = 306, Miss = 73, Miss_rate = 0.239, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[14]: Access = 284, Miss = 70, Miss_rate = 0.246, Pending_hits = 79, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1105
	L1D_total_cache_miss_rate = 0.2476
	L1D_total_cache_pending_hits = 1154
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 550584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 318902
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366956
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6716
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1171, 1262, 1653, 1653, 1525, 1342, 1158, 1158, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1338, 1518, 1644, 1644, 1518, 1338, 1158, 1158, 1338, 1518, 1644, 1322, 1259, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1091
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101722	W0_Idle:67079	W0_Scoreboard:161243	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8728 {8:1091,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2856 {8:357,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148376 {136:1091,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48552 {136:357,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 267 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 39010 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	781 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1387 	330 	110 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	177 	567 	314 	48 	0 	0 	0 	0 	0 	0 	179 	180 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        7043      6982    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        7060      5789    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        7341      7032    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        6435      5658    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        8709      7591    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        9431      6832    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51493 n_nop=51457 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001088
n_activity=333 dram_eff=0.1682
bk0: 6a 51420i bk1: 4a 51470i bk2: 0a 51493i bk3: 0a 51493i bk4: 0a 51493i bk5: 0a 51493i bk6: 0a 51494i bk7: 0a 51494i bk8: 0a 51495i bk9: 0a 51495i bk10: 8a 51463i bk11: 10a 51458i bk12: 0a 51491i bk13: 0a 51491i bk14: 0a 51492i bk15: 0a 51492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000310722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51493 n_nop=51461 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.001088
n_activity=277 dram_eff=0.2022
bk0: 4a 51472i bk1: 4a 51472i bk2: 0a 51491i bk3: 0a 51493i bk4: 0a 51493i bk5: 0a 51494i bk6: 0a 51494i bk7: 0a 51494i bk8: 0a 51495i bk9: 0a 51495i bk10: 8a 51466i bk11: 12a 51450i bk12: 0a 51491i bk13: 0a 51491i bk14: 0a 51492i bk15: 0a 51492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000388402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51493 n_nop=51463 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.00101
n_activity=256 dram_eff=0.2031
bk0: 4a 51473i bk1: 2a 51476i bk2: 0a 51492i bk3: 0a 51492i bk4: 0a 51493i bk5: 0a 51493i bk6: 0a 51494i bk7: 0a 51494i bk8: 0a 51495i bk9: 0a 51495i bk10: 8a 51464i bk11: 12a 51452i bk12: 0a 51491i bk13: 0a 51491i bk14: 0a 51492i bk15: 0a 51492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000563183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51493 n_nop=51468 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0008545
n_activity=206 dram_eff=0.2136
bk0: 4a 51472i bk1: 0a 51492i bk2: 0a 51493i bk3: 0a 51493i bk4: 0a 51493i bk5: 0a 51493i bk6: 0a 51493i bk7: 0a 51494i bk8: 0a 51495i bk9: 0a 51495i bk10: 8a 51464i bk11: 10a 51456i bk12: 0a 51491i bk13: 0a 51491i bk14: 0a 51492i bk15: 0a 51492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51493 n_nop=51466 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009322
n_activity=201 dram_eff=0.2388
bk0: 4a 51472i bk1: 0a 51492i bk2: 0a 51492i bk3: 0a 51492i bk4: 0a 51493i bk5: 0a 51494i bk6: 0a 51494i bk7: 0a 51494i bk8: 0a 51494i bk9: 0a 51494i bk10: 12a 51453i bk11: 8a 51460i bk12: 0a 51491i bk13: 0a 51492i bk14: 0a 51493i bk15: 0a 51493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000582603
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51493 n_nop=51466 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009322
n_activity=194 dram_eff=0.2474
bk0: 4a 51472i bk1: 0a 51492i bk2: 0a 51492i bk3: 0a 51492i bk4: 0a 51493i bk5: 0a 51494i bk6: 0a 51494i bk7: 0a 51494i bk8: 0a 51494i bk9: 0a 51494i bk10: 12a 51453i bk11: 8a 51460i bk12: 0a 51491i bk13: 0a 51492i bk14: 0a 51493i bk15: 0a 51493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000368982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 181, Miss = 7, Miss_rate = 0.039, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 170, Miss = 7, Miss_rate = 0.041, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 162, Miss = 6, Miss_rate = 0.037, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 179, Miss = 7, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 121, Miss = 5, Miss_rate = 0.041, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 235, Miss = 8, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 1941
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0392
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 872
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 289
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7763
icnt_total_pkts_simt_to_mem=2639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.37567
	minimum = 6
	maximum = 34
Network latency average = 8.76021
	minimum = 6
	maximum = 34
Slowest packet = 2760
Flit latency average = 7.64922
	minimum = 6
	maximum = 34
Slowest flit = 7635
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229192
	minimum = 0.00175863 (at node 26)
	maximum = 0.00445153 (at node 23)
Accepted packet rate average = 0.00229192
	minimum = 0.00175863 (at node 26)
	maximum = 0.00445153 (at node 23)
Injected flit rate average = 0.00564023
	minimum = 0.00302264 (at node 2)
	maximum = 0.0147835 (at node 23)
Accepted flit rate average= 0.00564023
	minimum = 0.0030776 (at node 18)
	maximum = 0.00840844 (at node 8)
Injected packet length average = 2.46092
Accepted packet length average = 2.46092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 29 sec (1529 sec)
gpgpu_simulation_rate = 10070 (inst/sec)
gpgpu_simulation_rate = 25 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39011)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39011)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39011)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39011)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(7,2,0) tid=(13,13,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,0,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 39511  inst.: 15597662 (ipc=398.8) sim_rate=9922 (inst/sec) elapsed = 0:0:26:12 / Sat Apr 14 12:36:11 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,1,0) tid=(13,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,2,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 40011  inst.: 15850534 (ipc=452.3) sim_rate=9808 (inst/sec) elapsed = 0:0:26:56 / Sat Apr 14 12:36:55 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(5,1,0) tid=(1,11,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1,4,0) tid=(13,11,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(6,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 40511  inst.: 16200866 (ipc=535.1) sim_rate=9759 (inst/sec) elapsed = 0:0:27:40 / Sat Apr 14 12:37:39 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(7,0,0) tid=(13,1,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,0,0) tid=(13,1,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(2,1,0) tid=(1,13,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(7,2,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 41011  inst.: 16593810 (ipc=597.8) sim_rate=9726 (inst/sec) elapsed = 0:0:28:26 / Sat Apr 14 12:38:25 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1,1,0) tid=(6,8,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(7,2,0) tid=(10,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,0,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 41511  inst.: 16958370 (ipc=624.1) sim_rate=9679 (inst/sec) elapsed = 0:0:29:12 / Sat Apr 14 12:39:11 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 42011  inst.: 17228868 (ipc=610.2) sim_rate=9576 (inst/sec) elapsed = 0:0:29:59 / Sat Apr 14 12:39:58 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,1,0) tid=(4,4,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,3,0) tid=(5,12,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 42511  inst.: 17558243 (ipc=617.1) sim_rate=9511 (inst/sec) elapsed = 0:0:30:46 / Sat Apr 14 12:40:45 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,1,0) tid=(12,14,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,5,0) tid=(13,12,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,4,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 43011  inst.: 17865655 (ipc=616.9) sim_rate=9432 (inst/sec) elapsed = 0:0:31:34 / Sat Apr 14 12:41:33 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(6,1,0) tid=(13,13,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,3,0) tid=(5,13,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,2,0) tid=(13,11,0)
GPGPU-Sim uArch: cycles simulated: 43511  inst.: 18189307 (ipc=620.2) sim_rate=9361 (inst/sec) elapsed = 0:0:32:23 / Sat Apr 14 12:42:22 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,2,0) tid=(13,6,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,3,0) tid=(8,6,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,2,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 44011  inst.: 18408346 (ipc=602.0) sim_rate=9236 (inst/sec) elapsed = 0:0:33:13 / Sat Apr 14 12:43:12 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(7,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,0,0) tid=(15,15,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,3,0) tid=(14,3,0)
GPGPU-Sim uArch: cycles simulated: 44511  inst.: 18698273 (ipc=600.0) sim_rate=9152 (inst/sec) elapsed = 0:0:34:03 / Sat Apr 14 12:44:02 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,5,0) tid=(3,13,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,5,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 45011  inst.: 18932163 (ipc=589.0) sim_rate=9041 (inst/sec) elapsed = 0:0:34:54 / Sat Apr 14 12:44:53 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(2,5,0) tid=(8,15,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(7,2,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 45511  inst.: 19170497 (ipc=580.3) sim_rate=8933 (inst/sec) elapsed = 0:0:35:46 / Sat Apr 14 12:45:45 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(5,2,0) tid=(7,8,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 46011  inst.: 19399930 (ipc=571.7) sim_rate=8826 (inst/sec) elapsed = 0:0:36:38 / Sat Apr 14 12:46:37 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(6,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 46511  inst.: 19636835 (ipc=565.1) sim_rate=8719 (inst/sec) elapsed = 0:0:37:32 / Sat Apr 14 12:47:31 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,1,0) tid=(6,12,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,6,0) tid=(14,4,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 47011  inst.: 19901463 (ipc=562.9) sim_rate=8630 (inst/sec) elapsed = 0:0:38:26 / Sat Apr 14 12:48:25 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(5,0,0) tid=(1,8,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,7,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8382,39011), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8383,39011)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(3,4,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8452,39011), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8453,39011)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8465,39011), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8466,39011)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8477,39011), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8478,39011)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8486,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8486,39011), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47511  inst.: 20169090 (ipc=561.3) sim_rate=8542 (inst/sec) elapsed = 0:0:39:21 / Sat Apr 14 12:49:20 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8512,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8533,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8541,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8590,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8627,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8637,39011), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8668,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8734,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8764,39011), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(3,4,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 48011  inst.: 20417988 (ipc=557.8) sim_rate=8447 (inst/sec) elapsed = 0:0:40:17 / Sat Apr 14 12:50:16 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,7,0) tid=(6,3,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(5,2,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 48511  inst.: 20667330 (ipc=554.6) sim_rate=8353 (inst/sec) elapsed = 0:0:41:14 / Sat Apr 14 12:51:13 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,4,0) tid=(10,13,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(4,7,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 49011  inst.: 20908586 (ipc=551.0) sim_rate=8260 (inst/sec) elapsed = 0:0:42:11 / Sat Apr 14 12:52:10 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(2,6,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10037,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10051,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10072,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10172,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10197,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10238,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10252,39011), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(3,7,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10259,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10289,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10325,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10354,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10410,39011), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10457,39011), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(7,3,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10479,39011), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49511  inst.: 21117119 (ipc=544.7) sim_rate=8159 (inst/sec) elapsed = 0:0:43:08 / Sat Apr 14 12:53:07 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10587,39011), 2 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(4,4,0) tid=(11,10,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(3,5,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 50011  inst.: 21379640 (ipc=543.8) sim_rate=8076 (inst/sec) elapsed = 0:0:44:07 / Sat Apr 14 12:54:06 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(4,7,0) tid=(8,14,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,6,0) tid=(4,11,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(3,5,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 50511  inst.: 21637851 (ipc=542.6) sim_rate=7996 (inst/sec) elapsed = 0:0:45:06 / Sat Apr 14 12:55:05 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(3,6,0) tid=(6,10,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2,6,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 51011  inst.: 21867405 (ipc=539.1) sim_rate=7905 (inst/sec) elapsed = 0:0:46:06 / Sat Apr 14 12:56:05 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(7,6,0) tid=(1,10,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(0,5,0) tid=(2,14,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(4,5,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 51511  inst.: 22077588 (ipc=534.3) sim_rate=7809 (inst/sec) elapsed = 0:0:47:07 / Sat Apr 14 12:57:06 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(2,7,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12981,39011), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52011  inst.: 22279130 (ipc=529.3) sim_rate=7714 (inst/sec) elapsed = 0:0:48:08 / Sat Apr 14 12:58:07 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13053,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13082,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13119,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13268,39011), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,5,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13284,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13290,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13318,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13351,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13436,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13450,39011), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52511  inst.: 22444305 (ipc=521.9) sim_rate=7608 (inst/sec) elapsed = 0:0:49:10 / Sat Apr 14 12:59:09 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(5,7,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13575,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13584,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13778,39011), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13781,39011), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(6,6,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 53011  inst.: 22591965 (ipc=513.8) sim_rate=7500 (inst/sec) elapsed = 0:0:50:12 / Sat Apr 14 13:00:11 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,6,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 53511  inst.: 22744715 (ipc=506.7) sim_rate=7396 (inst/sec) elapsed = 0:0:51:15 / Sat Apr 14 13:01:14 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(4,6,0) tid=(9,7,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1,6,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 54011  inst.: 22857902 (ipc=497.3) sim_rate=7281 (inst/sec) elapsed = 0:0:52:19 / Sat Apr 14 13:02:18 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15055,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15058,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15061,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15071,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15128,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15131,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15134,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15149,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15344,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15467,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15489,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54511  inst.: 22917778 (ipc=485.1) sim_rate=7220 (inst/sec) elapsed = 0:0:52:54 / Sat Apr 14 13:02:53 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,5,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 55011  inst.: 22970516 (ipc=473.3) sim_rate=7196 (inst/sec) elapsed = 0:0:53:12 / Sat Apr 14 13:03:11 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16133,39011), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55511  inst.: 23009280 (ipc=461.3) sim_rate=7168 (inst/sec) elapsed = 0:0:53:30 / Sat Apr 14 13:03:29 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16534,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16534,39011), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16536,39011), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56011  inst.: 23045778 (ipc=449.9) sim_rate=7139 (inst/sec) elapsed = 0:0:53:48 / Sat Apr 14 13:03:47 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(7,7,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 56511  inst.: 23078169 (ipc=438.9) sim_rate=7107 (inst/sec) elapsed = 0:0:54:07 / Sat Apr 14 13:04:06 2018
GPGPU-Sim uArch: cycles simulated: 57011  inst.: 23094485 (ipc=427.6) sim_rate=7073 (inst/sec) elapsed = 0:0:54:25 / Sat Apr 14 13:04:24 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18069,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18210,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18259,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18334,39011), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 11.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18335
gpu_sim_insn = 7699119
gpu_ipc =     419.9138
gpu_tot_sim_cycle = 57346
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     402.7719
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5821
gpu_stall_icnt2sh    = 7908
gpu_total_sim_rate=7056
RFC_cache:
	RFC_total_cache_accesses = 1299984
	RFC_total_cache_misses = 476716
	RFC_total_cache_miss_rate = 0.3667
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7635
	L1I_total_cache_miss_rate = 0.0136
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 424, Miss = 86, Miss_rate = 0.203, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[1]: Access = 452, Miss = 93, Miss_rate = 0.206, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[2]: Access = 433, Miss = 89, Miss_rate = 0.206, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 436, Miss = 90, Miss_rate = 0.206, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[4]: Access = 450, Miss = 91, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[5]: Access = 422, Miss = 86, Miss_rate = 0.204, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[6]: Access = 426, Miss = 87, Miss_rate = 0.204, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[7]: Access = 446, Miss = 89, Miss_rate = 0.200, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 466, Miss = 93, Miss_rate = 0.200, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[9]: Access = 479, Miss = 93, Miss_rate = 0.194, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[10]: Access = 455, Miss = 90, Miss_rate = 0.198, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[11]: Access = 482, Miss = 93, Miss_rate = 0.193, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[12]: Access = 424, Miss = 86, Miss_rate = 0.203, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[13]: Access = 470, Miss = 90, Miss_rate = 0.191, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[14]: Access = 428, Miss = 87, Miss_rate = 0.203, Pending_hits = 88, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1343
	L1D_total_cache_miss_rate = 0.2007
	L1D_total_cache_pending_hits = 1253
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 826669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 478038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552873
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7635
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 1671, 1762, 2478, 2478, 2287, 2013, 1737, 1737, 2009, 2280, 2469, 2469, 2280, 2009, 1737, 1737, 2007, 2277, 2466, 2466, 2277, 2007, 1737, 1737, 2007, 2277, 2466, 2144, 2018, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1322
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145389	W0_Idle:83940	W0_Scoreboard:231371	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10576 {8:1322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3600 {8:450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 179792 {136:1322,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 61200 {136:450,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 239 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 57345 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1251 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1872 	405 	113 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	313 	662 	314 	48 	0 	0 	0 	0 	0 	0 	179 	180 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        8242      8035    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        8280      6642    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        8569      7830    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        7658      6655    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       10334      8786    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       11088      7979    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75694 n_nop=75658 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007398
n_activity=333 dram_eff=0.1682
bk0: 6a 75621i bk1: 4a 75671i bk2: 0a 75694i bk3: 0a 75694i bk4: 0a 75694i bk5: 0a 75694i bk6: 0a 75695i bk7: 0a 75695i bk8: 0a 75696i bk9: 0a 75696i bk10: 8a 75664i bk11: 10a 75659i bk12: 0a 75692i bk13: 0a 75692i bk14: 0a 75693i bk15: 0a 75693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000211377
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75694 n_nop=75662 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0007398
n_activity=277 dram_eff=0.2022
bk0: 4a 75673i bk1: 4a 75673i bk2: 0a 75692i bk3: 0a 75694i bk4: 0a 75694i bk5: 0a 75695i bk6: 0a 75695i bk7: 0a 75695i bk8: 0a 75696i bk9: 0a 75696i bk10: 8a 75667i bk11: 12a 75651i bk12: 0a 75692i bk13: 0a 75692i bk14: 0a 75693i bk15: 0a 75693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000264222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75694 n_nop=75664 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.000687
n_activity=256 dram_eff=0.2031
bk0: 4a 75674i bk1: 2a 75677i bk2: 0a 75693i bk3: 0a 75693i bk4: 0a 75694i bk5: 0a 75694i bk6: 0a 75695i bk7: 0a 75695i bk8: 0a 75696i bk9: 0a 75696i bk10: 8a 75665i bk11: 12a 75653i bk12: 0a 75692i bk13: 0a 75692i bk14: 0a 75693i bk15: 0a 75693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000383122
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75694 n_nop=75669 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0005813
n_activity=206 dram_eff=0.2136
bk0: 4a 75673i bk1: 0a 75693i bk2: 0a 75694i bk3: 0a 75694i bk4: 0a 75694i bk5: 0a 75694i bk6: 0a 75694i bk7: 0a 75695i bk8: 0a 75696i bk9: 0a 75696i bk10: 8a 75665i bk11: 10a 75657i bk12: 0a 75692i bk13: 0a 75692i bk14: 0a 75693i bk15: 0a 75693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000251011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75694 n_nop=75667 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006341
n_activity=201 dram_eff=0.2388
bk0: 4a 75673i bk1: 0a 75693i bk2: 0a 75693i bk3: 0a 75693i bk4: 0a 75694i bk5: 0a 75695i bk6: 0a 75695i bk7: 0a 75695i bk8: 0a 75695i bk9: 0a 75695i bk10: 12a 75654i bk11: 8a 75661i bk12: 0a 75692i bk13: 0a 75693i bk14: 0a 75694i bk15: 0a 75694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000396333
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75694 n_nop=75667 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006341
n_activity=194 dram_eff=0.2474
bk0: 4a 75673i bk1: 0a 75693i bk2: 0a 75693i bk3: 0a 75693i bk4: 0a 75694i bk5: 0a 75695i bk6: 0a 75695i bk7: 0a 75695i bk8: 0a 75695i bk9: 0a 75695i bk10: 12a 75654i bk11: 8a 75661i bk12: 0a 75692i bk13: 0a 75693i bk14: 0a 75694i bk15: 0a 75694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000251011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 235, Miss = 7, Miss_rate = 0.030, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 221, Miss = 7, Miss_rate = 0.032, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 216, Miss = 6, Miss_rate = 0.028, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 233, Miss = 7, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 155, Miss = 5, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 316, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 2504
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0304
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1103
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 382
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9622
icnt_total_pkts_simt_to_mem=3551
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.42895
	minimum = 6
	maximum = 34
Network latency average = 8.84369
	minimum = 6
	maximum = 34
Slowest packet = 3893
Flit latency average = 7.6882
	minimum = 6
	maximum = 34
Slowest flit = 10413
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227454
	minimum = 0.0017453 (at node 5)
	maximum = 0.00441778 (at node 23)
Accepted packet rate average = 0.00227454
	minimum = 0.0017453 (at node 5)
	maximum = 0.00441778 (at node 23)
Injected flit rate average = 0.00559747
	minimum = 0.00289065 (at node 8)
	maximum = 0.0146714 (at node 23)
Accepted flit rate average= 0.00559747
	minimum = 0.00305427 (at node 18)
	maximum = 0.0086174 (at node 13)
Injected packet length average = 2.46092
Accepted packet length average = 2.46092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 33 sec (3273 sec)
gpgpu_simulation_rate = 7056 (inst/sec)
gpgpu_simulation_rate = 17 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57346)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57346)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57346)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57346)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(5,2,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 57846  inst.: 23296493 (ipc=398.3) sim_rate=6979 (inst/sec) elapsed = 0:0:55:38 / Sat Apr 14 13:05:37 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,2,0) tid=(12,4,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(6,1,0) tid=(8,3,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(3,2,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 58346  inst.: 23550049 (ipc=452.7) sim_rate=6920 (inst/sec) elapsed = 0:0:56:43 / Sat Apr 14 13:06:42 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(4,3,0) tid=(8,8,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(4,1,0) tid=(0,14,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 58846  inst.: 23900425 (ipc=535.4) sim_rate=6891 (inst/sec) elapsed = 0:0:57:48 / Sat Apr 14 13:07:47 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,0,0) tid=(4,2,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,0,0) tid=(8,4,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(3,0,0) tid=(4,10,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(7,2,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 59346  inst.: 24292593 (ipc=597.6) sim_rate=6872 (inst/sec) elapsed = 0:0:58:55 / Sat Apr 14 13:08:54 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,0,0) tid=(3,13,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(1,4,0) tid=(12,11,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(5,2,0) tid=(4,10,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(4,2,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 59846  inst.: 24656312 (ipc=623.6) sim_rate=6845 (inst/sec) elapsed = 0:1:00:02 / Sat Apr 14 13:10:01 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(6,2,0) tid=(10,9,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(4,0,0) tid=(2,11,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,1,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 60346  inst.: 24928271 (ipc=610.3) sim_rate=6792 (inst/sec) elapsed = 0:1:01:10 / Sat Apr 14 13:11:09 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(3,5,0) tid=(4,14,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(7,4,0) tid=(14,6,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,1,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 60846  inst.: 25252106 (ipc=615.6) sim_rate=6755 (inst/sec) elapsed = 0:1:02:18 / Sat Apr 14 13:12:17 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(4,2,0) tid=(8,14,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 61346  inst.: 25563921 (ipc=616.6) sim_rate=6714 (inst/sec) elapsed = 0:1:03:27 / Sat Apr 14 13:13:26 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(3,7,0) tid=(1,7,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(1,3,0) tid=(9,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 61846  inst.: 25887380 (ipc=620.0) sim_rate=6677 (inst/sec) elapsed = 0:1:04:37 / Sat Apr 14 13:14:36 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(7,2,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 62346  inst.: 26109031 (ipc=602.3) sim_rate=6613 (inst/sec) elapsed = 0:1:05:48 / Sat Apr 14 13:15:47 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(7,2,0) tid=(7,12,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(4,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,4,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 62846  inst.: 26396630 (ipc=599.9) sim_rate=6567 (inst/sec) elapsed = 0:1:06:59 / Sat Apr 14 13:16:58 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(5,0,0) tid=(9,12,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,1,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 63346  inst.: 26630907 (ipc=588.9) sim_rate=6509 (inst/sec) elapsed = 0:1:08:11 / Sat Apr 14 13:18:10 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(2,1,0) tid=(11,10,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(7,0,0) tid=(5,14,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 63846  inst.: 26864054 (ipc=579.5) sim_rate=6451 (inst/sec) elapsed = 0:1:09:24 / Sat Apr 14 13:19:23 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(5,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(7,2,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 64346  inst.: 27089137 (ipc=570.3) sim_rate=6391 (inst/sec) elapsed = 0:1:10:38 / Sat Apr 14 13:20:37 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(4,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(6,0,0) tid=(8,8,0)
GPGPU-Sim uArch: cycles simulated: 64846  inst.: 27312392 (ipc=562.0) sim_rate=6334 (inst/sec) elapsed = 0:1:11:52 / Sat Apr 14 13:21:51 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,1,0) tid=(9,14,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,4,0) tid=(11,8,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 65346  inst.: 27582275 (ipc=560.6) sim_rate=6288 (inst/sec) elapsed = 0:1:13:06 / Sat Apr 14 13:23:05 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,5,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8274,57346), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8275,57346)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8290,57346), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8291,57346)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8299,57346), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8300,57346)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8374,57346), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8375,57346)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8383,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8429,57346), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(5,4,0) tid=(8,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8445,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8447,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8454,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8460,57346), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65846  inst.: 27844604 (ipc=558.5) sim_rate=6240 (inst/sec) elapsed = 0:1:14:22 / Sat Apr 14 13:24:21 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8584,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8586,57346), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(6,2,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8678,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8699,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8701,57346), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,2,0) tid=(1,14,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,6,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 66346  inst.: 28110816 (ipc=557.1) sim_rate=6194 (inst/sec) elapsed = 0:1:15:38 / Sat Apr 14 13:25:37 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(5,3,0) tid=(6,8,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 66846  inst.: 28353971 (ipc=553.3) sim_rate=6145 (inst/sec) elapsed = 0:1:16:54 / Sat Apr 14 13:26:53 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(6,4,0) tid=(1,12,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(4,5,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9954,57346), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(1,5,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 67346  inst.: 28598358 (ipc=550.1) sim_rate=6095 (inst/sec) elapsed = 0:1:18:12 / Sat Apr 14 13:28:11 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10036,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10041,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10087,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10089,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10170,57346), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,7,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10262,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10281,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10285,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10287,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10294,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10302,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10318,57346), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10328,57346), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,6,0) tid=(1,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10463,57346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67846  inst.: 28817895 (ipc=544.8) sim_rate=6041 (inst/sec) elapsed = 0:1:19:30 / Sat Apr 14 13:29:29 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(7,4,0) tid=(8,4,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 68346  inst.: 29077240 (ipc=543.6) sim_rate=5997 (inst/sec) elapsed = 0:1:20:48 / Sat Apr 14 13:30:47 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(4,7,0) tid=(11,5,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(4,5,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 68846  inst.: 29325580 (ipc=541.6) sim_rate=5950 (inst/sec) elapsed = 0:1:22:08 / Sat Apr 14 13:32:07 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(2,5,0) tid=(10,0,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 69346  inst.: 29558879 (ipc=538.5) sim_rate=5902 (inst/sec) elapsed = 0:1:23:28 / Sat Apr 14 13:33:27 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(5,6,0) tid=(7,10,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,5,0) tid=(8,7,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(2,6,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 69846  inst.: 29774802 (ipc=534.2) sim_rate=5850 (inst/sec) elapsed = 0:1:24:49 / Sat Apr 14 13:34:48 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,6,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12926,57346), 1 CTAs running
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(5,6,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12987,57346), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70346  inst.: 29965864 (ipc=528.3) sim_rate=5794 (inst/sec) elapsed = 0:1:26:11 / Sat Apr 14 13:36:10 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13020,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13028,57346), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(1,6,0) tid=(0,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13293,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13339,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13352,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13360,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13384,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13432,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13472,57346), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70846  inst.: 30136437 (ipc=521.4) sim_rate=5736 (inst/sec) elapsed = 0:1:27:33 / Sat Apr 14 13:37:32 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13519,57346), 2 CTAs running
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,6,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13585,57346), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13645,57346), 1 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13865,57346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 71346  inst.: 30291003 (ipc=513.8) sim_rate=5677 (inst/sec) elapsed = 0:1:28:55 / Sat Apr 14 13:38:54 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3,6,0) tid=(14,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,7,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 71846  inst.: 30444663 (ipc=506.7) sim_rate=5619 (inst/sec) elapsed = 0:1:30:18 / Sat Apr 14 13:40:17 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(7,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 72346  inst.: 30556846 (ipc=497.3) sim_rate=5554 (inst/sec) elapsed = 0:1:31:41 / Sat Apr 14 13:41:40 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15073,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15110,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15116,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15119,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15122,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15123,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15147,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15396,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15483,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72846  inst.: 30627514 (ipc=485.8) sim_rate=5515 (inst/sec) elapsed = 0:1:32:33 / Sat Apr 14 13:42:32 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15500,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15510,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(6,7,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 73346  inst.: 30674459 (ipc=473.6) sim_rate=5502 (inst/sec) elapsed = 0:1:32:55 / Sat Apr 14 13:42:54 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16043,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16161,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16383,57346), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16406,57346), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73846  inst.: 30709359 (ipc=461.3) sim_rate=5485 (inst/sec) elapsed = 0:1:33:18 / Sat Apr 14 13:43:17 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,7,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 74346  inst.: 30746404 (ipc=449.9) sim_rate=5469 (inst/sec) elapsed = 0:1:33:41 / Sat Apr 14 13:43:40 2018
GPGPU-Sim uArch: cycles simulated: 74846  inst.: 30778388 (ipc=438.9) sim_rate=5454 (inst/sec) elapsed = 0:1:34:03 / Sat Apr 14 13:44:02 2018
GPGPU-Sim uArch: cycles simulated: 75346  inst.: 30796072 (ipc=427.7) sim_rate=5435 (inst/sec) elapsed = 0:1:34:26 / Sat Apr 14 13:44:25 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18153,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18160,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18187,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18261,57346), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18262
gpu_sim_insn = 7699119
gpu_ipc =     421.5923
gpu_tot_sim_cycle = 75608
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     407.3177
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5822
gpu_stall_icnt2sh    = 8051
gpu_total_sim_rate=5427
RFC_cache:
	RFC_total_cache_accesses = 1733312
	RFC_total_cache_misses = 635486
	RFC_total_cache_miss_rate = 0.3666
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8565
	L1I_total_cache_miss_rate = 0.0115
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 587, Miss = 104, Miss_rate = 0.177, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[1]: Access = 622, Miss = 109, Miss_rate = 0.175, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[2]: Access = 575, Miss = 105, Miss_rate = 0.183, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[3]: Access = 604, Miss = 106, Miss_rate = 0.175, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[4]: Access = 594, Miss = 107, Miss_rate = 0.180, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[5]: Access = 564, Miss = 100, Miss_rate = 0.177, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[6]: Access = 588, Miss = 103, Miss_rate = 0.175, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 592, Miss = 104, Miss_rate = 0.176, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[8]: Access = 610, Miss = 108, Miss_rate = 0.177, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[9]: Access = 625, Miss = 110, Miss_rate = 0.176, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[10]: Access = 593, Miss = 106, Miss_rate = 0.179, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 622, Miss = 111, Miss_rate = 0.178, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[12]: Access = 566, Miss = 102, Miss_rate = 0.180, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[13]: Access = 612, Miss = 107, Miss_rate = 0.175, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[14]: Access = 570, Miss = 106, Miss_rate = 0.186, Pending_hits = 90, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1588
	L1D_total_cache_miss_rate = 0.1779
	L1D_total_cache_pending_hits = 1335
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1102899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 637046
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738779
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2579, 2842, 3025, 4129, 3801, 3547, 3183, 2816, 2316, 2680, 3043, 3296, 3296, 3043, 2680, 2316, 2316, 2678, 3040, 3294, 3294, 3040, 2678, 2316, 2316, 2678, 3039, 3291, 2969, 2780, 2171, 2079, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1560
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189311	W0_Idle:100654	W0_Scoreboard:302393	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12480 {8:1560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4312 {8:539,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212160 {136:1560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73304 {136:539,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 221 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 75607 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1728 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2373 	466 	117 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	462 	751 	314 	48 	0 	0 	0 	0 	0 	0 	179 	180 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        9448      9198    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        9495      7502    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        9783      8626    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        8872      7721    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       11941      9987    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       12771      9142    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99799 n_nop=99763 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005611
n_activity=333 dram_eff=0.1682
bk0: 6a 99726i bk1: 4a 99776i bk2: 0a 99799i bk3: 0a 99799i bk4: 0a 99799i bk5: 0a 99799i bk6: 0a 99800i bk7: 0a 99800i bk8: 0a 99801i bk9: 0a 99801i bk10: 8a 99769i bk11: 10a 99764i bk12: 0a 99797i bk13: 0a 99797i bk14: 0a 99798i bk15: 0a 99798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000160322
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99799 n_nop=99767 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0005611
n_activity=277 dram_eff=0.2022
bk0: 4a 99778i bk1: 4a 99778i bk2: 0a 99797i bk3: 0a 99799i bk4: 0a 99799i bk5: 0a 99800i bk6: 0a 99800i bk7: 0a 99800i bk8: 0a 99801i bk9: 0a 99801i bk10: 8a 99772i bk11: 12a 99756i bk12: 0a 99797i bk13: 0a 99797i bk14: 0a 99798i bk15: 0a 99798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000200403
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99799 n_nop=99769 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.000521
n_activity=256 dram_eff=0.2031
bk0: 4a 99779i bk1: 2a 99782i bk2: 0a 99798i bk3: 0a 99798i bk4: 0a 99799i bk5: 0a 99799i bk6: 0a 99800i bk7: 0a 99800i bk8: 0a 99801i bk9: 0a 99801i bk10: 8a 99770i bk11: 12a 99758i bk12: 0a 99797i bk13: 0a 99797i bk14: 0a 99798i bk15: 0a 99798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000290584
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99799 n_nop=99774 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0004409
n_activity=206 dram_eff=0.2136
bk0: 4a 99778i bk1: 0a 99798i bk2: 0a 99799i bk3: 0a 99799i bk4: 0a 99799i bk5: 0a 99799i bk6: 0a 99799i bk7: 0a 99800i bk8: 0a 99801i bk9: 0a 99801i bk10: 8a 99770i bk11: 10a 99762i bk12: 0a 99797i bk13: 0a 99797i bk14: 0a 99798i bk15: 0a 99798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000190383
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99799 n_nop=99772 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.000481
n_activity=201 dram_eff=0.2388
bk0: 4a 99778i bk1: 0a 99798i bk2: 0a 99798i bk3: 0a 99798i bk4: 0a 99799i bk5: 0a 99800i bk6: 0a 99800i bk7: 0a 99800i bk8: 0a 99800i bk9: 0a 99800i bk10: 12a 99759i bk11: 8a 99766i bk12: 0a 99797i bk13: 0a 99798i bk14: 0a 99799i bk15: 0a 99799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000300604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99799 n_nop=99772 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.000481
n_activity=194 dram_eff=0.2474
bk0: 4a 99778i bk1: 0a 99798i bk2: 0a 99798i bk3: 0a 99798i bk4: 0a 99799i bk5: 0a 99800i bk6: 0a 99800i bk7: 0a 99800i bk8: 0a 99800i bk9: 0a 99800i bk10: 12a 99759i bk11: 8a 99766i bk12: 0a 99797i bk13: 0a 99798i bk14: 0a 99799i bk15: 0a 99799i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000190383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 288, Miss = 7, Miss_rate = 0.024, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 276, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 287, Miss = 7, Miss_rate = 0.024, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 192, Miss = 5, Miss_rate = 0.026, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 398, Miss = 8, Miss_rate = 0.020, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 358, Miss = 8, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 3070
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 471
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11496
icnt_total_pkts_simt_to_mem=4466
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.25
	minimum = 6
	maximum = 34
Network latency average = 8.68816
	minimum = 6
	maximum = 34
Slowest packet = 5021
Flit latency average = 7.4905
	minimum = 6
	maximum = 34
Slowest flit = 13186
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0022958
	minimum = 0.00175227 (at node 26)
	maximum = 0.0044902 (at node 23)
Accepted packet rate average = 0.0022958
	minimum = 0.00175227 (at node 26)
	maximum = 0.0044902 (at node 23)
Injected flit rate average = 0.00565635
	minimum = 0.00301172 (at node 8)
	maximum = 0.0150038 (at node 23)
Accepted flit rate average= 0.00565635
	minimum = 0.00306648 (at node 18)
	maximum = 0.00837805 (at node 3)
Injected packet length average = 2.46378
Accepted packet length average = 2.46378
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 34 min, 34 sec (5674 sec)
gpgpu_simulation_rate = 5427 (inst/sec)
gpgpu_simulation_rate = 13 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,75608)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,75608)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,75608)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,75608)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(3,2,0) tid=(11,1,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(1,4,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 76108  inst.: 30995868 (ipc=398.8) sim_rate=5382 (inst/sec) elapsed = 0:1:35:59 / Sat Apr 14 13:45:58 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(2,7,0) tid=(11,15,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(5,0,0) tid=(3,10,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 76608  inst.: 31249200 (ipc=452.7) sim_rate=5347 (inst/sec) elapsed = 0:1:37:24 / Sat Apr 14 13:47:23 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,3,0) tid=(15,10,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(4,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(5,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 77108  inst.: 31601384 (ipc=536.6) sim_rate=5329 (inst/sec) elapsed = 0:1:38:50 / Sat Apr 14 13:48:49 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,1,0) tid=(7,9,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(4,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,2,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 77608  inst.: 31992848 (ipc=598.2) sim_rate=5317 (inst/sec) elapsed = 0:1:40:17 / Sat Apr 14 13:50:16 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(7,5,0) tid=(7,8,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(5,1,0) tid=(12,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(6,0,0) tid=(12,12,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 78108  inst.: 32357737 (ipc=624.5) sim_rate=5301 (inst/sec) elapsed = 0:1:41:44 / Sat Apr 14 13:51:43 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,0,0) tid=(8,14,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 78608  inst.: 32630713 (ipc=611.4) sim_rate=5269 (inst/sec) elapsed = 0:1:43:12 / Sat Apr 14 13:53:11 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(7,2,0) tid=(5,14,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(4,5,0) tid=(13,0,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(7,0,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 79108  inst.: 32956934 (ipc=617.3) sim_rate=5247 (inst/sec) elapsed = 0:1:44:41 / Sat Apr 14 13:54:40 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(4,5,0) tid=(8,11,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(2,4,0) tid=(11,6,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,1,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 79608  inst.: 33265513 (ipc=617.3) sim_rate=5222 (inst/sec) elapsed = 0:1:46:10 / Sat Apr 14 13:56:09 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(3,0,0) tid=(8,11,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(2,4,0) tid=(9,4,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(4,1,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 80108  inst.: 33589366 (ipc=620.6) sim_rate=5199 (inst/sec) elapsed = 0:1:47:40 / Sat Apr 14 13:57:39 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(7,0,0) tid=(5,8,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(4,1,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 80608  inst.: 33810934 (ipc=602.9) sim_rate=5161 (inst/sec) elapsed = 0:1:49:11 / Sat Apr 14 13:59:10 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(6,0,0) tid=(12,4,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(0,1,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 81108  inst.: 34099215 (ipc=600.5) sim_rate=5133 (inst/sec) elapsed = 0:1:50:42 / Sat Apr 14 14:00:41 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(4,0,0) tid=(10,5,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(2,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 81608  inst.: 34331002 (ipc=589.1) sim_rate=5098 (inst/sec) elapsed = 0:1:52:14 / Sat Apr 14 14:02:13 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(0,1,0) tid=(10,6,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(6,0,0) tid=(14,8,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 82108  inst.: 34566156 (ipc=580.0) sim_rate=5063 (inst/sec) elapsed = 0:1:53:47 / Sat Apr 14 14:03:46 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(6,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(0,2,0) tid=(4,11,0)
GPGPU-Sim uArch: cycles simulated: 82608  inst.: 34792034 (ipc=570.8) sim_rate=5027 (inst/sec) elapsed = 0:1:55:20 / Sat Apr 14 14:05:19 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,1,0) tid=(14,12,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,3,0) tid=(10,8,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(0,4,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 83108  inst.: 35021563 (ipc=563.3) sim_rate=4992 (inst/sec) elapsed = 0:1:56:55 / Sat Apr 14 14:06:54 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(4,2,0) tid=(4,15,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3,2,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 83608  inst.: 35292229 (ipc=562.0) sim_rate=4963 (inst/sec) elapsed = 0:1:58:31 / Sat Apr 14 14:08:30 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(7,3,0) tid=(12,15,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(2,7,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8360,75608), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8361,75608)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,6,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8373,75608), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8374,75608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8417,75608), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8418,75608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8441,75608), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8442,75608)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8456,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8464,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8495,75608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84108  inst.: 35562179 (ipc=560.7) sim_rate=4933 (inst/sec) elapsed = 0:2:00:08 / Sat Apr 14 14:10:07 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8531,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8566,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8566,75608), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,3,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8590,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8607,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8705,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8715,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8722,75608), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(2,4,0) tid=(10,12,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(2,5,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 84608  inst.: 35813437 (ipc=557.4) sim_rate=4901 (inst/sec) elapsed = 0:2:01:46 / Sat Apr 14 14:11:45 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(5,5,0) tid=(3,14,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(6,6,0) tid=(14,13,0)
GPGPU-Sim uArch: cycles simulated: 85108  inst.: 36059432 (ipc=554.0) sim_rate=4870 (inst/sec) elapsed = 0:2:03:24 / Sat Apr 14 14:13:23 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(7,1,0) tid=(6,9,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(5,5,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 85608  inst.: 36301669 (ipc=550.5) sim_rate=4838 (inst/sec) elapsed = 0:2:05:03 / Sat Apr 14 14:15:02 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10043,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10050,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10096,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10114,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10135,75608), 3 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(0,4,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10176,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10185,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10230,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10243,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10316,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10373,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10377,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10381,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10401,75608), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10406,75608), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 86108  inst.: 36513312 (ipc=544.5) sim_rate=4802 (inst/sec) elapsed = 0:2:06:43 / Sat Apr 14 14:16:42 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,3,0) tid=(11,14,0)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(2,5,0) tid=(6,11,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(1,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 86608  inst.: 36774549 (ipc=543.5) sim_rate=4773 (inst/sec) elapsed = 0:2:08:24 / Sat Apr 14 14:18:23 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(7,5,0) tid=(8,11,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(4,4,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 87108  inst.: 37034861 (ipc=542.5) sim_rate=4744 (inst/sec) elapsed = 0:2:10:06 / Sat Apr 14 14:20:05 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(2,7,0) tid=(6,5,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(2,6,0) tid=(8,1,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,4,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 87608  inst.: 37255473 (ipc=538.2) sim_rate=4711 (inst/sec) elapsed = 0:2:11:48 / Sat Apr 14 14:21:47 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(2,7,0) tid=(12,4,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(2,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 88108  inst.: 37475939 (ipc=534.4) sim_rate=4678 (inst/sec) elapsed = 0:2:13:31 / Sat Apr 14 14:23:30 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,5,0) tid=(8,8,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,7,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12953,75608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88608  inst.: 37663738 (ipc=528.3) sim_rate=4641 (inst/sec) elapsed = 0:2:15:14 / Sat Apr 14 14:25:13 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13018,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13062,75608), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(3,6,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13194,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13209,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13331,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13346,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13363,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13368,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13412,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13437,75608), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(1,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 89108  inst.: 37838635 (ipc=521.6) sim_rate=4604 (inst/sec) elapsed = 0:2:16:58 / Sat Apr 14 14:26:57 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13544,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13549,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13593,75608), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13740,75608), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 89608  inst.: 37981557 (ipc=513.2) sim_rate=4563 (inst/sec) elapsed = 0:2:18:42 / Sat Apr 14 14:28:41 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(5,7,0) tid=(9,1,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 90108  inst.: 38137575 (ipc=506.3) sim_rate=4526 (inst/sec) elapsed = 0:2:20:26 / Sat Apr 14 14:30:25 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(6,7,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 90608  inst.: 38250304 (ipc=496.9) sim_rate=4484 (inst/sec) elapsed = 0:2:22:10 / Sat Apr 14 14:32:09 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15033,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15056,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15068,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15071,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15115,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15134,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15207,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15373,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(6,5,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15466,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91108  inst.: 38322779 (ipc=485.6) sim_rate=4459 (inst/sec) elapsed = 0:2:23:14 / Sat Apr 14 14:33:13 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15522,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15578,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91608  inst.: 38371246 (ipc=473.4) sim_rate=4449 (inst/sec) elapsed = 0:2:23:44 / Sat Apr 14 14:33:43 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16086,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16150,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16463,75608), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16491,75608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92108  inst.: 38406734 (ipc=461.2) sim_rate=4438 (inst/sec) elapsed = 0:2:24:13 / Sat Apr 14 14:34:12 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,7,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 92608  inst.: 38444804 (ipc=449.9) sim_rate=4428 (inst/sec) elapsed = 0:2:24:42 / Sat Apr 14 14:34:41 2018
GPGPU-Sim uArch: cycles simulated: 93108  inst.: 38476395 (ipc=438.9) sim_rate=4416 (inst/sec) elapsed = 0:2:25:12 / Sat Apr 14 14:35:11 2018
GPGPU-Sim uArch: cycles simulated: 93608  inst.: 38495039 (ipc=427.7) sim_rate=4403 (inst/sec) elapsed = 0:2:25:41 / Sat Apr 14 14:35:40 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18093,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18254,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18262,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18270,75608), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 2.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18271
gpu_sim_insn = 7699119
gpu_ipc =     421.3846
gpu_tot_sim_cycle = 93879
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     410.0555
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5823
gpu_stall_icnt2sh    = 8145
gpu_total_sim_rate=4397
RFC_cache:
	RFC_total_cache_accesses = 2166640
	RFC_total_cache_misses = 794418
	RFC_total_cache_miss_rate = 0.3667
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9454
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 729, Miss = 120, Miss_rate = 0.165, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[1]: Access = 786, Miss = 128, Miss_rate = 0.163, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 742, Miss = 121, Miss_rate = 0.163, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[3]: Access = 750, Miss = 125, Miss_rate = 0.167, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 736, Miss = 122, Miss_rate = 0.166, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[5]: Access = 708, Miss = 116, Miss_rate = 0.164, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 120, Miss_rate = 0.164, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[7]: Access = 758, Miss = 120, Miss_rate = 0.158, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[8]: Access = 770, Miss = 125, Miss_rate = 0.162, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[9]: Access = 771, Miss = 125, Miss_rate = 0.162, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[10]: Access = 737, Miss = 121, Miss_rate = 0.164, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[11]: Access = 768, Miss = 125, Miss_rate = 0.163, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[12]: Access = 704, Miss = 116, Miss_rate = 0.165, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[13]: Access = 752, Miss = 122, Miss_rate = 0.162, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[14]: Access = 712, Miss = 120, Miss_rate = 0.169, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1826
	L1D_total_cache_miss_rate = 0.1637
	L1D_total_cache_pending_hits = 1428
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1378963
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 796209
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924726
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3079, 3513, 3787, 4954, 4626, 4309, 3854, 3395, 2895, 3349, 3802, 4118, 4118, 3802, 3349, 2895, 2895, 3347, 3799, 4116, 4116, 3799, 3347, 2895, 2895, 3347, 3798, 4113, 3469, 3280, 2671, 2579, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1791
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233272	W0_Idle:117512	W0_Scoreboard:373316	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14328 {8:1791,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5016 {8:627,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243576 {136:1791,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85272 {136:627,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 209 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 93878 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2198 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2876 	518 	120 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	616 	828 	314 	48 	0 	0 	0 	0 	0 	0 	179 	180 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	93 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       10664     10239    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       10715      8349    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       10976      9422    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       10085      8715    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       13541     11182    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       14411     10300    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123916 n_nop=123880 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004519
n_activity=333 dram_eff=0.1682
bk0: 6a 123843i bk1: 4a 123893i bk2: 0a 123916i bk3: 0a 123916i bk4: 0a 123916i bk5: 0a 123916i bk6: 0a 123917i bk7: 0a 123917i bk8: 0a 123918i bk9: 0a 123918i bk10: 8a 123886i bk11: 10a 123881i bk12: 0a 123914i bk13: 0a 123914i bk14: 0a 123915i bk15: 0a 123915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00012912
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123916 n_nop=123884 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0004519
n_activity=277 dram_eff=0.2022
bk0: 4a 123895i bk1: 4a 123895i bk2: 0a 123914i bk3: 0a 123916i bk4: 0a 123916i bk5: 0a 123917i bk6: 0a 123917i bk7: 0a 123917i bk8: 0a 123918i bk9: 0a 123918i bk10: 8a 123889i bk11: 12a 123873i bk12: 0a 123914i bk13: 0a 123914i bk14: 0a 123915i bk15: 0a 123915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0001614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123916 n_nop=123886 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0004196
n_activity=256 dram_eff=0.2031
bk0: 4a 123896i bk1: 2a 123899i bk2: 0a 123915i bk3: 0a 123915i bk4: 0a 123916i bk5: 0a 123916i bk6: 0a 123917i bk7: 0a 123917i bk8: 0a 123918i bk9: 0a 123918i bk10: 8a 123887i bk11: 12a 123875i bk12: 0a 123914i bk13: 0a 123914i bk14: 0a 123915i bk15: 0a 123915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00023403
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123916 n_nop=123891 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0003551
n_activity=206 dram_eff=0.2136
bk0: 4a 123895i bk1: 0a 123915i bk2: 0a 123916i bk3: 0a 123916i bk4: 0a 123916i bk5: 0a 123916i bk6: 0a 123916i bk7: 0a 123917i bk8: 0a 123918i bk9: 0a 123918i bk10: 8a 123887i bk11: 10a 123879i bk12: 0a 123914i bk13: 0a 123914i bk14: 0a 123915i bk15: 0a 123915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015333
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123916 n_nop=123889 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003874
n_activity=201 dram_eff=0.2388
bk0: 4a 123895i bk1: 0a 123915i bk2: 0a 123915i bk3: 0a 123915i bk4: 0a 123916i bk5: 0a 123917i bk6: 0a 123917i bk7: 0a 123917i bk8: 0a 123917i bk9: 0a 123917i bk10: 12a 123876i bk11: 8a 123883i bk12: 0a 123914i bk13: 0a 123915i bk14: 0a 123916i bk15: 0a 123916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000242099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=123916 n_nop=123889 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003874
n_activity=194 dram_eff=0.2474
bk0: 4a 123895i bk1: 0a 123915i bk2: 0a 123915i bk3: 0a 123915i bk4: 0a 123916i bk5: 0a 123917i bk6: 0a 123917i bk7: 0a 123917i bk8: 0a 123917i bk9: 0a 123917i bk10: 12a 123876i bk11: 8a 123883i bk12: 0a 123914i bk13: 0a 123915i bk14: 0a 123916i bk15: 0a 123916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00015333

========= L2 cache stats =========
L2_cache_bank[0]: Access = 341, Miss = 7, Miss_rate = 0.021, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 327, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 319, Miss = 6, Miss_rate = 0.019, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 338, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 226, Miss = 5, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 479, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 426, Miss = 8, Miss_rate = 0.019, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 3628
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1572
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 559
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13330
icnt_total_pkts_simt_to_mem=5373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.06093
	minimum = 6
	maximum = 34
Network latency average = 8.56093
	minimum = 6
	maximum = 34
Slowest packet = 6143
Flit latency average = 7.3568
	minimum = 6
	maximum = 34
Slowest flit = 15965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226224
	minimum = 0.00175141 (at node 26)
	maximum = 0.00443325 (at node 23)
Accepted packet rate average = 0.00226224
	minimum = 0.00175141 (at node 26)
	maximum = 0.00443325 (at node 23)
Injected flit rate average = 0.00555627
	minimum = 0.0029555 (at node 0)
	maximum = 0.0147228 (at node 23)
Accepted flit rate average= 0.00555627
	minimum = 0.00306497 (at node 18)
	maximum = 0.00782661 (at node 8)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 54 sec (8754 sec)
gpgpu_simulation_rate = 4397 (inst/sec)
gpgpu_simulation_rate = 10 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,93879)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,93879)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,93879)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,93879)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,3,0) tid=(10,8,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(5,0,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 94379  inst.: 38695275 (ipc=399.4) sim_rate=4367 (inst/sec) elapsed = 0:2:27:39 / Sat Apr 14 14:37:38 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,5,0) tid=(10,10,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(1,1,0) tid=(2,13,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 94879  inst.: 38950167 (ipc=454.6) sim_rate=4344 (inst/sec) elapsed = 0:2:29:26 / Sat Apr 14 14:39:25 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(1,3,0) tid=(14,10,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(5,3,0) tid=(2,6,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,6,0) tid=(2,8,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(2,4,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 95379  inst.: 39306307 (ipc=540.5) sim_rate=4332 (inst/sec) elapsed = 0:2:31:13 / Sat Apr 14 14:41:12 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(6,1,0) tid=(10,3,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(2,2,0) tid=(14,9,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,2,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 95879  inst.: 39698199 (ipc=601.3) sim_rate=4323 (inst/sec) elapsed = 0:2:33:01 / Sat Apr 14 14:43:00 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(1,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,2,0) tid=(14,10,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,2,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 96379  inst.: 40056012 (ipc=624.2) sim_rate=4311 (inst/sec) elapsed = 0:2:34:51 / Sat Apr 14 14:44:50 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(2,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(3,0,0) tid=(14,14,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(6,3,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 96879  inst.: 40328975 (ipc=611.1) sim_rate=4290 (inst/sec) elapsed = 0:2:36:40 / Sat Apr 14 14:46:39 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(5,0,0) tid=(3,13,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(3,4,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 97379  inst.: 40648667 (ipc=615.2) sim_rate=4274 (inst/sec) elapsed = 0:2:38:30 / Sat Apr 14 14:48:29 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(7,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(4,1,0) tid=(11,10,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(7,2,0) tid=(3,9,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 97879  inst.: 40969112 (ipc=618.4) sim_rate=4258 (inst/sec) elapsed = 0:2:40:21 / Sat Apr 14 14:50:20 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,1,0) tid=(8,9,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(2,5,0) tid=(8,5,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,3,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 98379  inst.: 41289243 (ipc=620.8) sim_rate=4242 (inst/sec) elapsed = 0:2:42:12 / Sat Apr 14 14:52:11 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(4,1,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 98879  inst.: 41507759 (ipc=602.4) sim_rate=4216 (inst/sec) elapsed = 0:2:44:04 / Sat Apr 14 14:54:03 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,1,0) tid=(7,12,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(4,1,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 99379  inst.: 41800708 (ipc=600.9) sim_rate=4198 (inst/sec) elapsed = 0:2:45:57 / Sat Apr 14 14:55:56 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(3,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,2,0) tid=(8,2,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(4,2,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 99879  inst.: 42031166 (ipc=589.3) sim_rate=4173 (inst/sec) elapsed = 0:2:47:51 / Sat Apr 14 14:57:50 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 100379  inst.: 42270885 (ipc=580.8) sim_rate=4150 (inst/sec) elapsed = 0:2:49:45 / Sat Apr 14 14:59:44 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(6,4,0) tid=(12,15,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(2,0,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 100879  inst.: 42492167 (ipc=570.9) sim_rate=4125 (inst/sec) elapsed = 0:2:51:41 / Sat Apr 14 15:01:40 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,3,0) tid=(5,8,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(2,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(0,7,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 101379  inst.: 42727367 (ipc=564.2) sim_rate=4101 (inst/sec) elapsed = 0:2:53:37 / Sat Apr 14 15:03:36 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,6,0) tid=(6,9,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 101879  inst.: 42995152 (ipc=562.4) sim_rate=4081 (inst/sec) elapsed = 0:2:55:34 / Sat Apr 14 15:05:33 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(7,4,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8279,93879), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8280,93879)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8300,93879), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8301,93879)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8311,93879), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8312,93879)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(0,5,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8357,93879), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8358,93879)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8406,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8469,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8498,93879), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102379  inst.: 43257715 (ipc=560.2) sim_rate=4060 (inst/sec) elapsed = 0:2:57:32 / Sat Apr 14 15:07:31 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8502,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8504,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8507,93879), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(7,5,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8542,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8576,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8605,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8648,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8660,93879), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,6,0) tid=(12,4,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,3,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 102879  inst.: 43520234 (ipc=558.3) sim_rate=4040 (inst/sec) elapsed = 0:2:59:31 / Sat Apr 14 15:09:30 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,2,0) tid=(9,3,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(7,4,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 103379  inst.: 43766146 (ipc=554.8) sim_rate=4018 (inst/sec) elapsed = 0:3:01:31 / Sat Apr 14 15:11:30 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(4,7,0) tid=(13,0,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(3,7,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9925,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9983,93879), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 103879  inst.: 44003311 (ipc=550.8) sim_rate=3996 (inst/sec) elapsed = 0:3:03:31 / Sat Apr 14 15:13:30 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10032,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10058,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10079,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10121,93879), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(7,2,0) tid=(8,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10170,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10186,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10218,93879), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10219,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10224,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10321,93879), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10364,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10498,93879), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104379  inst.: 44223889 (ipc=545.6) sim_rate=3973 (inst/sec) elapsed = 0:3:05:31 / Sat Apr 14 15:15:30 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10549,93879), 3 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,7,0) tid=(10,7,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(1,7,0) tid=(5,8,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,6,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 104879  inst.: 44478956 (ipc=543.9) sim_rate=3952 (inst/sec) elapsed = 0:3:07:32 / Sat Apr 14 15:17:31 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,6,0) tid=(13,11,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 105379  inst.: 44740609 (ipc=543.0) sim_rate=3933 (inst/sec) elapsed = 0:3:09:34 / Sat Apr 14 15:19:33 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(7,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(2,4,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 105879  inst.: 44957582 (ipc=538.5) sim_rate=3910 (inst/sec) elapsed = 0:3:11:36 / Sat Apr 14 15:21:35 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(2,4,0) tid=(9,4,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,6,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 106379  inst.: 45183891 (ipc=535.1) sim_rate=3888 (inst/sec) elapsed = 0:3:13:39 / Sat Apr 14 15:23:38 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(7,5,0) tid=(3,8,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12940,93879), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 106879  inst.: 45369940 (ipc=528.8) sim_rate=3863 (inst/sec) elapsed = 0:3:15:43 / Sat Apr 14 15:25:42 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13005,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13031,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13048,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13048,93879), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(7,6,0) tid=(14,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13189,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13206,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13348,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13350,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13377,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13390,93879), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(6,6,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 107379  inst.: 45535956 (ipc=521.5) sim_rate=3837 (inst/sec) elapsed = 0:3:17:47 / Sat Apr 14 15:27:46 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13517,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13531,93879), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13663,93879), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(3,6,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 107879  inst.: 45694277 (ipc=514.2) sim_rate=3810 (inst/sec) elapsed = 0:3:19:51 / Sat Apr 14 15:29:50 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14253,93879), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(4,6,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 108379  inst.: 45846289 (ipc=506.9) sim_rate=3783 (inst/sec) elapsed = 0:3:21:56 / Sat Apr 14 15:31:55 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(6,7,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 108879  inst.: 45958455 (ipc=497.5) sim_rate=3754 (inst/sec) elapsed = 0:3:24:01 / Sat Apr 14 15:34:00 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15000,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15040,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15103,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15161,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15201,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(6,5,0) tid=(10,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15234,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15249,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15404,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15460,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15490,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15494,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109379  inst.: 46030117 (ipc=486.1) sim_rate=3735 (inst/sec) elapsed = 0:3:25:23 / Sat Apr 14 15:35:22 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15756,93879), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 109879  inst.: 46076461 (ipc=473.8) sim_rate=3728 (inst/sec) elapsed = 0:3:25:57 / Sat Apr 14 15:35:56 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16085,93879), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(4,7,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16286,93879), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16356,93879), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110379  inst.: 46108789 (ipc=461.4) sim_rate=3721 (inst/sec) elapsed = 0:3:26:31 / Sat Apr 14 15:36:30 2018
GPGPU-Sim uArch: cycles simulated: 110879  inst.: 46145085 (ipc=450.0) sim_rate=3713 (inst/sec) elapsed = 0:3:27:05 / Sat Apr 14 15:37:04 2018
GPGPU-Sim uArch: cycles simulated: 111379  inst.: 46177386 (ipc=439.0) sim_rate=3706 (inst/sec) elapsed = 0:3:27:40 / Sat Apr 14 15:37:39 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 111879  inst.: 46194466 (ipc=427.7) sim_rate=3697 (inst/sec) elapsed = 0:3:28:14 / Sat Apr 14 15:38:13 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18092,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18137,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18204,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18257,93879), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 7.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18258
gpu_sim_insn = 7699119
gpu_ipc =     421.6847
gpu_tot_sim_cycle = 112137
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     411.9489
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5824
gpu_stall_icnt2sh    = 8302
gpu_total_sim_rate=3693
RFC_cache:
	RFC_total_cache_accesses = 2599968
	RFC_total_cache_misses = 953204
	RFC_total_cache_miss_rate = 0.3666
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10353
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 871, Miss = 134, Miss_rate = 0.154, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[1]: Access = 926, Miss = 144, Miss_rate = 0.156, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[2]: Access = 888, Miss = 138, Miss_rate = 0.155, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 894, Miss = 140, Miss_rate = 0.157, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 882, Miss = 139, Miss_rate = 0.158, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[5]: Access = 846, Miss = 132, Miss_rate = 0.156, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[6]: Access = 872, Miss = 136, Miss_rate = 0.156, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 920, Miss = 139, Miss_rate = 0.151, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[8]: Access = 912, Miss = 141, Miss_rate = 0.155, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[9]: Access = 935, Miss = 143, Miss_rate = 0.153, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 904, Miss = 137, Miss_rate = 0.152, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[11]: Access = 914, Miss = 141, Miss_rate = 0.154, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[12]: Access = 870, Miss = 132, Miss_rate = 0.152, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[13]: Access = 896, Miss = 135, Miss_rate = 0.151, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 856, Miss = 135, Miss_rate = 0.158, Pending_hits = 105, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2066
	L1D_total_cache_miss_rate = 0.1543
	L1D_total_cache_pending_hits = 1508
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1655185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 955227
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110663
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10353
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4013, 4287, 5779, 5451, 5071, 4525, 3974, 3474, 4018, 4561, 4940, 4940, 4561, 4018, 3474, 3474, 4016, 4558, 4938, 4938, 4558, 4016, 3474, 3474, 4016, 4557, 4935, 4291, 4039, 3171, 3079, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2023
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:277101	W0_Idle:133871	W0_Scoreboard:444918	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16184 {8:2023,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5720 {8:715,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275128 {136:2023,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97240 {136:715,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 201 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 112136 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2669 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3363 	587 	123 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	743 	933 	314 	48 	0 	0 	0 	0 	0 	0 	179 	180 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	118 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       11873     11284    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       11937      9215    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12197     10235    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11303      9737    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       15170     12384    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       16077     11451    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148016 n_nop=147980 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003783
n_activity=333 dram_eff=0.1682
bk0: 6a 147943i bk1: 4a 147993i bk2: 0a 148016i bk3: 0a 148016i bk4: 0a 148016i bk5: 0a 148016i bk6: 0a 148017i bk7: 0a 148017i bk8: 0a 148018i bk9: 0a 148018i bk10: 8a 147986i bk11: 10a 147981i bk12: 0a 148014i bk13: 0a 148014i bk14: 0a 148015i bk15: 0a 148015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000108096
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148016 n_nop=147984 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003783
n_activity=277 dram_eff=0.2022
bk0: 4a 147995i bk1: 4a 147995i bk2: 0a 148014i bk3: 0a 148016i bk4: 0a 148016i bk5: 0a 148017i bk6: 0a 148017i bk7: 0a 148017i bk8: 0a 148018i bk9: 0a 148018i bk10: 8a 147989i bk11: 12a 147973i bk12: 0a 148014i bk13: 0a 148014i bk14: 0a 148015i bk15: 0a 148015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000135121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148016 n_nop=147986 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003513
n_activity=256 dram_eff=0.2031
bk0: 4a 147996i bk1: 2a 147999i bk2: 0a 148015i bk3: 0a 148015i bk4: 0a 148016i bk5: 0a 148016i bk6: 0a 148017i bk7: 0a 148017i bk8: 0a 148018i bk9: 0a 148018i bk10: 8a 147987i bk11: 12a 147975i bk12: 0a 148014i bk13: 0a 148014i bk14: 0a 148015i bk15: 0a 148015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000195925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148016 n_nop=147991 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002973
n_activity=206 dram_eff=0.2136
bk0: 4a 147995i bk1: 0a 148015i bk2: 0a 148016i bk3: 0a 148016i bk4: 0a 148016i bk5: 0a 148016i bk6: 0a 148016i bk7: 0a 148017i bk8: 0a 148018i bk9: 0a 148018i bk10: 8a 147987i bk11: 10a 147979i bk12: 0a 148014i bk13: 0a 148014i bk14: 0a 148015i bk15: 0a 148015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148016 n_nop=147989 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003243
n_activity=201 dram_eff=0.2388
bk0: 4a 147995i bk1: 0a 148015i bk2: 0a 148015i bk3: 0a 148015i bk4: 0a 148016i bk5: 0a 148017i bk6: 0a 148017i bk7: 0a 148017i bk8: 0a 148017i bk9: 0a 148017i bk10: 12a 147976i bk11: 8a 147983i bk12: 0a 148014i bk13: 0a 148015i bk14: 0a 148016i bk15: 0a 148016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000202681
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148016 n_nop=147989 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003243
n_activity=194 dram_eff=0.2474
bk0: 4a 147995i bk1: 0a 148015i bk2: 0a 148015i bk3: 0a 148015i bk4: 0a 148016i bk5: 0a 148017i bk6: 0a 148017i bk7: 0a 148017i bk8: 0a 148017i bk9: 0a 148017i bk10: 12a 147976i bk11: 8a 147983i bk12: 0a 148014i bk13: 0a 148015i bk14: 0a 148016i bk15: 0a 148016i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000128364

========= L2 cache stats =========
L2_cache_bank[0]: Access = 394, Miss = 7, Miss_rate = 0.018, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 378, Miss = 7, Miss_rate = 0.019, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 371, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 390, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 261, Miss = 5, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 560, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 494, Miss = 8, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 236, Miss = 4, Miss_rate = 0.017, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 4187
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1804
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 647
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15169
icnt_total_pkts_simt_to_mem=6281
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.51699
	minimum = 6
	maximum = 34
Network latency average = 8.80143
	minimum = 6
	maximum = 34
Slowest packet = 7263
Flit latency average = 7.70768
	minimum = 6
	maximum = 34
Slowest flit = 18710
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0022679
	minimum = 0.00175266 (at node 26)
	maximum = 0.00443641 (at node 23)
Accepted packet rate average = 0.0022679
	minimum = 0.00175266 (at node 26)
	maximum = 0.00443641 (at node 23)
Injected flit rate average = 0.00557239
	minimum = 0.00295761 (at node 8)
	maximum = 0.0147333 (at node 23)
Accepted flit rate average= 0.00557239
	minimum = 0.00306715 (at node 18)
	maximum = 0.00805127 (at node 10)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 28 min, 26 sec (12506 sec)
gpgpu_simulation_rate = 3693 (inst/sec)
gpgpu_simulation_rate = 8 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112137)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112137)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112137)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112137)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(4,6,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 112637  inst.: 46393850 (ipc=398.3) sim_rate=3672 (inst/sec) elapsed = 0:3:30:33 / Sat Apr 14 15:40:32 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(6,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(1,3,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 113137  inst.: 46646170 (ipc=451.5) sim_rate=3655 (inst/sec) elapsed = 0:3:32:40 / Sat Apr 14 15:42:39 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(3,2,0) tid=(13,3,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(6,4,0) tid=(1,10,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(3,2,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 113637  inst.: 46954298 (ipc=506.4) sim_rate=3643 (inst/sec) elapsed = 0:3:34:48 / Sat Apr 14 15:44:47 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(2,5,0) tid=(13,0,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(6,2,0) tid=(1,12,0)
GPGPU-Sim uArch: cycles simulated: 114137  inst.: 47329634 (ipc=567.5) sim_rate=3635 (inst/sec) elapsed = 0:3:36:57 / Sat Apr 14 15:46:56 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(7,0,0) tid=(8,11,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(6,1,0) tid=(9,6,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(4,5,0) tid=(0,3,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,2,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 114637  inst.: 47695095 (ipc=600.2) sim_rate=3627 (inst/sec) elapsed = 0:3:39:07 / Sat Apr 14 15:49:06 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,5,0) tid=(12,8,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 115137  inst.: 47994472 (ipc=599.9) sim_rate=3614 (inst/sec) elapsed = 0:3:41:17 / Sat Apr 14 15:51:16 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(4,0,0) tid=(12,6,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(2,1,0) tid=(2,13,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(3,5,0) tid=(2,9,0)
GPGPU-Sim uArch: cycles simulated: 115637  inst.: 48316741 (ipc=606.3) sim_rate=3603 (inst/sec) elapsed = 0:3:43:28 / Sat Apr 14 15:53:27 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(1,3,0) tid=(9,11,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,4,0) tid=(4,13,0)
GPGPU-Sim uArch: cycles simulated: 116137  inst.: 48605995 (ipc=602.8) sim_rate=3589 (inst/sec) elapsed = 0:3:45:40 / Sat Apr 14 15:55:39 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(3,2,0) tid=(7,15,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,1,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4276,112137), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(4277,112137)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4292,112137), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(4293,112137)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4317,112137), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(4318,112137)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4362,112137), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4363,112137)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(2,6,0) tid=(15,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4367,112137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 116637  inst.: 48921116 (ipc=605.9) sim_rate=3578 (inst/sec) elapsed = 0:3:47:52 / Sat Apr 14 15:57:51 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(5,3,0) tid=(8,7,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(3,7,0) tid=(3,2,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,1,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 117137  inst.: 49184102 (ipc=597.9) sim_rate=3562 (inst/sec) elapsed = 0:3:50:05 / Sat Apr 14 16:00:04 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,1,0) tid=(2,9,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(2,2,0) tid=(4,10,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5375,112137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117637  inst.: 49499084 (ipc=600.8) sim_rate=3551 (inst/sec) elapsed = 0:3:52:19 / Sat Apr 14 16:02:18 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(4,5,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5548,112137), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5668,112137), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(1,0,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5784,112137), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5867,112137), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(3,1,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5914,112137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118137  inst.: 49778168 (ipc=597.2) sim_rate=3536 (inst/sec) elapsed = 0:3:54:34 / Sat Apr 14 16:04:33 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6147,112137), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,5,0) tid=(13,11,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6263,112137), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6343,112137), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6354,112137), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(4,2,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6382,112137), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6404,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6440,112137), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118637  inst.: 50090261 (ipc=599.3) sim_rate=3525 (inst/sec) elapsed = 0:3:56:49 / Sat Apr 14 16:06:48 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,7,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6572,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6600,112137), 3 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(1,3,0) tid=(4,9,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,3,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6861,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6907,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6995,112137), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119137  inst.: 50389626 (ipc=599.3) sim_rate=3512 (inst/sec) elapsed = 0:3:59:05 / Sat Apr 14 16:09:04 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7004,112137), 3 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(6,4,0) tid=(11,8,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(6,6,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7282,112137), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(3,7,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 119637  inst.: 50679069 (ipc=597.9) sim_rate=3499 (inst/sec) elapsed = 0:4:01:22 / Sat Apr 14 16:11:21 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(7,4,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7672,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7690,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7705,112137), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,5,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7722,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7727,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7743,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7745,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7766,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7789,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7796,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7817,112137), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7830,112137), 1 CTAs running
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(3,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 120137  inst.: 50925904 (ipc=591.4) sim_rate=3483 (inst/sec) elapsed = 0:4:03:39 / Sat Apr 14 16:13:38 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8047,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8049,112137), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,6,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8178,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8211,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8247,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8269,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8276,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8296,112137), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8340,112137), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8483,112137), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 120637  inst.: 51167900 (ipc=585.1) sim_rate=3467 (inst/sec) elapsed = 0:4:05:57 / Sat Apr 14 16:15:56 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8507,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,6,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8626,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8660,112137), 1 CTAs running
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(1,6,0) tid=(6,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8765,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8846,112137), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121137  inst.: 51360912 (ipc=574.0) sim_rate=3453 (inst/sec) elapsed = 0:4:07:54 / Sat Apr 14 16:17:53 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(6,5,0) tid=(11,0,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,6,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9336,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9439,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9490,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121637  inst.: 51513552 (ipc=559.9) sim_rate=3438 (inst/sec) elapsed = 0:4:09:40 / Sat Apr 14 16:19:39 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9545,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9550,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9570,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9594,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9637,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9658,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9693,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9717,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122137  inst.: 51555484 (ipc=536.1) sim_rate=3435 (inst/sec) elapsed = 0:4:10:08 / Sat Apr 14 16:20:07 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10019,112137), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10020
gpu_sim_insn = 5361506
gpu_ipc =     535.0804
gpu_tot_sim_cycle = 122157
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     422.0488
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5825
gpu_stall_icnt2sh    = 8378
gpu_total_sim_rate=3435
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 1049075
	RFC_total_cache_miss_rate = 0.3674
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11232
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 871, Miss = 134, Miss_rate = 0.154, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[1]: Access = 968, Miss = 153, Miss_rate = 0.158, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[2]: Access = 968, Miss = 154, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[3]: Access = 979, Miss = 158, Miss_rate = 0.161, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[4]: Access = 966, Miss = 157, Miss_rate = 0.163, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[5]: Access = 915, Miss = 149, Miss_rate = 0.163, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[6]: Access = 896, Miss = 142, Miss_rate = 0.158, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 920, Miss = 139, Miss_rate = 0.151, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[8]: Access = 940, Miss = 146, Miss_rate = 0.155, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1010, Miss = 159, Miss_rate = 0.157, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 989, Miss = 155, Miss_rate = 0.157, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[11]: Access = 994, Miss = 156, Miss_rate = 0.157, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[12]: Access = 944, Miss = 150, Miss_rate = 0.159, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[13]: Access = 940, Miss = 145, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 864, Miss = 136, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2233
	L1D_total_cache_miss_rate = 0.1577
	L1D_total_cache_pending_hits = 1513
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1814962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1051255
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223949
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11232
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4303, 4737, 5011, 6518, 6190, 5810, 5264, 4713, 3851, 4395, 4938, 5317, 5317, 4938, 4395, 3851, 3851, 4393, 4920, 5300, 5300, 4920, 4378, 3836, 3836, 4378, 4919, 5297, 4653, 4401, 3533, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2180
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305925	W0_Idle:145205	W0_Scoreboard:475121	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17440 {8:2180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6336 {8:792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296480 {136:2180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107712 {136:792,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 196 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 119954 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2952 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3638 	665 	130 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	834 	996 	317 	48 	0 	0 	0 	0 	0 	0 	179 	180 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12615     12023    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12703      9721    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12968     10713    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11997     10383    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16128     13085    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17057     12149    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161206 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003473
n_activity=333 dram_eff=0.1682
bk0: 6a 161169i bk1: 4a 161219i bk2: 0a 161242i bk3: 0a 161242i bk4: 0a 161242i bk5: 0a 161242i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161212i bk11: 10a 161207i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.92297e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161210 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003473
n_activity=277 dram_eff=0.2022
bk0: 4a 161221i bk1: 4a 161221i bk2: 0a 161240i bk3: 0a 161242i bk4: 0a 161242i bk5: 0a 161243i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161215i bk11: 12a 161199i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000124037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161212 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003225
n_activity=256 dram_eff=0.2031
bk0: 4a 161222i bk1: 2a 161225i bk2: 0a 161241i bk3: 0a 161241i bk4: 0a 161242i bk5: 0a 161242i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161213i bk11: 12a 161201i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161217 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002729
n_activity=206 dram_eff=0.2136
bk0: 4a 161221i bk1: 0a 161241i bk2: 0a 161242i bk3: 0a 161242i bk4: 0a 161242i bk5: 0a 161242i bk6: 0a 161242i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161213i bk11: 10a 161205i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161215 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002977
n_activity=201 dram_eff=0.2388
bk0: 4a 161221i bk1: 0a 161241i bk2: 0a 161241i bk3: 0a 161241i bk4: 0a 161242i bk5: 0a 161243i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161243i bk9: 0a 161243i bk10: 12a 161202i bk11: 8a 161209i bk12: 0a 161240i bk13: 0a 161241i bk14: 0a 161242i bk15: 0a 161242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000186056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161215 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002977
n_activity=194 dram_eff=0.2474
bk0: 4a 161221i bk1: 0a 161241i bk2: 0a 161241i bk3: 0a 161241i bk4: 0a 161242i bk5: 0a 161243i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161243i bk9: 0a 161243i bk10: 12a 161202i bk11: 8a 161209i bk12: 0a 161240i bk13: 0a 161241i bk14: 0a 161242i bk15: 0a 161242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 431, Miss = 7, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 418, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 407, Miss = 6, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 424, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 296, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 613, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 534, Miss = 8, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 4547
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16465
icnt_total_pkts_simt_to_mem=6917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2292
	minimum = 6
	maximum = 36
Network latency average = 9.40139
	minimum = 6
	maximum = 36
Slowest packet = 8483
Flit latency average = 8.1382
	minimum = 6
	maximum = 34
Slowest flit = 21462
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00266134
	minimum = 0.000299401 (at node 0)
	maximum = 0.00528942 (at node 23)
Accepted packet rate average = 0.00266134
	minimum = 0.000299401 (at node 0)
	maximum = 0.00528942 (at node 23)
Injected flit rate average = 0.00714127
	minimum = 0.000299401 (at node 0)
	maximum = 0.0192615 (at node 23)
Accepted flit rate average= 0.00714127
	minimum = 0.00149701 (at node 0)
	maximum = 0.012475 (at node 10)
Injected packet length average = 2.68333
Accepted packet length average = 2.68333
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 10 min, 8 sec (15008 sec)
gpgpu_simulation_rate = 3435 (inst/sec)
gpgpu_simulation_rate = 8 (cycle/sec)
timer: 38975334516266
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 122157
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     422.0488
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5825
gpu_stall_icnt2sh    = 8378
gpu_total_sim_rate=3435
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 1049075
	RFC_total_cache_miss_rate = 0.3674
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11232
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 871, Miss = 134, Miss_rate = 0.154, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[1]: Access = 968, Miss = 153, Miss_rate = 0.158, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[2]: Access = 968, Miss = 154, Miss_rate = 0.159, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[3]: Access = 979, Miss = 158, Miss_rate = 0.161, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[4]: Access = 966, Miss = 157, Miss_rate = 0.163, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[5]: Access = 915, Miss = 149, Miss_rate = 0.163, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[6]: Access = 896, Miss = 142, Miss_rate = 0.158, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[7]: Access = 920, Miss = 139, Miss_rate = 0.151, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[8]: Access = 940, Miss = 146, Miss_rate = 0.155, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1010, Miss = 159, Miss_rate = 0.157, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 989, Miss = 155, Miss_rate = 0.157, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[11]: Access = 994, Miss = 156, Miss_rate = 0.157, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[12]: Access = 944, Miss = 150, Miss_rate = 0.159, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[13]: Access = 940, Miss = 145, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 864, Miss = 136, Miss_rate = 0.157, Pending_hits = 105, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2233
	L1D_total_cache_miss_rate = 0.1577
	L1D_total_cache_pending_hits = 1513
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1814962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1051255
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223949
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11232
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4303, 4737, 5011, 6518, 6190, 5810, 5264, 4713, 3851, 4395, 4938, 5317, 5317, 4938, 4395, 3851, 3851, 4393, 4920, 5300, 5300, 4920, 4378, 3836, 3836, 4378, 4919, 5297, 4653, 4401, 3533, 3441, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2180
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305925	W0_Idle:145205	W0_Scoreboard:475121	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17440 {8:2180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6336 {8:792,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296480 {136:2180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107712 {136:792,}
maxmrqlatency = 11 
maxdqlatency = 0 
maxmflatency = 611 
averagemflatency = 196 
max_icnt2mem_latency = 328 
max_icnt2sh_latency = 119954 
mrq_lat_table:57 	11 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2952 	730 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3638 	665 	130 	45 	46 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	834 	996 	317 	48 	0 	0 	0 	0 	0 	0 	179 	180 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4494         0         0         0         0         0         0         0         0      2143      2122         0         0         0         0 
dram[1]:      1296      6913         0         0         0         0         0         0         0         0      2154      2118         0         0         0         0 
dram[2]:      1618     12828         0         0         0         0         0         0         0         0      2163      2126         0         0         0         0 
dram[3]:      3341         0         0         0         0         0         0         0         0         0      2160      2129         0         0         0         0 
dram[4]:      4140         0         0         0         0         0         0         0         0         0      2110      2135         0         0         0         0 
dram[5]:      5410         0         0         0         0         0         0         0         0         0      2113      2134         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12615     12023    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12703      9721    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       12968     10713    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11997     10383    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16128     13085    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17057     12149    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       537       611         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       404       419         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       552       586         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       368       540         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       572       581         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       600       538         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161206 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003473
n_activity=333 dram_eff=0.1682
bk0: 6a 161169i bk1: 4a 161219i bk2: 0a 161242i bk3: 0a 161242i bk4: 0a 161242i bk5: 0a 161242i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161212i bk11: 10a 161207i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.92297e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161210 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003473
n_activity=277 dram_eff=0.2022
bk0: 4a 161221i bk1: 4a 161221i bk2: 0a 161240i bk3: 0a 161242i bk4: 0a 161242i bk5: 0a 161243i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161215i bk11: 12a 161199i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000124037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161212 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003225
n_activity=256 dram_eff=0.2031
bk0: 4a 161222i bk1: 2a 161225i bk2: 0a 161241i bk3: 0a 161241i bk4: 0a 161242i bk5: 0a 161242i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161213i bk11: 12a 161201i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161217 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002729
n_activity=206 dram_eff=0.2136
bk0: 4a 161221i bk1: 0a 161241i bk2: 0a 161242i bk3: 0a 161242i bk4: 0a 161242i bk5: 0a 161242i bk6: 0a 161242i bk7: 0a 161243i bk8: 0a 161244i bk9: 0a 161244i bk10: 8a 161213i bk11: 10a 161205i bk12: 0a 161240i bk13: 0a 161240i bk14: 0a 161241i bk15: 0a 161241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117835
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161215 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002977
n_activity=201 dram_eff=0.2388
bk0: 4a 161221i bk1: 0a 161241i bk2: 0a 161241i bk3: 0a 161241i bk4: 0a 161242i bk5: 0a 161243i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161243i bk9: 0a 161243i bk10: 12a 161202i bk11: 8a 161209i bk12: 0a 161240i bk13: 0a 161241i bk14: 0a 161242i bk15: 0a 161242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000186056
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=161242 n_nop=161215 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002977
n_activity=194 dram_eff=0.2474
bk0: 4a 161221i bk1: 0a 161241i bk2: 0a 161241i bk3: 0a 161241i bk4: 0a 161242i bk5: 0a 161243i bk6: 0a 161243i bk7: 0a 161243i bk8: 0a 161243i bk9: 0a 161243i bk10: 12a 161202i bk11: 8a 161209i bk12: 0a 161240i bk13: 0a 161241i bk14: 0a 161242i bk15: 0a 161242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117835

========= L2 cache stats =========
L2_cache_bank[0]: Access = 431, Miss = 7, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 508
L2_cache_bank[1]: Access = 418, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 577
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 596
L2_cache_bank[3]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 421
L2_cache_bank[4]: Access = 407, Miss = 6, Miss_rate = 0.015, Pending_hits = 17, Reservation_fails = 454
L2_cache_bank[5]: Access = 424, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 462
L2_cache_bank[6]: Access = 296, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 377
L2_cache_bank[7]: Access = 282, Miss = 5, Miss_rate = 0.018, Pending_hits = 12, Reservation_fails = 170
L2_cache_bank[8]: Access = 613, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 484
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[10]: Access = 534, Miss = 8, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 449
L2_cache_bank[11]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 166
L2_total_cache_accesses = 4547
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 215
L2_total_cache_reservation_fails = 4825
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3096
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 724
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1620
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16465
icnt_total_pkts_simt_to_mem=6917
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
