
LIBRARY IEEE;
LIBRARY IEEE.STD_LOGIC_1164.ALL;
LIBRARY IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY lights IS
	PORT(
		CLOCK_50 : IN_STD_LOGIC;
		KEY : IN_STD_LOGIC_VECTOR(0 DOWNTO 7);
		SW : IN_STD_LOGIC_VECTOR(7 DOWNTO 0);
		LEDG : IN_STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END lights;
ARCHITECTURE lights_rtl OF lights IS
	COMPONENT nios_system
		PORT(
			SIGNAL clk_clk : IN STD_LOGIC;
			SIGNAL reset_reset_n : IN STD_LOGIC;
			SIGNAL switches_export : IN_STD_LOGIC_VECTOR(7 DOWNTO 0);
			SIGNAL leds_export : IN_STD_LOGIC_VECTOR(7 DOWNTO 0)
		);
	END COMPONENT;
BEGIN
	PORT MAP (
		clk_clk => CLOCK_50;
		reset_reset_n => KEY(0);
		switches_export => SW(7 DOWNTO 0):
		leds_export => LEDG(7 DOWNTO 0)
	);
EMD lights_rtl;