var interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side =
[
    [ "Read", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a490328359ed858f03ae96e785988b517", null ],
    [ "Read", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a735aec05a46bd1b061d50af8072bbd7a", null ],
    [ "Write", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a6d7ddf83f2d862697d4b3651b7d3dade", null ],
    [ "Write", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a3d309c4b4b086ece3d25088c5d3740be", null ],
    [ "AddrReadWidth", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a4a09593a60efdfdffcd9597fffb68a09", null ],
    [ "AddrWriteWidth", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#ac670e46c00f06076f791897c15a0ec41", null ],
    [ "DataReadDepth", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#af2c6382b82dc6a204a52bea8e147012b", null ],
    [ "DataReadWidth", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a456ee3833c7d98b300f3713a85c7bc58", null ],
    [ "DataWriteDepth", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#a12350460c585ca92ee8b5a8885e2a0b1", null ],
    [ "DataWriteWidth", "interface_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_i_xilinx_block_mem_side.html#aeddcb5398a9738b407183048c25a7009", null ]
];