Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Feb  5 15:16:11 2018
| Host             : ubuntu running 64-bit Ubuntu 17.10
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.827 |
| Dynamic (W)              | 1.688 |
| Device Static (W)        | 0.139 |
| Total Off-Chip Power (W) | 0.013 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.1  |
| Junction Temperature (C) | 45.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.012 |       10 |       --- |             --- |
| Slice Logic             |     0.003 |     3183 |       --- |             --- |
|   LUT as Logic          |     0.003 |     1061 |     17600 |            6.03 |
|   Register              |    <0.001 |     1647 |     35200 |            4.68 |
|   CARRY4                |    <0.001 |       89 |      4400 |            2.02 |
|   LUT as Shift Register |    <0.001 |       50 |      6000 |            0.83 |
|   Others                |     0.000 |      309 |       --- |             --- |
| Signals                 |     0.006 |     2548 |       --- |             --- |
| Block RAM               |     0.012 |        4 |        60 |            6.67 |
| MMCM                    |     0.213 |        2 |         2 |          100.00 |
| I/O                     |     0.147 |       80 |       100 |           80.00 |
| PS7                     |     1.282 |        1 |       --- |             --- |
| Static Power            |     0.139 |          |           |                 |
| Total                   |     1.814 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.035 |      0.008 |
| Vccaux    |       1.800 |     0.136 |       0.124 |      0.012 |
| Vcco33    |       3.300 |     0.035 |       0.034 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.020 |       0.019 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.700 |       0.669 |      0.032 |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                               | Constraint (ns) |
+-------------------------------+----------------------------------------------------------------------+-----------------+
| adc_clk                       | adc_clk_p_i                                                          |             8.0 |
| adc_clk                       | system_i/clocking_system/util_ds_buf_0/U0/IBUF_OUT[0]                |             8.0 |
| clk_out1_system_clk_wiz_0_0_1 | system_i/signal_generator/clk_wiz_1/inst/clk_out1_system_clk_wiz_0_0 |             4.0 |
| clk_out1_system_clk_wiz_0_1   | system_i/clocking_system/clk_wiz_0/inst/clk_out1                     |             8.0 |
| clk_out1_system_clk_wiz_0_1   | system_i/clocking_system/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1  |             8.0 |
| clkfbout_system_clk_wiz_0_0_1 | system_i/signal_generator/clk_wiz_1/inst/clkfbout_system_clk_wiz_0_0 |             8.0 |
| clkfbout_system_clk_wiz_0_1   | system_i/clocking_system/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_1  |             8.0 |
| rx_clk                        | daisy_p_i[1]                                                         |             4.0 |
+-------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                     |     1.675 |
|   system_i                                                                         |     1.559 |
|     clocking_system                                                                |     0.107 |
|       clk_wiz_0                                                                    |     0.107 |
|         inst                                                                       |     0.107 |
|       util_ds_buf_0                                                                |    <0.001 |
|         U0                                                                         |    <0.001 |
|     daisy_chain                                                                    |     0.031 |
|       daisy_chain_buffer                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|       daisy_chain_output                                                           |     0.030 |
|         U0                                                                         |     0.030 |
|           USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I                                        |     0.005 |
|           USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I                                        |     0.025 |
|     gpio_interface                                                                 |    <0.001 |
|       enable_RnM                                                                   |     0.000 |
|       exp_interface_n                                                              |     0.000 |
|       exp_interface_p                                                              |     0.000 |
|       gpio_n                                                                       |     0.000 |
|       gpio_p_lower                                                                 |     0.000 |
|       gpio_p_upper                                                                 |     0.000 |
|       gpio_register                                                                |    <0.001 |
|         inst                                                                       |    <0.001 |
|       pulse_generator                                                              |    <0.001 |
|         binary_counter                                                             |    <0.001 |
|           U0                                                                       |    <0.001 |
|             i_synth                                                                |    <0.001 |
|               i_baseblox.i_baseblox_counter                                        |    <0.001 |
|                 the_addsub                                                         |    <0.001 |
|                   no_pipelining.the_addsub                                         |    <0.001 |
|                     i_lut6.i_lut6_addsub                                           |    <0.001 |
|                       i_q.i_simple.qreg                                            |    <0.001 |
|         freq_divider_n                                                             |     0.000 |
|         init_logic_high                                                            |    <0.001 |
|         reset_counter                                                              |    <0.001 |
|       xlconcat_0                                                                   |     0.000 |
|     processing_system                                                              |     1.290 |
|       ps_0                                                                         |     1.283 |
|         inst                                                                       |     1.283 |
|       ps_axi_periph                                                                |     0.007 |
|         s00_couplers                                                               |     0.006 |
|           auto_pc                                                                  |     0.006 |
|             inst                                                                   |     0.006 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                 |     0.006 |
|                 RD.ar_channel_0                                                    |    <0.001 |
|                   ar_cmd_fsm_0                                                     |    <0.001 |
|                   cmd_translator_0                                                 |    <0.001 |
|                     incr_cmd_0                                                     |    <0.001 |
|                     wrap_cmd_0                                                     |    <0.001 |
|                 RD.r_channel_0                                                     |     0.001 |
|                   rd_data_fifo_0                                                   |    <0.001 |
|                   transaction_fifo_0                                               |    <0.001 |
|                 SI_REG                                                             |     0.002 |
|                   ar_pipe                                                          |    <0.001 |
|                   aw_pipe                                                          |    <0.001 |
|                   b_pipe                                                           |    <0.001 |
|                   r_pipe                                                           |    <0.001 |
|                 WR.aw_channel_0                                                    |    <0.001 |
|                   aw_cmd_fsm_0                                                     |    <0.001 |
|                   cmd_translator_0                                                 |    <0.001 |
|                     incr_cmd_0                                                     |    <0.001 |
|                     wrap_cmd_0                                                     |    <0.001 |
|                 WR.b_channel_0                                                     |    <0.001 |
|                   bid_fifo_0                                                       |    <0.001 |
|                   bresp_fifo_0                                                     |    <0.001 |
|         xbar                                                                       |     0.001 |
|           inst                                                                     |     0.001 |
|             gen_sasd.crossbar_sasd_0                                               |     0.001 |
|               addr_arbiter_inst                                                    |    <0.001 |
|               gen_decerr.decerr_slave_inst                                         |    <0.001 |
|               reg_slice_r                                                          |    <0.001 |
|               splitter_ar                                                          |    <0.001 |
|               splitter_aw                                                          |    <0.001 |
|       sys_reset_controller                                                         |    <0.001 |
|         U0                                                                         |    <0.001 |
|           EXT_LPF                                                                  |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|           SEQ                                                                      |    <0.001 |
|             SEQ_COUNTER                                                            |    <0.001 |
|     receive_chain                                                                  |     0.010 |
|       adc_streamer                                                                 |    <0.001 |
|         inst                                                                       |    <0.001 |
|       channel_a                                                                    |     0.004 |
|         axis_decimator_0                                                           |    <0.001 |
|           inst                                                                     |    <0.001 |
|         axis_dwidth_converter_0                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                 |    <0.001 |
|         ch_a_writer                                                                |     0.004 |
|           inst                                                                     |     0.004 |
|         ram_a_address                                                              |     0.000 |
|         sts_a_channel                                                              |    <0.001 |
|           inst                                                                     |    <0.001 |
|       channel_b                                                                    |     0.004 |
|         axis_decimator_0                                                           |    <0.001 |
|           inst                                                                     |    <0.001 |
|         axis_dwidth_converter_0                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                 |    <0.001 |
|         ch_b_writer                                                                |     0.004 |
|           inst                                                                     |     0.004 |
|         ram_b_address                                                              |     0.000 |
|         sts_b_channel                                                              |    <0.001 |
|           inst                                                                     |    <0.001 |
|       config_settings                                                              |    <0.001 |
|         cfg                                                                        |    <0.001 |
|           inst                                                                     |    <0.001 |
|         xlslice_0                                                                  |     0.000 |
|     signal_generator                                                               |     0.121 |
|       axis_constant_0                                                              |     0.000 |
|       axis_red_pitaya_dac_0                                                        |     0.002 |
|         inst                                                                       |     0.002 |
|       c_counter_binary_0                                                           |    <0.001 |
|         U0                                                                         |    <0.001 |
|           i_synth                                                                  |    <0.001 |
|             i_baseblox.i_baseblox_counter                                          |    <0.001 |
|               the_addsub                                                           |    <0.001 |
|                 no_pipelining.the_addsub                                           |    <0.001 |
|                   i_lut6.i_lut6_addsub                                             |    <0.001 |
|                     i_q.i_simple.qreg                                              |    <0.001 |
|       canc_cfg                                                                     |    <0.001 |
|         inst                                                                       |    <0.001 |
|       canc_const                                                                   |     0.000 |
|       cancellation_signal                                                          |     0.006 |
|         U0                                                                         |     0.006 |
|           i_synth                                                                  |     0.006 |
|             i_dds                                                                  |     0.005 |
|               I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                 i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                 i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                 i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                             |     0.004 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|             i_has_nd_rdy_pipe.valid_phase_read_del                                 |    <0.001 |
|       clk_wiz_1                                                                    |     0.107 |
|         inst                                                                       |     0.107 |
|       dac_signal_combiner                                                          |    <0.001 |
|         inst                                                                       |    <0.001 |
|       ref_cfg                                                                      |    <0.001 |
|         inst                                                                       |    <0.001 |
|       ref_const                                                                    |     0.000 |
|       reference_signal                                                             |     0.005 |
|         U0                                                                         |     0.005 |
|           i_synth                                                                  |     0.005 |
|             i_dds                                                                  |     0.005 |
|               I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                 i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                 i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                             |     0.004 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|             i_has_nd_rdy_pipe.valid_phase_read_del                                 |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


