// Seed: 3391241807
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout supply0 id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = !id_2 == 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd42,
    parameter id_15 = 32'd80,
    parameter id_3  = 32'd12,
    parameter id_4  = 32'd9,
    parameter id_6  = 32'd55
) (
    _id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout supply0 id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output uwire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire _id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_2,
      id_11,
      id_2,
      id_5
  );
  assign id_8[id_4] = id_1;
  integer _id_15;
  logic [7:0][1 'd0 : id_3] id_16;
  assign id_16[1'b0] = id_13;
  logic [1 : id_15] id_17;
  ;
  wire id_18;
  assign id_17[id_6 :-1==-1'd0] = 1 && id_17;
  assign id_14 = -1;
  assign id_9 = 1 + id_3;
  logic [-1  ==  -1  +  id_1 : 1] id_19;
  timeunit 1ps / 1ps;
endmodule
