Worst 951.174, Best 998.778
Worst 951.174, Best 998.778
Coverage report
  User constraints covered 0 connections out of 1432 total, coverage: 0.0%
  Auto constraints covered 1384 connections out of 1432 total, coverage: 96.6%


Setup 951.174, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  50.822, Req 1001.996
Setup 951.174, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  50.822, Req 1001.996
Setup 951.278, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  50.718, Req 1001.996
Setup 951.652, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  50.344, Req 1001.996
Setup 951.694, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  50.302, Req 1001.996
Setup 951.861, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  50.135, Req 1001.996
Setup 952.068, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.928, Req 1001.996
Setup 952.447, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.533, Req 1001.980
Setup 952.447, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.533, Req 1001.980
Setup 952.551, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.429, Req 1001.980
Setup 952.776, tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.702, Req 1002.478
Setup 952.776, tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.286, Req 1002.062
Setup 952.967, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.013, Req 1001.980
Setup 952.925, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.055, Req 1001.980
Setup 953.138, tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk 1000.000, Arr  48.957, Req 1002.095
Setup 953.134, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  48.846, Req 1001.980
Setup 953.138, tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk 1000.000, Arr  48.957, Req 1002.095
Setup 953.192, tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.286, Req 1002.478
Setup 953.192, tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk 1000.000, Arr  49.286, Req 1002.478
Setup 953.341, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  48.639, Req 1001.980
Setup 953.825, tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk 1000.000, Arr  48.270, Req 1002.095
Setup 954.065, tc.rfB.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk 1000.000, Arr  48.413, Req 1002.478
Setup 954.065, tc.rfB.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk 1000.000, Arr  47.997, Req 1002.062
Setup 954.427, tc.rfB.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk 1000.000, Arr  47.668, Req 1002.095
Setup 954.427, tc.rfB.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk 1000.000, Arr  47.668, Req 1002.095
Setup 954.481, tc.rfB.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk 1000.000, Arr  47.997, Req 1002.478
Setup 954.481, tc.rfB.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk 1000.000, Arr  47.997, Req 1002.478
Setup 955.114, tc.rfB.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk 1000.000, Arr  46.981, Req 1002.095
Setup 958.169, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  43.706, Req 1001.875
Setup 958.744, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  43.199, Req 1001.943
Setup 959.177, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  42.698, Req 1001.875
Setup 959.262, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  42.681, Req 1001.943
Setup 959.458, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  42.417, Req 1001.875
Setup 959.790, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  42.085, Req 1001.875
Setup 960.033, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  41.910, Req 1001.943
Setup 960.366, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  41.577, Req 1001.943
Setup 960.466, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  41.409, Req 1001.875
Setup 960.551, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  41.392, Req 1001.943
Setup 961.079, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  40.796, Req 1001.875
Setup 961.116, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  40.759, Req 1001.875
Setup 961.655, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  40.288, Req 1001.943
Setup 961.803, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  40.140, Req 1001.943
Setup 962.405, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  39.470, Req 1001.875
Setup 962.468, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  39.475, Req 1001.943
Setup 962.787, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  39.088, Req 1001.875
Setup 963.092, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.851, Req 1001.943
Setup 963.137, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.738, Req 1001.875
Setup 963.248, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.627, Req 1001.875
Setup 963.291, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.584, Req 1001.875
Setup 963.356, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.587, Req 1001.943
Setup 963.752, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.191, Req 1001.943
Setup 963.747, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.128, Req 1001.875
Setup 963.757, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.186, Req 1001.943
Setup 963.832, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  38.111, Req 1001.943
Setup 964.005, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.938, Req 1001.943
Setup 964.076, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.799, Req 1001.875
Setup 964.426, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.449, Req 1001.875
Setup 964.537, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.338, Req 1001.875
Setup 964.580, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.295, Req 1001.875
Setup 964.605, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.270, Req 1001.875
Setup 964.645, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.298, Req 1001.943
Setup 964.690, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  37.253, Req 1001.943
Setup 965.041, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  36.902, Req 1001.943
Setup 965.036, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  36.839, Req 1001.875
Setup 965.121, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  36.822, Req 1001.943
Setup 965.294, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  36.649, Req 1001.943
Setup 965.896, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.979, Req 1001.875
Setup 965.894, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.981, Req 1001.875
Setup 966.004, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.939, Req 1001.943
Setup 965.979, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.964, Req 1001.943
Setup 966.409, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.466, Req 1001.875
Setup 966.494, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.449, Req 1001.943
Setup 966.679, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.196, Req 1001.875
Setup 966.787, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  35.156, Req 1001.943
Setup 967.185, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.690, Req 1001.875
Setup 967.214, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.661, Req 1001.875
Setup 967.293, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.650, Req 1001.943
Setup 967.322, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.621, Req 1001.943
Setup 967.698, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.177, Req 1001.875
Setup 967.783, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.160, Req 1001.943
Setup 967.904, tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk 1000.000, Arr  34.117, Req 1002.021
Setup 967.968, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  33.907, Req 1001.875
Setup 968.076, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  33.867, Req 1001.943
Setup 968.503, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  33.372, Req 1001.875
Setup 968.537, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  33.338, Req 1001.875
Setup 968.611, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  33.332, Req 1001.943
Setup 969.193, tc.rfB.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk 1000.000, Arr  32.828, Req 1002.021
Setup 969.223, tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk 1000.000, Arr  32.792, Req 1002.015
Setup 969.538, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  32.405, Req 1001.943
Setup 969.826, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  32.049, Req 1001.875
Setup 969.961, tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk 1000.000, Arr  32.060, Req 1002.021
Setup 970.147, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.728, Req 1001.875
Setup 970.245, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.630, Req 1001.875
Setup 970.260, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.683, Req 1001.943
Setup 970.353, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.590, Req 1001.943
Setup 970.512, tc.rfB.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.503, Req 1002.015
Setup 970.684, tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.370, Req 1002.054
Setup 970.787, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.088, Req 1001.875
Setup 970.827, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.116, Req 1001.943
Setup 970.895, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  31.048, Req 1001.943
Setup 971.250, tc.rfB.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk 1000.000, Arr  30.771, Req 1002.021
Setup 971.436, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  30.439, Req 1001.875
Setup 971.549, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  30.394, Req 1001.943
Setup 971.534, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  30.341, Req 1001.875
Setup 971.642, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  30.301, Req 1001.943
Setup 971.973, tc.rfB.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk 1000.000, Arr  30.081, Req 1002.054
Setup 972.076, tc.rfB.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  29.799, Req 1001.875
Setup 972.184, tc.rfB.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  29.759, Req 1001.943
Setup 972.254, tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk 1000.000, Arr  29.761, Req 1002.015
Setup 972.712, tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk 1000.000, Arr  29.342, Req 1002.054
Setup 972.811, tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk 1000.000, Arr  29.243, Req 1002.054
Setup 973.543, tc.rfB.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk 1000.000, Arr  28.478, Req 1002.021
Setup 974.001, tc.rfB.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk 1000.000, Arr  28.053, Req 1002.054
Setup 974.100, tc.rfB.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk 1000.000, Arr  27.954, Req 1002.054
Setup 986.066, tc.rfB.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.444, Req 1001.510
Setup 986.066, tc.rfB.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.444, Req 1001.510
Setup 986.259, tc.im.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.251, Req 1001.510
Setup 986.259, tc.im.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.251, Req 1001.510
Setup 986.385, tc.rfB.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.084, Req 1001.469
Setup 986.385, tc.rfB.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.084, Req 1001.469
Setup 986.385, tc.rfB.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.084, Req 1001.469
Setup 986.482, tc.rfB.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.444, Req 1001.926
Setup 986.482, tc.rfB.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.444, Req 1001.926
Setup 986.482, tc.rfB.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.444, Req 1001.926
Setup 986.578, tc.im.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk 1000.000, Arr  14.891, Req 1001.469
Setup 986.578, tc.im.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk 1000.000, Arr  14.891, Req 1001.469
Setup 986.578, tc.im.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk 1000.000, Arr  14.891, Req 1001.469
Setup 986.675, tc.im.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.251, Req 1001.926
Setup 986.675, tc.im.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.251, Req 1001.926
Setup 986.675, tc.im.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk 1000.000, Arr  15.251, Req 1001.926
Setup 991.446, tc.im.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr  10.558, Req 1002.004
Setup 992.214, tc.im.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   9.809, Req 1002.023
Setup 994.349, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.674, Req 1002.023
Setup 994.357, tc.rfA.ram_inst to syn__812_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.112, Req 1001.469
Setup 994.433, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 507.416, Req 1501.849
Setup 994.457, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 507.392, Req 1501.849
Setup 994.505, tc.im.ram_inst to syn__821_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.552, Req 1002.057
Setup 994.716, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.307, Req 1002.023
Setup 994.740, tc.rfA.ram_inst to syn__814_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.186, Req 1001.926
Setup 994.780, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.243, Req 1002.023
Setup 994.781, tc.rfA.ram_inst to syn__813_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.729, Req 1001.510
Setup 994.837, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.167, Req 1002.004
Setup 994.830, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.174, Req 1002.004
Setup 994.869, tc.im.ram_inst to syn__819_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.642, Req 1002.511
Setup 994.869, tc.im.ram_inst to syn__817_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.642, Req 1002.511
Setup 994.869, tc.im.ram_inst to syn__818_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.642, Req 1002.511
Setup 995.101, tc.rfA.ram_inst to syn__816_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.825, Req 1001.926
Setup 995.188, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.816, Req 1002.004
Setup 995.202, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 506.766, Req 1501.968
Setup 995.202, tc.rfA.ram_inst to syn__815_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.308, Req 1001.510
Setup 995.190, tc.rfA.ram_inst to syn__811_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.736, Req 1001.926
Setup 995.204, tc.rfA.ram_inst to syn__810_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.722, Req 1001.926
Setup 995.254, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.750, Req 1002.004
Setup 995.216, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 506.752, Req 1501.968
Setup 995.233, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.790, Req 1002.023
Setup 995.254, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.750, Req 1002.004
Setup 995.228, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.776, Req 1002.004
Setup 995.300, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.723, Req 1002.023
Setup 995.351, tc.im.ram_inst to syn__820_, clock Internal_generated_clock_Top|clk 1000.000, Arr   7.122, Req 1002.473
Setup 995.360, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 506.489, Req 1501.849
Setup 995.348, tc.im.ram_inst to syn__822_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.803, Req 1002.151
Setup 995.348, tc.im.ram_inst to syn__823_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.803, Req 1002.151
Setup 995.475, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.529, Req 1002.004
Setup 995.578, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.445, Req 1002.023
Setup 995.609, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.414, Req 1002.023
Setup 995.580, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.443, Req 1002.023
Setup 995.580, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.443, Req 1002.023
Setup 995.619, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.385, Req 1002.004
Setup 995.578, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.426, Req 1002.004
Setup 995.581, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.442, Req 1002.023
Setup 995.611, tc.rfA.ram_inst to syn__809_, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.315, Req 1001.926
Setup 995.597, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.426, Req 1002.023
Setup 995.619, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.385, Req 1002.004
Setup 995.597, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.426, Req 1002.023
Setup 995.597, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.426, Req 1002.023
Setup 995.718, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.286, Req 1002.004
Setup 995.697, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   6.326, Req 1002.023
Setup 995.920, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.929, Req 1501.849
Setup 995.920, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.929, Req 1501.849
Setup 995.908, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.941, Req 1501.849
Setup 995.920, tc.im.ram_inst to tc.rfB.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.929, Req 1501.849
Setup 996.049, tc.im.ram_inst to tc.rfA.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.884, Req 1501.933
Setup 996.063, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.941, Req 1002.004
Setup 996.080, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.924, Req 1002.004
Setup 996.080, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.924, Req 1002.004
Setup 996.069, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.935, Req 1002.004
Setup 996.080, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.924, Req 1002.004
Setup 996.106, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.862, Req 1501.968
Setup 996.100, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.868, Req 1501.968
Setup 996.118, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.850, Req 1501.968
Setup 996.118, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.850, Req 1501.968
Setup 996.080, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.924, Req 1002.004
Setup 996.080, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.924, Req 1002.004
Setup 996.073, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr 505.895, Req 1501.968
Setup 996.171, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.833, Req 1002.004
Setup 996.128, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.895, Req 1002.023
Setup 996.176, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.828, Req 1002.004
Setup 996.157, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.866, Req 1002.023
Setup 996.164, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.840, Req 1002.004
Setup 996.145, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.878, Req 1002.023
Setup 996.157, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.866, Req 1002.023
Setup 996.145, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.878, Req 1002.023
Setup 996.161, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.862, Req 1002.023
Setup 996.171, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.833, Req 1002.004
Setup 996.171, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.833, Req 1002.004
Setup 996.171, tc.rfA.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.833, Req 1002.004
Setup 996.157, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.866, Req 1002.023
Setup 996.155, tc.rfB.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.868, Req 1002.023
Setup 996.125, tc.rfB.ram_inst to tc.im.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.879, Req 1002.004
Setup 996.138, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.885, Req 1002.023
Setup 996.145, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.878, Req 1002.023
Setup 996.145, tc.rfA.ram_inst to tc.dm.ram_inst, clock Internal_generated_clock_Top|clk 1000.000, Arr   5.878, Req 1002.023
Setup 998.778, syn__816_ to syn__816_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__811_ to syn__811_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__814_ to syn__814_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__821_ to syn__821_, clock Internal_generated_clock_Top|clk 1000.000, Arr   3.356, Req 1002.134
Setup 998.778, syn__820_ to syn__820_, clock Internal_generated_clock_Top|clk 1000.000, Arr   3.356, Req 1002.134
Setup 998.778, syn__819_ to syn__819_, clock Internal_generated_clock_Top|clk 1000.000, Arr   3.389, Req 1002.167
Setup 998.778, syn__809_ to syn__809_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__812_ to syn__812_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__815_ to syn__815_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__810_ to syn__810_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__818_ to syn__818_, clock Internal_generated_clock_Top|clk 1000.000, Arr   3.389, Req 1002.167
Setup 998.778, syn__813_ to syn__813_, clock Internal_generated_clock_Top|clk 1000.000, Arr   2.804, Req 1001.582
Setup 998.778, syn__817_ to syn__817_, clock Internal_generated_clock_Top|clk 1000.000, Arr   3.389, Req 1002.167
