Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 20 14:57:44 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_top_timing_summary_routed.rpt -pb lab5_top_timing_summary_routed.pb -rpx lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (900)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (900)
--------------------------------
 There are 900 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.713     -616.059                    258                 1638        0.032        0.000                      0                 1638        2.000        0.000                       0                   916  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
    clkfbout_1          {0.000 25.000}       50.000          20.000          
    clkout0_1           {0.000 10.417}       20.833          48.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
    clkfbout            {0.000 25.000}       50.000          20.000          
    clkout0             {0.000 10.417}       20.833          48.000          
  clk_out2_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.665        0.000                      0                 1124        0.126        0.000                      0                 1124        3.000        0.000                       0                   600  
    clkfbout_1                                                                                                                                                           47.845        0.000                       0                     3  
    clkout0_1                12.951        0.000                      0                  181        0.191        0.000                      0                  181        9.437        0.000                       0                    94  
  clk_out2_clk_wiz_0_1       27.838        0.000                      0                  265        0.154        0.000                      0                  265       19.020        0.000                       0                   205  
  clk_out3_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.665        0.000                      0                 1124        0.126        0.000                      0                 1124        3.000        0.000                       0                   600  
    clkfbout                                                                                                                                                             47.845        0.000                       0                     3  
    clkout0                  12.951        0.000                      0                  181        0.191        0.000                      0                  181        9.437        0.000                       0                    94  
  clk_out2_clk_wiz_0         27.836        0.000                      0                  265        0.154        0.000                      0                  265       19.020        0.000                       0                   205  
  clk_out3_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0_1             clk_out1_clk_wiz_0_1       -2.711     -579.448                    242                  242        0.095        0.000                      0                  242  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        4.544        0.000                      0                   35        0.214        0.000                      0                   35  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.665        0.000                      0                 1124        0.055        0.000                      0                 1124  
clkout0               clk_out1_clk_wiz_0_1       -2.713     -579.953                    242                  242        0.093        0.000                      0                  242  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        4.542        0.000                      0                   35        0.212        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clkout0_1                  -2.343      -36.105                     16                   16        0.032        0.000                      0                   16  
clk_out1_clk_wiz_0    clkout0_1                  -2.343      -36.106                     16                   16        0.032        0.000                      0                   16  
clkout0               clkout0_1                  12.971        0.000                      0                  181        0.051        0.000                      0                  181  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.522        0.000                      0                   24        0.535        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.522        0.000                      0                   24        0.535        0.000                      0                   24  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       27.836        0.000                      0                  265        0.064        0.000                      0                  265  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.665        0.000                      0                 1124        0.055        0.000                      0                 1124  
clkout0_1             clk_out1_clk_wiz_0         -2.711     -579.448                    242                  242        0.095        0.000                      0                  242  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          4.544        0.000                      0                   35        0.214        0.000                      0                   35  
clkout0               clk_out1_clk_wiz_0         -2.713     -579.953                    242                  242        0.093        0.000                      0                  242  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          4.542        0.000                      0                   35        0.212        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clkout0                    -2.343      -36.105                     16                   16        0.032        0.000                      0                   16  
clkout0_1             clkout0                    12.971        0.000                      0                  181        0.051        0.000                      0                  181  
clk_out1_clk_wiz_0    clkout0                    -2.343      -36.106                     16                   16        0.032        0.000                      0                   16  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.520        0.000                      0                   24        0.533        0.000                      0                   24  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         27.836        0.000                      0                  265        0.064        0.000                      0                  265  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.520        0.000                      0                   24        0.533        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0         36.544        0.000                      0                   42        0.374        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         36.544        0.000                      0                   42        0.284        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       36.544        0.000                      0                   42        0.284        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0_1       36.546        0.000                      0                   42        0.374        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 5.926ns (64.166%)  route 3.309ns (35.834%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.344 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.344    music_player/harmonic_chord_player/np3/ch1/ff3/D[13]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.071     8.947    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.009    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 5.820ns (63.320%)  route 3.371ns (36.680%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.300 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.300    music_player/harmonic_chord_player/np3/ch1/ff3/D[11]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.071     8.947    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.009    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.594ns (60.869%)  route 3.596ns (39.131%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.298 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.298    music_player/harmonic_chord_player/np3/ch1/ff2/D[11]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.071     8.946    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 5.271ns (57.868%)  route 3.838ns (42.132%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.408 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.408    music_player/harmonic_chord_player/np2/ch1/ff3/D[11]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.127    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 5.866ns (63.932%)  route 3.309ns (36.068%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.284 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.284    music_player/harmonic_chord_player/np3/ch1/ff3/D[12]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.071     8.947    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.009    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 5.573ns (60.779%)  route 3.596ns (39.221%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.277 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.277    music_player/harmonic_chord_player/np3/ch1/ff2/D[13]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.071     8.946    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 5.250ns (57.771%)  route 3.838ns (42.229%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.387 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.387    music_player/harmonic_chord_player/np2/ch1/ff3/D[13]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.127    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 5.499ns (60.460%)  route 3.596ns (39.540%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.203 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.203    music_player/harmonic_chord_player/np3/ch1/ff2/D[12]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.071     8.946    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 5.176ns (57.424%)  route 3.838ns (42.576%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.313 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.313    music_player/harmonic_chord_player/np2/ch1/ff3/D[12]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.071     9.065    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.127    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 5.709ns (62.872%)  route 3.371ns (37.128%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.189 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[0]
                         net (fo=1, routed)           0.000     8.189    music_player/harmonic_chord_player/np3/ch1/ff3/D[10]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.071     8.947    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.009    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.231%)  route 0.216ns (53.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y105        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.216    -0.209    music_player/harmonic_chord_player/np3/ch1/ff2_n_41
    SLICE_X87Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.164 r  music_player/harmonic_chord_player/np3/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    music_player/harmonic_chord_player/np3/out_delay/D[3]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/C
                         clock pessimism              0.504    -0.382    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.092    -0.290    music_player/harmonic_chord_player/np3/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y104        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/Q
                         net (fo=1, routed)           0.225    -0.200    music_player/harmonic_chord_player/np3/ch1/ff3_n_18
    SLICE_X87Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  music_player/harmonic_chord_player/np3/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    music_player/harmonic_chord_player/np3/out_delay/D[2]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.091    -0.291    music_player/harmonic_chord_player/np3/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/harmonic_chord_player/np1/ch1/ff2/clk_out1
    SLICE_X97Y89         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.097    -0.388    music_player/harmonic_chord_player/np1/ch1/ff2_n_26
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.343 r  music_player/harmonic_chord_player/np1/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    music_player/harmonic_chord_player/np1/out_delay/D[3]
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.875    -0.865    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X94Y88         FDRE (Hold_fdre_C_D)         0.121    -0.489    music_player/harmonic_chord_player/np1/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.584    -0.647    music_player/harmonic_chord_player/clk_out1
    SLICE_X89Y98         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/Q
                         net (fo=2, routed)           0.352    -0.155    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg_n_0_[18]
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.110 r  music_player/harmonic_chord_player/dout_reg_i_12/O
                         net (fo=1, routed)           0.209     0.100    music_player/harmonic_chord_player/dout_reg_i_12_n_0
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.005    -0.734    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.231    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.048    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.315    music_player/harmonic_chord_player/np2/ch1/ff3_n_8
    SLICE_X82Y104        LUT5 (Prop_lut5_I0_O)        0.045    -0.270 r  music_player/harmonic_chord_player/np2/ch1/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.270    music_player/harmonic_chord_player/np2/out_delay/D[12]
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.938    -0.802    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.121    -0.429    music_player/harmonic_chord_player/np2/out_delay/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/harmonic_chord_player/clk_out1
    SLICE_X93Y95         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/Q
                         net (fo=1, routed)           0.113    -0.384    music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0_n_0
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    music_player/harmonic_chord_player/clk_out1
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X92Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.545    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/harmonic_chord_player/np1/ch1/ff3/clk_out1
    SLICE_X96Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/Q
                         net (fo=1, routed)           0.111    -0.349    music_player/harmonic_chord_player/np1/ch1/ff3_n_7
    SLICE_X98Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  music_player/harmonic_chord_player/np1/ch1/q[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.304    music_player/harmonic_chord_player/np1/out_delay/D[13]
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.878    -0.862    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X98Y93         FDRE (Hold_fdre_C_D)         0.121    -0.466    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.274ns (60.485%)  route 0.179ns (39.515%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.689    -0.542    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X90Y102        FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/Q
                         net (fo=2, routed)           0.179    -0.199    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]_1[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  music_player/harmonic_chord_player/np1/out_delay/q[15]_i_10/O
                         net (fo=1, routed)           0.000    -0.154    music_player/harmonic_chord_player/np1_n_64
    SLICE_X91Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.089 r  music_player/harmonic_chord_player/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    -0.089    music_player/codec_conditioner/next_sample_latch/final_sample[13]
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.877    -0.863    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.504    -0.359    
    SLICE_X91Y98         FDRE (Hold_fdre_C_D)         0.105    -0.254    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.136%)  route 0.265ns (55.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff2/clk_out1
    SLICE_X82Y101        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/Q
                         net (fo=1, routed)           0.265    -0.136    music_player/harmonic_chord_player/np2/ch1/ff2_n_27
    SLICE_X86Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.091 r  music_player/harmonic_chord_player/np2/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    music_player/harmonic_chord_player/np2/out_delay/D[2]
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.120    -0.262    music_player/harmonic_chord_player/np2/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.813%)  route 0.259ns (58.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff1/clk_out1
    SLICE_X87Y100        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/Q
                         net (fo=1, routed)           0.259    -0.165    music_player/harmonic_chord_player/np2/ch1/ff1_n_8
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.120 r  music_player/harmonic_chord_player/np2/ch1/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    music_player/harmonic_chord_player/np2/out_delay/D[5]
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.853    -0.887    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/C
                         clock pessimism              0.504    -0.383    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.092    -0.291    music_player/harmonic_chord_player/np2/out_delay/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     wd_top/sample_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y40     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y40     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y41     music_player/harmonic_chord_player/harmonic_sine_read3/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y41     music_player/harmonic_chord_player/harmonic_sine_read3/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y36     music_player/harmonic_chord_player/harmonic_sine_read3/sineRom/dout_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y35     music_player/harmonic_chord_player/np1/np_freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y35     music_player/harmonic_chord_player/np1/np_freq_reg/q_reg__0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y94     music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y94     music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y94     music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y91     music_player/codec_conditioner/current_sample_latch/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.513    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.513    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.513    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.513    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.549    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.549    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.177ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.549    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.549    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.177    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 3.022ns (40.618%)  route 4.418ns (59.382%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.314     5.404    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     5.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1/O
                         net (fo=2, routed)           0.984     6.511    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.160    19.725    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)       -0.028    19.697    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.697    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.189ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.050ns (42.747%)  route 4.085ns (57.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.317 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.147     5.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.152     5.389 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.818     6.206    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.649    19.317    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.884    
                         clock uncertainty           -0.160    19.724    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.329    19.395    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.395    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 13.189    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.160    19.721    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.516    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.160    19.721    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.516    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.212ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.160    19.720    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.515    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.212    

Slack (MET) :             13.212ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.160    19.720    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.515    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.335    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[4]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121    -0.482    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.353    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.045    -0.308 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.308    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.885    -0.853    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.091    -0.521    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.342    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[1]
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.511    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.452%)  route 0.299ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.299    -0.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.383    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.288    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.616    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.131    -0.485    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/Q
                         net (fo=1, routed)           0.156    -0.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.091    -0.520    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.614    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.163    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120    -0.494    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.179    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X3Y21          LUT4 (Prop_lut4_I0_O)        0.042    -0.254 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.240    -0.617    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107    -0.510    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.851%)  route 0.348ns (71.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.348    -0.122    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[9]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.383    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.539%)  route 0.161ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/Q
                         net (fo=4, routed)           0.161    -0.328    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092    -0.491    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y6      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.838ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.088    39.173    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    39.111    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.111    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.838    

Slack (MET) :             27.857ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.088    39.173    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    39.130    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.857    

Slack (MET) :             27.977ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 2.158ns (18.153%)  route 9.730ns (81.847%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    11.149    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.088    39.173    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    39.126    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.126    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 27.977    

Slack (MET) :             28.067ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.830ns  (logic 2.158ns (18.242%)  route 9.672ns (81.758%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    11.091    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.158    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.158    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                 28.067    

Slack (MET) :             28.089ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 2.212ns (18.803%)  route 9.552ns (81.197%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    11.021    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    39.110    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.110    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                 28.089    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    39.087    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.087    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.129ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    39.106    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.106    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.129    

Slack (MET) :             28.146ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 1.954ns (16.675%)  route 9.764ns (83.325%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    10.975    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.121    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.121    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 28.146    

Slack (MET) :             28.179ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 1.954ns (16.706%)  route 9.742ns (83.294%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.902    10.953    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.088    39.171    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.132    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.132    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                 28.179    

Slack (MET) :             28.197ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 2.158ns (18.484%)  route 9.517ns (81.516%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    10.049    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    10.173 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    10.936    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.133    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.133    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 28.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.709    -0.522    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y120       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Hold_fdce_C_D)         0.120    -0.388    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.758%)  route 0.106ns (45.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.106    -0.291    U3/inst/srldly_0/srlopt_n_3
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.464    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          0.123    -0.278    vga_control/hcount[4]
    SLICE_X102Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_control/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    vga_control/plusOp[10]
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.963    -0.777    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.121    -0.408    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.068%)  route 0.138ns (51.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.138    -0.261    U3/inst/srldly_0/srlopt_n_5
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.439    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_8
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.385    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_9
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.385    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.690    -0.541    vga_control/CLK
    SLICE_X102Y106       FDRE                                         r  vga_control/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_control/vcounter_reg[0]/Q
                         net (fo=17, routed)          0.105    -0.272    vga_control/out[0]
    SLICE_X103Y106       LUT3 (Prop_lut3_I1_O)        0.048    -0.224 r  vga_control/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_control/vcounter[2]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.964    -0.776    vga_control/CLK
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.105    -0.423    vga_control/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.703%)  route 0.165ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.705    -0.526    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.165    -0.233    U3/inst/srldly_0/srlopt_n_4
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.450    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.852%)  route 0.159ns (46.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.159    -0.244    vga_control/hcount[5]
    SLICE_X105Y112       LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  vga_control/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_control/plusOp[7]
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.961    -0.779    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.271    -0.508    
    SLICE_X105Y112       FDRE (Hold_fdre_C_D)         0.092    -0.416    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.368%)  route 0.160ns (55.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.160    -0.237    U3/inst/srldly_0/srlopt_n_1
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.458    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 5.926ns (64.166%)  route 3.309ns (35.834%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.344 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.344    music_player/harmonic_chord_player/np3/ch1/ff3/D[13]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 5.820ns (63.320%)  route 3.371ns (36.680%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.300 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.300    music_player/harmonic_chord_player/np3/ch1/ff3/D[11]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.594ns (60.869%)  route 3.596ns (39.131%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.298 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.298    music_player/harmonic_chord_player/np3/ch1/ff2/D[11]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 5.271ns (57.868%)  route 3.838ns (42.132%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.408 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.408    music_player/harmonic_chord_player/np2/ch1/ff3/D[11]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 5.866ns (63.932%)  route 3.309ns (36.068%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.284 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.284    music_player/harmonic_chord_player/np3/ch1/ff3/D[12]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 5.573ns (60.779%)  route 3.596ns (39.221%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.277 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.277    music_player/harmonic_chord_player/np3/ch1/ff2/D[13]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 5.250ns (57.771%)  route 3.838ns (42.229%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.387 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.387    music_player/harmonic_chord_player/np2/ch1/ff3/D[13]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 5.499ns (60.460%)  route 3.596ns (39.540%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.203 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.203    music_player/harmonic_chord_player/np3/ch1/ff2/D[12]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 5.176ns (57.424%)  route 3.838ns (42.576%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.313 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.313    music_player/harmonic_chord_player/np2/ch1/ff3/D[12]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 5.709ns (62.872%)  route 3.371ns (37.128%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.189 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[0]
                         net (fo=1, routed)           0.000     8.189    music_player/harmonic_chord_player/np3/ch1/ff3/D[10]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.231%)  route 0.216ns (53.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y105        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.216    -0.209    music_player/harmonic_chord_player/np3/ch1/ff2_n_41
    SLICE_X87Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.164 r  music_player/harmonic_chord_player/np3/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    music_player/harmonic_chord_player/np3/out_delay/D[3]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/C
                         clock pessimism              0.504    -0.382    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.092    -0.290    music_player/harmonic_chord_player/np3/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y104        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/Q
                         net (fo=1, routed)           0.225    -0.200    music_player/harmonic_chord_player/np3/ch1/ff3_n_18
    SLICE_X87Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  music_player/harmonic_chord_player/np3/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    music_player/harmonic_chord_player/np3/out_delay/D[2]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.091    -0.291    music_player/harmonic_chord_player/np3/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/harmonic_chord_player/np1/ch1/ff2/clk_out1
    SLICE_X97Y89         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.097    -0.388    music_player/harmonic_chord_player/np1/ch1/ff2_n_26
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.343 r  music_player/harmonic_chord_player/np1/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    music_player/harmonic_chord_player/np1/out_delay/D[3]
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.875    -0.865    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X94Y88         FDRE (Hold_fdre_C_D)         0.121    -0.489    music_player/harmonic_chord_player/np1/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.584    -0.647    music_player/harmonic_chord_player/clk_out1
    SLICE_X89Y98         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/Q
                         net (fo=2, routed)           0.352    -0.155    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg_n_0_[18]
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.110 r  music_player/harmonic_chord_player/dout_reg_i_12/O
                         net (fo=1, routed)           0.209     0.100    music_player/harmonic_chord_player/dout_reg_i_12_n_0
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.005    -0.734    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.231    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.048    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.315    music_player/harmonic_chord_player/np2/ch1/ff3_n_8
    SLICE_X82Y104        LUT5 (Prop_lut5_I0_O)        0.045    -0.270 r  music_player/harmonic_chord_player/np2/ch1/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.270    music_player/harmonic_chord_player/np2/out_delay/D[12]
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.938    -0.802    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.121    -0.429    music_player/harmonic_chord_player/np2/out_delay/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/harmonic_chord_player/clk_out1
    SLICE_X93Y95         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/Q
                         net (fo=1, routed)           0.113    -0.384    music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0_n_0
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    music_player/harmonic_chord_player/clk_out1
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
                         clock pessimism              0.254    -0.609    
    SLICE_X92Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.545    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/harmonic_chord_player/np1/ch1/ff3/clk_out1
    SLICE_X96Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/Q
                         net (fo=1, routed)           0.111    -0.349    music_player/harmonic_chord_player/np1/ch1/ff3_n_7
    SLICE_X98Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  music_player/harmonic_chord_player/np1/ch1/q[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.304    music_player/harmonic_chord_player/np1/out_delay/D[13]
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.878    -0.862    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X98Y93         FDRE (Hold_fdre_C_D)         0.121    -0.466    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.274ns (60.485%)  route 0.179ns (39.515%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.689    -0.542    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X90Y102        FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/Q
                         net (fo=2, routed)           0.179    -0.199    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]_1[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  music_player/harmonic_chord_player/np1/out_delay/q[15]_i_10/O
                         net (fo=1, routed)           0.000    -0.154    music_player/harmonic_chord_player/np1_n_64
    SLICE_X91Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.089 r  music_player/harmonic_chord_player/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    -0.089    music_player/codec_conditioner/next_sample_latch/final_sample[13]
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.877    -0.863    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.504    -0.359    
    SLICE_X91Y98         FDRE (Hold_fdre_C_D)         0.105    -0.254    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.136%)  route 0.265ns (55.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff2/clk_out1
    SLICE_X82Y101        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/Q
                         net (fo=1, routed)           0.265    -0.136    music_player/harmonic_chord_player/np2/ch1/ff2_n_27
    SLICE_X86Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.091 r  music_player/harmonic_chord_player/np2/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    music_player/harmonic_chord_player/np2/out_delay/D[2]
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.120    -0.262    music_player/harmonic_chord_player/np2/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.813%)  route 0.259ns (58.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff1/clk_out1
    SLICE_X87Y100        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/Q
                         net (fo=1, routed)           0.259    -0.165    music_player/harmonic_chord_player/np2/ch1/ff1_n_8
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.120 r  music_player/harmonic_chord_player/np2/ch1/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    music_player/harmonic_chord_player/np2/out_delay/D[5]
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.853    -0.887    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/C
                         clock pessimism              0.504    -0.383    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.092    -0.291    music_player/harmonic_chord_player/np2/out_delay/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y40     wd_top/sample_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y40     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y40     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y41     music_player/harmonic_chord_player/harmonic_sine_read3/sineRom/dout_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y41     music_player/harmonic_chord_player/harmonic_sine_read3/sineRom/dout_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36     music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y36     music_player/harmonic_chord_player/harmonic_sine_read3/sineRom/dout_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y35     music_player/harmonic_chord_player/np1/np_freq_reg/q_reg__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y35     music_player/harmonic_chord_player/np1/np_freq_reg/q_reg__0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y94     music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y94     music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X92Y96     music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__1_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X100Y95    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X94Y94     music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y91     music_player/codec_conditioner/current_sample_latch/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    adau1761_codec/codec_clock_gen/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.513    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.513    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.513    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.513    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.176ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.549    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.549    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.176    

Slack (MET) :             13.176ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.160    19.718    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.549    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.549    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.176    

Slack (MET) :             13.185ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 3.022ns (40.618%)  route 4.418ns (59.382%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.314     5.404    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     5.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1/O
                         net (fo=2, routed)           0.984     6.511    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.160    19.725    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)       -0.028    19.697    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.697    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                 13.185    

Slack (MET) :             13.188ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.050ns (42.747%)  route 4.085ns (57.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.317 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.147     5.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.152     5.389 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.818     6.206    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.649    19.317    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.884    
                         clock uncertainty           -0.160    19.724    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.329    19.395    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.395    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 13.188    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.160    19.721    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.516    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.160    19.721    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.516    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.212ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.160    19.720    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.515    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.212    

Slack (MET) :             13.212ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.160    19.720    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.515    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         19.515    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.335    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[4]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121    -0.482    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.353    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.045    -0.308 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.308    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.885    -0.853    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.241    -0.612    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.091    -0.521    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.342    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[1]
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.511    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.452%)  route 0.299ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.299    -0.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.383    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.288    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.616    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.131    -0.485    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/Q
                         net (fo=1, routed)           0.156    -0.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.611    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.091    -0.520    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.614    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.163    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.240    -0.614    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120    -0.494    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.179    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X3Y21          LUT4 (Prop_lut4_I0_O)        0.042    -0.254 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.240    -0.617    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107    -0.510    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.851%)  route 0.348ns (71.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.348    -0.122    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[9]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.383    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.539%)  route 0.161ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/Q
                         net (fo=4, routed)           0.161    -0.328    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.275    -0.583    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092    -0.491    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y6      adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    adau1761_codec/codec_clock_gen/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X2Y18      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X100Y97    adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X6Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X7Y16      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X4Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X1Y19      adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.836ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    39.109    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.109    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.836    

Slack (MET) :             27.855ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    39.128    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.855    

Slack (MET) :             27.975ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 2.158ns (18.153%)  route 9.730ns (81.847%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    11.149    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    39.124    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 27.975    

Slack (MET) :             28.065ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.830ns  (logic 2.158ns (18.242%)  route 9.672ns (81.758%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    11.091    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.156    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                 28.065    

Slack (MET) :             28.087ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 2.212ns (18.803%)  route 9.552ns (81.197%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    11.021    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    39.108    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                 28.087    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    39.085    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    39.104    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.144ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 1.954ns (16.675%)  route 9.764ns (83.325%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    10.975    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.119    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 28.144    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 1.954ns (16.706%)  route 9.742ns (83.294%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.902    10.953    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.130    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                 28.177    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 2.158ns (18.484%)  route 9.517ns (81.516%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    10.049    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    10.173 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    10.936    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.131    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 28.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.709    -0.522    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y120       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Hold_fdce_C_D)         0.120    -0.388    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.758%)  route 0.106ns (45.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.106    -0.291    U3/inst/srldly_0/srlopt_n_3
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.464    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          0.123    -0.278    vga_control/hcount[4]
    SLICE_X102Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_control/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    vga_control/plusOp[10]
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.963    -0.777    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.121    -0.408    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.068%)  route 0.138ns (51.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.138    -0.261    U3/inst/srldly_0/srlopt_n_5
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.439    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_8
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.385    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_9
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.385    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.690    -0.541    vga_control/CLK
    SLICE_X102Y106       FDRE                                         r  vga_control/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_control/vcounter_reg[0]/Q
                         net (fo=17, routed)          0.105    -0.272    vga_control/out[0]
    SLICE_X103Y106       LUT3 (Prop_lut3_I1_O)        0.048    -0.224 r  vga_control/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_control/vcounter[2]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.964    -0.776    vga_control/CLK
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.105    -0.423    vga_control/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.703%)  route 0.165ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.705    -0.526    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.165    -0.233    U3/inst/srldly_0/srlopt_n_4
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.450    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.852%)  route 0.159ns (46.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.159    -0.244    vga_control/hcount[5]
    SLICE_X105Y112       LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  vga_control/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_control/plusOp[7]
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.961    -0.779    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.271    -0.508    
    SLICE_X105Y112       FDRE (Hold_fdre_C_D)         0.092    -0.416    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.368%)  route 0.160ns (55.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.160    -0.237    U3/inst/srldly_0/srlopt_n_1
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.458    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X108Y117   U3/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X112Y124   U3/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          242  Failing Endpoints,  Worst Slack       -2.711ns,  Total Violation     -579.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.711    

Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.711    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.607    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.150%)  route 0.694ns (76.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.694     0.236    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X93Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.281 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__13/O
                         net (fo=1, routed)           0.000     0.281    wd_top/wc/count_flip_flop/q_reg[0]_0[0]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.091     0.186    wd_top/wc/count_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.654%)  route 0.714ns (77.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.714     0.256    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  wd_top/wc/count_flip_flop/q[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.301    wd_top/wc/count_flip_flop/next_counter[3]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.187    wd_top/wc/count_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.506%)  route 0.720ns (77.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.720     0.262    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.307 r  wd_top/wc/count_flip_flop/q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.307    wd_top/wc/count_flip_flop/next_counter[1]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.187    wd_top/wc/count_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.766%)  route 0.751ns (78.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.751     0.294    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.339 r  music_player/codec_conditioner/next_sample_latch/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.339    sample_reg/D[6]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.120     0.215    sample_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[6]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.216    wd_top/wc/count_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[7]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.216    wd_top/wc/count_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.527%)  route 0.762ns (78.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.762     0.304    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.349 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.349    sample_reg/D[3]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.216    sample_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.215ns (22.412%)  route 0.744ns (77.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.744     0.287    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT5 (Prop_lut5_I2_O)        0.051     0.338 r  wd_top/wc/count_flip_flop/q[2]_i_1__8/O
                         net (fo=1, routed)           0.000     0.338    wd_top/wc/count_flip_flop/next_counter[2]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.107     0.202    wd_top/wc/count_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.254ns (26.119%)  route 0.718ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.370     0.306    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  wd_top/wc/count_flip_flop/q[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.351    wd_top/wc/count_flip_flop/next_counter[5]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.120     0.215    wd_top/wc/count_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.329%)  route 0.771ns (78.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.771     0.313    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.358    sample_reg/D[2]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.216    sample_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.343ns (30.228%)  route 3.100ns (69.772%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.912     3.701    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.208     8.654    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.485    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.208     8.654    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.485    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.081%)  route 0.617ns (76.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I3_O)        0.044     0.260 r  wd_top/wc/state_flip_flop/q[1]_i_1__8/O
                         net (fo=1, routed)           0.000     0.260    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.208    -0.086    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.131     0.045    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/read_index_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I2_O)        0.045     0.261 r  wd_top/wc/state_flip_flop/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.261    wd_top/wc/read_index_flip_flop/q_reg[0]_0
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.208    -0.086    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.120     0.034    wd_top/wc/read_index_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.548%)  route 0.720ns (81.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.688    -0.543    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  vga_control/hcounter_reg[3]/Q
                         net (fo=34, routed)          0.720     0.341    wd_top/wd/change_flip_flop/D[2]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.089     0.087    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.759%)  route 0.754ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[1]/Q
                         net (fo=30, routed)          0.754     0.351    wd_top/wd/change_flip_flop/D[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.964    -0.776    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.059     0.058    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.254ns (31.976%)  route 0.540ns (68.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_control/hcounter_reg[8]/Q
                         net (fo=19, routed)          0.164    -0.214    vga_control/x[8]
    SLICE_X102Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  vga_control/U3_i_25/O
                         net (fo=1, routed)           0.122    -0.047    vga_control/U3_i_25_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.002 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.254     0.252    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X103Y107       FDRE (Hold_fdre_C_CE)       -0.039    -0.041    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.509%)  route 0.768ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[7]/Q
                         net (fo=29, routed)          0.768     0.365    wd_top/wd/change_flip_flop/D[6]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.060     0.058    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.145%)  route 0.790ns (84.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.790     0.387    wd_top/wd/change_flip_flop/D[5]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.063     0.061    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.148ns (13.823%)  route 0.923ns (86.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_control/hcounter_reg[9]/Q
                         net (fo=23, routed)          0.923     0.529    wd_top/sample_ram/D[7]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.208     0.044    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.173    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.489%)  route 0.988ns (87.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.988     0.585    wd_top/sample_ram/D[5]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.208     0.044    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.227    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.319%)  route 1.004ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          1.004     0.603    wd_top/sample_ram/D[4]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.208     0.044    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.227    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 5.926ns (64.166%)  route 3.309ns (35.834%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.344 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.344    music_player/harmonic_chord_player/np3/ch1/ff3/D[13]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 5.820ns (63.320%)  route 3.371ns (36.680%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.300 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.300    music_player/harmonic_chord_player/np3/ch1/ff3/D[11]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.594ns (60.869%)  route 3.596ns (39.131%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.298 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.298    music_player/harmonic_chord_player/np3/ch1/ff2/D[11]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 5.271ns (57.868%)  route 3.838ns (42.132%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.408 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.408    music_player/harmonic_chord_player/np2/ch1/ff3/D[11]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 5.866ns (63.932%)  route 3.309ns (36.068%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.284 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.284    music_player/harmonic_chord_player/np3/ch1/ff3/D[12]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 5.573ns (60.779%)  route 3.596ns (39.221%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.277 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.277    music_player/harmonic_chord_player/np3/ch1/ff2/D[13]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 5.250ns (57.771%)  route 3.838ns (42.229%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.387 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.387    music_player/harmonic_chord_player/np2/ch1/ff3/D[13]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 5.499ns (60.460%)  route 3.596ns (39.540%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.203 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.203    music_player/harmonic_chord_player/np3/ch1/ff2/D[12]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 5.176ns (57.424%)  route 3.838ns (42.576%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.313 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.313    music_player/harmonic_chord_player/np2/ch1/ff3/D[12]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 5.709ns (62.872%)  route 3.371ns (37.128%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.189 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[0]
                         net (fo=1, routed)           0.000     8.189    music_player/harmonic_chord_player/np3/ch1/ff3/D[10]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.231%)  route 0.216ns (53.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y105        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.216    -0.209    music_player/harmonic_chord_player/np3/ch1/ff2_n_41
    SLICE_X87Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.164 r  music_player/harmonic_chord_player/np3/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    music_player/harmonic_chord_player/np3/out_delay/D[3]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/C
                         clock pessimism              0.504    -0.382    
                         clock uncertainty            0.072    -0.310    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.092    -0.218    music_player/harmonic_chord_player/np3/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y104        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/Q
                         net (fo=1, routed)           0.225    -0.200    music_player/harmonic_chord_player/np3/ch1/ff3_n_18
    SLICE_X87Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  music_player/harmonic_chord_player/np3/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    music_player/harmonic_chord_player/np3/out_delay/D[2]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
                         clock uncertainty            0.072    -0.310    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.091    -0.219    music_player/harmonic_chord_player/np3/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/harmonic_chord_player/np1/ch1/ff2/clk_out1
    SLICE_X97Y89         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.097    -0.388    music_player/harmonic_chord_player/np1/ch1/ff2_n_26
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.343 r  music_player/harmonic_chord_player/np1/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    music_player/harmonic_chord_player/np1/out_delay/D[3]
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.875    -0.865    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.072    -0.539    
    SLICE_X94Y88         FDRE (Hold_fdre_C_D)         0.121    -0.418    music_player/harmonic_chord_player/np1/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.584    -0.647    music_player/harmonic_chord_player/clk_out1
    SLICE_X89Y98         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/Q
                         net (fo=2, routed)           0.352    -0.155    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg_n_0_[18]
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.110 r  music_player/harmonic_chord_player/dout_reg_i_12/O
                         net (fo=1, routed)           0.209     0.100    music_player/harmonic_chord_player/dout_reg_i_12_n_0
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.005    -0.734    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.231    
                         clock uncertainty            0.072    -0.159    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.024    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.315    music_player/harmonic_chord_player/np2/ch1/ff3_n_8
    SLICE_X82Y104        LUT5 (Prop_lut5_I0_O)        0.045    -0.270 r  music_player/harmonic_chord_player/np2/ch1/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.270    music_player/harmonic_chord_player/np2/out_delay/D[12]
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.938    -0.802    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.072    -0.478    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.121    -0.357    music_player/harmonic_chord_player/np2/out_delay/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/harmonic_chord_player/clk_out1
    SLICE_X93Y95         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/Q
                         net (fo=1, routed)           0.113    -0.384    music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0_n_0
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    music_player/harmonic_chord_player/clk_out1
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.072    -0.538    
    SLICE_X92Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.474    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/harmonic_chord_player/np1/ch1/ff3/clk_out1
    SLICE_X96Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/Q
                         net (fo=1, routed)           0.111    -0.349    music_player/harmonic_chord_player/np1/ch1/ff3_n_7
    SLICE_X98Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  music_player/harmonic_chord_player/np1/ch1/q[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.304    music_player/harmonic_chord_player/np1/out_delay/D[13]
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.878    -0.862    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.072    -0.516    
    SLICE_X98Y93         FDRE (Hold_fdre_C_D)         0.121    -0.395    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.274ns (60.485%)  route 0.179ns (39.515%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.689    -0.542    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X90Y102        FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/Q
                         net (fo=2, routed)           0.179    -0.199    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]_1[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  music_player/harmonic_chord_player/np1/out_delay/q[15]_i_10/O
                         net (fo=1, routed)           0.000    -0.154    music_player/harmonic_chord_player/np1_n_64
    SLICE_X91Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.089 r  music_player/harmonic_chord_player/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    -0.089    music_player/codec_conditioner/next_sample_latch/final_sample[13]
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.877    -0.863    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.504    -0.359    
                         clock uncertainty            0.072    -0.287    
    SLICE_X91Y98         FDRE (Hold_fdre_C_D)         0.105    -0.182    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.136%)  route 0.265ns (55.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff2/clk_out1
    SLICE_X82Y101        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/Q
                         net (fo=1, routed)           0.265    -0.136    music_player/harmonic_chord_player/np2/ch1/ff2_n_27
    SLICE_X86Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.091 r  music_player/harmonic_chord_player/np2/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    music_player/harmonic_chord_player/np2/out_delay/D[2]
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
                         clock uncertainty            0.072    -0.310    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.120    -0.190    music_player/harmonic_chord_player/np2/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.813%)  route 0.259ns (58.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff1/clk_out1
    SLICE_X87Y100        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/Q
                         net (fo=1, routed)           0.259    -0.165    music_player/harmonic_chord_player/np2/ch1/ff1_n_8
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.120 r  music_player/harmonic_chord_player/np2/ch1/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    music_player/harmonic_chord_player/np2/out_delay/D[5]
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.853    -0.887    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/C
                         clock pessimism              0.504    -0.383    
                         clock uncertainty            0.072    -0.311    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.092    -0.219    music_player/harmonic_chord_player/np2/out_delay/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          242  Failing Endpoints,  Worst Slack       -2.713ns,  Total Violation     -579.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.713    

Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.713    

Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.609    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0_1 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.150%)  route 0.694ns (76.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.694     0.236    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X93Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.281 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__13/O
                         net (fo=1, routed)           0.000     0.281    wd_top/wc/count_flip_flop/q_reg[0]_0[0]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.091     0.188    wd_top/wc/count_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.654%)  route 0.714ns (77.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.714     0.256    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  wd_top/wc/count_flip_flop/q[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.301    wd_top/wc/count_flip_flop/next_counter[3]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.189    wd_top/wc/count_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.506%)  route 0.720ns (77.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.720     0.262    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.307 r  wd_top/wc/count_flip_flop/q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.307    wd_top/wc/count_flip_flop/next_counter[1]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.189    wd_top/wc/count_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.766%)  route 0.751ns (78.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.751     0.294    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.339 r  music_player/codec_conditioner/next_sample_latch/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.339    sample_reg/D[6]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.120     0.217    sample_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[6]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.218    wd_top/wc/count_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[7]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.218    wd_top/wc/count_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.527%)  route 0.762ns (78.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.762     0.304    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.349 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.349    sample_reg/D[3]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.218    sample_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.215ns (22.412%)  route 0.744ns (77.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.744     0.287    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT5 (Prop_lut5_I2_O)        0.051     0.338 r  wd_top/wc/count_flip_flop/q[2]_i_1__8/O
                         net (fo=1, routed)           0.000     0.338    wd_top/wc/count_flip_flop/next_counter[2]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.107     0.204    wd_top/wc/count_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.254ns (26.119%)  route 0.718ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.370     0.306    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  wd_top/wc/count_flip_flop/q[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.351    wd_top/wc/count_flip_flop/next_counter[5]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.120     0.217    wd_top/wc/count_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.329%)  route 0.771ns (78.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.771     0.313    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.358    sample_reg/D[2]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.218    sample_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.343ns (30.228%)  route 3.100ns (69.772%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.912     3.701    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.210     8.652    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.483    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.210     8.652    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.483    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.081%)  route 0.617ns (76.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I3_O)        0.044     0.260 r  wd_top/wc/state_flip_flop/q[1]_i_1__8/O
                         net (fo=1, routed)           0.000     0.260    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.210    -0.084    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.131     0.047    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/read_index_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I2_O)        0.045     0.261 r  wd_top/wc/state_flip_flop/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.261    wd_top/wc/read_index_flip_flop/q_reg[0]_0
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.210    -0.084    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.120     0.036    wd_top/wc/read_index_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.548%)  route 0.720ns (81.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.688    -0.543    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  vga_control/hcounter_reg[3]/Q
                         net (fo=34, routed)          0.720     0.341    wd_top/wd/change_flip_flop/D[2]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.089     0.089    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.759%)  route 0.754ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[1]/Q
                         net (fo=30, routed)          0.754     0.351    wd_top/wd/change_flip_flop/D[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.964    -0.776    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.059     0.060    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.254ns (31.976%)  route 0.540ns (68.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_control/hcounter_reg[8]/Q
                         net (fo=19, routed)          0.164    -0.214    vga_control/x[8]
    SLICE_X102Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  vga_control/U3_i_25/O
                         net (fo=1, routed)           0.122    -0.047    vga_control/U3_i_25_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.002 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.254     0.252    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X103Y107       FDRE (Hold_fdre_C_CE)       -0.039    -0.039    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.509%)  route 0.768ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[7]/Q
                         net (fo=29, routed)          0.768     0.365    wd_top/wd/change_flip_flop/D[6]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.060     0.060    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.145%)  route 0.790ns (84.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.790     0.387    wd_top/wd/change_flip_flop/D[5]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.063     0.063    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.148ns (13.823%)  route 0.923ns (86.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_control/hcounter_reg[9]/Q
                         net (fo=23, routed)          0.923     0.529    wd_top/sample_ram/D[7]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.210     0.046    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.175    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.489%)  route 0.988ns (87.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.988     0.585    wd_top/sample_ram/D[5]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.210     0.046    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.229    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.319%)  route 1.004ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          1.004     0.603    wd_top/sample_ram/D[4]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.210     0.046    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.229    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.343ns,  Total Violation      -36.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.015    21.525    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y95         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.649    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y95         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.003    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.032    19.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         19.305    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.552ns  (logic 0.704ns (27.585%)  route 1.848ns (72.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.985    21.495    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.619 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.619    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.032    19.307    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                         -21.619    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.546ns  (logic 0.776ns (30.475%)  route 1.770ns (69.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 19.066 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782    19.066    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.478    19.544 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           1.770    21.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.298    21.612 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.612    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.032    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.580ns  (logic 0.704ns (27.283%)  route 1.876ns (72.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 19.277 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.013    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X92Y97         LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.610    19.277    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.730    
                         clock uncertainty           -0.455    19.274    
    SLICE_X92Y97         FDRE (Setup_fdre_C_D)        0.081    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.523ns  (logic 0.704ns (27.901%)  route 1.819ns (72.099%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.956    21.466    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.590 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.590    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.516ns  (logic 0.580ns (23.054%)  route 1.936ns (76.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 r  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          1.936    21.458    music_player/codec_conditioner/current_sample_latch/sr_out_reg[48]_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I3_O)        0.124    21.582 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.582    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.496ns  (logic 0.704ns (28.205%)  route 1.792ns (71.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.929    21.439    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.563 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.563    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.563    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.495ns  (logic 0.704ns (28.213%)  route 1.791ns (71.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.928    21.438    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.562 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.562    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.562    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.253ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.490ns  (logic 0.704ns (28.271%)  route 1.786ns (71.729%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.923    21.433    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.557 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.557    
  -------------------------------------------------------------------
                         slack                                 -2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.511%)  route 0.644ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X94Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/Q
                         net (fo=2, routed)           0.644     0.183    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[14]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.246ns (28.004%)  route 0.632ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.632     0.154    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.098     0.252 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.252    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.092     0.195    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.808%)  route 0.669ns (76.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.251 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.251    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.091     0.194    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.247ns (28.061%)  route 0.633ns (71.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X96Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.633     0.157    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X95Y95         LUT6 (Prop_lut6_I2_O)        0.099     0.256 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.664%)  route 0.674ns (76.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/Q
                         net (fo=1, routed)           0.674     0.212    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[4]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.257 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.257    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.637%)  route 0.675ns (76.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.675     0.213    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.258 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.258    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.010%)  route 0.699ns (78.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/Q
                         net (fo=2, routed)           0.699     0.215    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X95Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.260    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.246ns (27.783%)  route 0.639ns (72.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.639     0.161    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.098     0.259 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.259    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.910%)  route 0.704ns (79.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/Q
                         net (fo=2, routed)           0.704     0.219    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X95Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.264 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.264    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.698%)  route 0.645ns (72.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.645     0.166    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[13]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.099     0.265 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.265    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0_1

Setup :           16  Failing Endpoints,  Worst Slack       -2.343ns,  Total Violation      -36.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.015    21.525    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y95         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.649    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y95         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.003    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.032    19.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         19.305    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.552ns  (logic 0.704ns (27.585%)  route 1.848ns (72.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.985    21.495    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.619 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.619    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.032    19.307    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                         -21.619    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.546ns  (logic 0.776ns (30.475%)  route 1.770ns (69.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 19.066 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782    19.066    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.478    19.544 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           1.770    21.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.298    21.612 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.612    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.032    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.580ns  (logic 0.704ns (27.283%)  route 1.876ns (72.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 19.277 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.013    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X92Y97         LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.610    19.277    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.730    
                         clock uncertainty           -0.455    19.274    
    SLICE_X92Y97         FDRE (Setup_fdre_C_D)        0.081    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.523ns  (logic 0.704ns (27.901%)  route 1.819ns (72.099%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.956    21.466    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.590 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.590    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.516ns  (logic 0.580ns (23.054%)  route 1.936ns (76.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 r  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          1.936    21.458    music_player/codec_conditioner/current_sample_latch/sr_out_reg[48]_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I3_O)        0.124    21.582 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.582    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.496ns  (logic 0.704ns (28.205%)  route 1.792ns (71.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.929    21.439    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.563 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.563    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.563    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.495ns  (logic 0.704ns (28.213%)  route 1.791ns (71.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.928    21.438    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.562 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.562    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.562    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0_1 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.490ns  (logic 0.704ns (28.271%)  route 1.786ns (71.729%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.923    21.433    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.557 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.557    
  -------------------------------------------------------------------
                         slack                                 -2.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.511%)  route 0.644ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X94Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/Q
                         net (fo=2, routed)           0.644     0.183    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[14]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.246ns (28.004%)  route 0.632ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.632     0.154    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.098     0.252 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.252    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.092     0.195    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.808%)  route 0.669ns (76.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.251 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.251    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.091     0.194    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.247ns (28.061%)  route 0.633ns (71.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X96Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.633     0.157    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X95Y95         LUT6 (Prop_lut6_I2_O)        0.099     0.256 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.664%)  route 0.674ns (76.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/Q
                         net (fo=1, routed)           0.674     0.212    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[4]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.257 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.257    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.637%)  route 0.675ns (76.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.675     0.213    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.258 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.258    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.010%)  route 0.699ns (78.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/Q
                         net (fo=2, routed)           0.699     0.215    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X95Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.260    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.246ns (27.783%)  route 0.639ns (72.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.639     0.161    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.098     0.259 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.259    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.910%)  route 0.704ns (79.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/Q
                         net (fo=2, routed)           0.704     0.219    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X95Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.264 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.264    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.698%)  route 0.645ns (72.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.645     0.166    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[13]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.099     0.265 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.265    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.533    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.971    

Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.533    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.971    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.569    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.569    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.206ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 3.022ns (40.618%)  route 4.418ns (59.382%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.314     5.404    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     5.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1/O
                         net (fo=2, routed)           0.984     6.511    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.140    19.745    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)       -0.028    19.717    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                 13.206    

Slack (MET) :             13.209ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.050ns (42.747%)  route 4.085ns (57.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.317 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.147     5.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.152     5.389 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.818     6.206    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.649    19.317    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.884    
                         clock uncertainty           -0.140    19.744    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.329    19.415    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.415    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 13.209    

Slack (MET) :             13.216ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.140    19.741    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.536    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.216    

Slack (MET) :             13.216ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.140    19.741    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.536    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.216    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.140    19.740    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.535    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         19.535    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0_1 rise@20.833ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.140    19.740    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.535    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         19.535    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.335    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[4]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.140    -0.462    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121    -0.341    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.353    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.045    -0.308 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.308    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.885    -0.853    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.241    -0.612    
                         clock uncertainty            0.140    -0.471    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.091    -0.380    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.342    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[1]
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.140    -0.461    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.370    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.452%)  route 0.299ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.299    -0.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.140    -0.426    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.243    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.288    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.616    
                         clock uncertainty            0.140    -0.475    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.131    -0.344    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/Q
                         net (fo=1, routed)           0.156    -0.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.611    
                         clock uncertainty            0.140    -0.470    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.091    -0.379    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.614    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.163    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.140    -0.473    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120    -0.353    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.179    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X3Y21          LUT4 (Prop_lut4_I0_O)        0.042    -0.254 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.240    -0.617    
                         clock uncertainty            0.140    -0.476    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107    -0.369    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.851%)  route 0.348ns (71.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.348    -0.122    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[9]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.140    -0.426    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.243    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.539%)  route 0.161ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/Q
                         net (fo=4, routed)           0.161    -0.328    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.140    -0.442    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092    -0.350    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    38.655    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    38.674    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.705ns  (logic 3.624ns (41.629%)  route 5.081ns (58.371%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    38.010    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    38.670    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -38.010    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.648ns  (logic 3.624ns (41.907%)  route 5.024ns (58.093%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    37.952    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.208    38.721    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.702    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -37.952    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.493ns  (logic 3.624ns (42.672%)  route 4.869ns (57.328%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    36.910    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    37.034 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    37.797    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.208    38.721    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.677    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -37.797    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.437ns  (logic 3.624ns (42.953%)  route 4.813ns (57.047%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    37.741    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    38.654    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.654    
                         arrival time                         -37.741    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.433ns  (logic 3.624ns (42.976%)  route 4.809ns (57.024%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.639    36.102    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I1_O)        0.124    36.226 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.462    36.688    vga_control/U3_i_14_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I5_O)        0.124    36.812 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    37.737    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.665    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    38.631    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.446ns  (logic 3.624ns (42.908%)  route 4.822ns (57.092%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.571    37.750    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.208    38.721    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.691    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         38.691    
                         arrival time                         -37.750    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    38.650    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.254ns (19.920%)  route 1.021ns (80.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.406     0.731    U3/inst/srldly_0/data_i[15]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.196    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.254ns (21.494%)  route 0.928ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.312     0.638    U3/inst/srldly_0/data_i[12]
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.075     0.088    U3/inst/srldly_0/srl[25].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.772%)  route 0.969ns (79.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.353     0.679    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.121    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.254ns (20.373%)  route 0.993ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.377     0.703    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.112    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.254ns (20.263%)  route 1.000ns (79.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.300     0.710    U3/inst/srldly_0/data_i[18]
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X106Y122       FDRE (Hold_fdre_C_D)         0.070     0.083    U3/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.336ns (25.369%)  route 0.988ns (74.631%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.289     0.780    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.115    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.254ns (19.604%)  route 1.042ns (80.396%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.342     0.752    U3/inst/srldly_0/data_i[14]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.075     0.085    U3/inst/srldly_0/srl[27].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.254ns (19.351%)  route 1.059ns (80.649%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.359     0.769    U3/inst/srldly_0/data_i[13]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X106Y124       FDRE (Hold_fdre_C_D)         0.070     0.080    U3/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.254ns (19.332%)  route 1.060ns (80.668%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.360     0.770    U3/inst/srldly_0/data_i[17]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.070     0.080    U3/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.336ns (24.258%)  route 1.049ns (75.742%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.350     0.841    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.127    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    38.655    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.655    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    38.674    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.674    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.705ns  (logic 3.624ns (41.629%)  route 5.081ns (58.371%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    38.010    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.208    38.717    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    38.670    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.670    
                         arrival time                         -38.010    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.648ns  (logic 3.624ns (41.907%)  route 5.024ns (58.093%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    37.952    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.208    38.721    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.702    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -37.952    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.493ns  (logic 3.624ns (42.672%)  route 4.869ns (57.328%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    36.910    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    37.034 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    37.797    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.208    38.721    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.677    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                         -37.797    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.437ns  (logic 3.624ns (42.953%)  route 4.813ns (57.047%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    37.741    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    38.654    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.654    
                         arrival time                         -37.741    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.433ns  (logic 3.624ns (42.976%)  route 4.809ns (57.024%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.639    36.102    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I1_O)        0.124    36.226 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.462    36.688    vga_control/U3_i_14_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I5_O)        0.124    36.812 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    37.737    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.665    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.665    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    38.631    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.446ns  (logic 3.624ns (42.908%)  route 4.822ns (57.092%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.571    37.750    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.208    38.721    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.691    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         38.691    
                         arrival time                         -37.750    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.208    38.712    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    38.650    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.254ns (19.920%)  route 1.021ns (80.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.406     0.731    U3/inst/srldly_0/data_i[15]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.196    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.254ns (21.494%)  route 0.928ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.312     0.638    U3/inst/srldly_0/data_i[12]
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.075     0.088    U3/inst/srldly_0/srl[25].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.772%)  route 0.969ns (79.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.353     0.679    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.121    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.254ns (20.373%)  route 0.993ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.377     0.703    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.112    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.254ns (20.263%)  route 1.000ns (79.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.300     0.710    U3/inst/srldly_0/data_i[18]
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X106Y122       FDRE (Hold_fdre_C_D)         0.070     0.083    U3/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.336ns (25.369%)  route 0.988ns (74.631%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.289     0.780    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.115    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.254ns (19.604%)  route 1.042ns (80.396%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.342     0.752    U3/inst/srldly_0/data_i[14]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.075     0.085    U3/inst/srldly_0/srl[27].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.254ns (19.351%)  route 1.059ns (80.649%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.359     0.769    U3/inst/srldly_0/data_i[13]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X106Y124       FDRE (Hold_fdre_C_D)         0.070     0.080    U3/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.254ns (19.332%)  route 1.060ns (80.668%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.360     0.770    U3/inst/srldly_0/data_i[17]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.070     0.080    U3/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.336ns (24.258%)  route 1.049ns (75.742%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.350     0.841    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.208     0.010    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.127    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.836ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    39.109    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.109    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.836    

Slack (MET) :             27.855ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    39.128    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.855    

Slack (MET) :             27.975ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 2.158ns (18.153%)  route 9.730ns (81.847%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    11.149    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    39.124    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 27.975    

Slack (MET) :             28.065ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.830ns  (logic 2.158ns (18.242%)  route 9.672ns (81.758%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    11.091    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.156    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                 28.065    

Slack (MET) :             28.087ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 2.212ns (18.803%)  route 9.552ns (81.197%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    11.021    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    39.108    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                 28.087    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    39.085    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    39.104    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.144ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 1.954ns (16.675%)  route 9.764ns (83.325%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    10.975    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.119    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 28.144    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 1.954ns (16.706%)  route 9.742ns (83.294%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.902    10.953    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.130    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                 28.177    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 2.158ns (18.484%)  route 9.517ns (81.516%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    10.049    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    10.173 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    10.936    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.131    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 28.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.709    -0.522    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y120       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Hold_fdce_C_D)         0.120    -0.298    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.758%)  route 0.106ns (45.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.106    -0.291    U3/inst/srldly_0/srlopt_n_3
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.374    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          0.123    -0.278    vga_control/hcount[4]
    SLICE_X102Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_control/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    vga_control/plusOp[10]
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.963    -0.777    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.121    -0.318    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.068%)  route 0.138ns (51.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.138    -0.261    U3/inst/srldly_0/srlopt_n_5
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.349    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_8
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.295    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_9
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.295    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.690    -0.541    vga_control/CLK
    SLICE_X102Y106       FDRE                                         r  vga_control/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_control/vcounter_reg[0]/Q
                         net (fo=17, routed)          0.105    -0.272    vga_control/out[0]
    SLICE_X103Y106       LUT3 (Prop_lut3_I1_O)        0.048    -0.224 r  vga_control/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_control/vcounter[2]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.964    -0.776    vga_control/CLK
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.090    -0.438    
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.105    -0.333    vga_control/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.703%)  route 0.165ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.705    -0.526    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.165    -0.233    U3/inst/srldly_0/srlopt_n_4
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.360    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.852%)  route 0.159ns (46.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.159    -0.244    vga_control/hcount[5]
    SLICE_X105Y112       LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  vga_control/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_control/plusOp[7]
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.961    -0.779    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.271    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X105Y112       FDRE (Hold_fdre_C_D)         0.092    -0.326    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.368%)  route 0.160ns (55.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.160    -0.237    U3/inst/srldly_0/srlopt_n_1
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.368    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 5.926ns (64.166%)  route 3.309ns (35.834%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.344 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.344    music_player/harmonic_chord_player/np3/ch1/ff3/D[13]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 5.820ns (63.320%)  route 3.371ns (36.680%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.300 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.300    music_player/harmonic_chord_player/np3/ch1/ff3/D[11]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 5.594ns (60.869%)  route 3.596ns (39.131%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.298 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.298    music_player/harmonic_chord_player/np3/ch1/ff2/D[11]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 5.271ns (57.868%)  route 3.838ns (42.132%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.408 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[1]
                         net (fo=1, routed)           0.000     8.408    music_player/harmonic_chord_player/np2/ch1/ff3/D[11]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[13]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 5.866ns (63.932%)  route 3.309ns (36.068%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     3.591    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0_n_0
    SLICE_X92Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.914 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[12]_i_2__0/O[1]
                         net (fo=4, routed)           0.823     4.737    music_player/harmonic_chord_player/np3/ch1/ff2_n_10
    SLICE_X90Y100        LUT5 (Prop_lut5_I1_O)        0.306     5.043 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000     5.043    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_i_7__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.576 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.576    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_0
    SLICE_X90Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.795 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__2/O[0]
                         net (fo=5, routed)           0.717     6.512    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[15]_5[0]
    SLICE_X89Y106        LUT5 (Prop_lut5_I0_O)        0.289     6.801 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_2__0/O
                         net (fo=2, routed)           0.577     7.378    music_player/harmonic_chord_player/np3/ch1/ff3/DI[1]
    SLICE_X87Y106        LUT6 (Prop_lut6_I0_O)        0.326     7.704 r  music_player/harmonic_chord_player/np3/ch1/ff3/out3__1_carry__2_i_6__0/O
                         net (fo=1, routed)           0.000     7.704    music_player/harmonic_chord_player/np3/ch1/ff3_n_5
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.284 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.284    music_player/harmonic_chord_player/np3/ch1/ff3/D[12]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 5.573ns (60.779%)  route 3.596ns (39.221%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.277 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.277    music_player/harmonic_chord_player/np3/ch1/ff2/D[13]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 5.250ns (57.771%)  route 3.838ns (42.229%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.387 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[3]
                         net (fo=1, routed)           0.000     8.387    music_player/harmonic_chord_player/np2/ch1/ff3/D[13]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 5.499ns (60.460%)  route 3.596ns (39.540%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.694 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[2]
                         net (fo=4, routed)           1.031     6.725    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_5
    SLICE_X89Y106        LUT6 (Prop_lut6_I5_O)        0.301     7.026 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0/O
                         net (fo=2, routed)           0.553     7.579    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_i_1__0_n_0
    SLICE_X88Y106        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.964 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.964    music_player/harmonic_chord_player/np3/ch1/out2__1_carry__1_n_0
    SLICE_X88Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.203 r  music_player/harmonic_chord_player/np3/ch1/out2__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.203    music_player/harmonic_chord_player/np3/ch1/ff2/D[12]
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.719     8.550    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y107        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]/C
                         clock pessimism              0.466     9.017    
                         clock uncertainty           -0.072     8.945    
    SLICE_X88Y107        FDRE (Setup_fdre_C_D)        0.062     9.007    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 5.176ns (57.424%)  route 3.838ns (42.576%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.015    -0.701    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.753 f  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           1.074     2.827    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg_n_15
    SLICE_X82Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.951 r  music_player/harmonic_chord_player/out2__1_carry_i_18/O
                         net (fo=1, routed)           0.346     3.297    music_player/harmonic_chord_player/out2__1_carry_i_18_n_0
    SLICE_X80Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.877 r  music_player/harmonic_chord_player/out2__1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.877    music_player/harmonic_chord_player/out2__1_carry_i_9_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.211 r  music_player/harmonic_chord_player/out2__1_carry_i_8/O[1]
                         net (fo=4, routed)           1.133     5.344    music_player/harmonic_chord_player/np2/ch1/q_reg[11][1]
    SLICE_X81Y100        LUT3 (Prop_lut3_I0_O)        0.331     5.675 r  music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10/O
                         net (fo=3, routed)           0.633     6.308    music_player/harmonic_chord_player/np2/ch1/out2__1_carry_i_10_n_0
    SLICE_X83Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.634 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3/O
                         net (fo=2, routed)           0.652     7.286    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_3_n_0
    SLICE_X83Y101        LUT6 (Prop_lut6_I0_O)        0.124     7.410 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.410    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_i_7_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.960 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.960    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__0_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.074 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.074    music_player/harmonic_chord_player/np2/ch1/out3__1_carry__1_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.313 r  music_player/harmonic_chord_player/np2/ch1/out3__1_carry__2/O[2]
                         net (fo=1, routed)           0.000     8.313    music_player/harmonic_chord_player/np2/ch1/ff3/D[12]
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.072     9.064    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.062     9.126    music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]
  -------------------------------------------------------------------
                         required time                          9.126    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 5.709ns (62.872%)  route 3.371ns (37.128%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.824    -0.892    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y39         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y39         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.562 f  music_player/harmonic_chord_player/harmonic_sine_read1/sineRom/dout_reg/DOADO[0]
                         net (fo=1, routed)           0.648     2.210    music_player/harmonic_chord_player/np3/ch1/ff2/DOADO[0]
    SLICE_X93Y98         LUT1 (Prop_lut1_I0_O)        0.124     2.334 r  music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4/O
                         net (fo=1, routed)           0.544     2.878    music_player/harmonic_chord_player/np3/ch1/ff2/q[4]_i_3__4_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.473 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.473    music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[4]_i_2__0_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.796 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[8]_i_2__0/O[1]
                         net (fo=4, routed)           0.819     4.615    music_player/harmonic_chord_player/np3/ch1/ff2_n_6
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.306     4.921 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     4.921    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_i_7__0_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.454 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__0/CO[3]
                         net (fo=1, routed)           0.001     5.455    music_player/harmonic_chord_player/np3/ch1/out20_carry__0_n_0
    SLICE_X90Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.778 r  music_player/harmonic_chord_player/np3/ch1/out20_carry__1/O[1]
                         net (fo=4, routed)           0.775     6.553    music_player/harmonic_chord_player/np3/ch1/out20_carry__1_n_6
    SLICE_X85Y105        LUT5 (Prop_lut5_I4_O)        0.306     6.859 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0/O
                         net (fo=2, routed)           0.584     7.444    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_2__0_n_0
    SLICE_X87Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.568 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000     7.568    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_i_6__0_n_0
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.966 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.966    music_player/harmonic_chord_player/np3/ch1/out3__1_carry__1_n_0
    SLICE_X87Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.189 r  music_player/harmonic_chord_player/np3/ch1/out3__1_carry__2/O[0]
                         net (fo=1, routed)           0.000     8.189    music_player/harmonic_chord_player/np3/ch1/ff3/D[10]
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.720     8.551    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y106        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]/C
                         clock pessimism              0.466     9.018    
                         clock uncertainty           -0.072     8.946    
    SLICE_X87Y106        FDRE (Setup_fdre_C_D)        0.062     9.008    music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[12]
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  0.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.231%)  route 0.216ns (53.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff2/clk_out1
    SLICE_X88Y105        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.216    -0.209    music_player/harmonic_chord_player/np3/ch1/ff2_n_41
    SLICE_X87Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.164 r  music_player/harmonic_chord_player/np3/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    music_player/harmonic_chord_player/np3/out_delay/D[3]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[5]/C
                         clock pessimism              0.504    -0.382    
                         clock uncertainty            0.072    -0.310    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.092    -0.218    music_player/harmonic_chord_player/np3/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np3/ch1/ff3/clk_out1
    SLICE_X87Y104        FDRE                                         r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np3/ch1/ff3/q_reg[4]/Q
                         net (fo=1, routed)           0.225    -0.200    music_player/harmonic_chord_player/np3/ch1/ff3_n_18
    SLICE_X87Y99         LUT5 (Prop_lut5_I0_O)        0.045    -0.155 r  music_player/harmonic_chord_player/np3/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    music_player/harmonic_chord_player/np3/out_delay/D[2]
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X87Y99         FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
                         clock uncertainty            0.072    -0.310    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.091    -0.219    music_player/harmonic_chord_player/np3/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/harmonic_chord_player/np1/ch1/ff2/clk_out1
    SLICE_X97Y89         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  music_player/harmonic_chord_player/np1/ch1/ff2/q_reg[5]/Q
                         net (fo=1, routed)           0.097    -0.388    music_player/harmonic_chord_player/np1/ch1/ff2_n_26
    SLICE_X94Y88         LUT5 (Prop_lut5_I2_O)        0.045    -0.343 r  music_player/harmonic_chord_player/np1/ch1/q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    music_player/harmonic_chord_player/np1/out_delay/D[3]
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.875    -0.865    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X94Y88         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[5]/C
                         clock pessimism              0.254    -0.610    
                         clock uncertainty            0.072    -0.539    
    SLICE_X94Y88         FDRE (Hold_fdre_C_D)         0.121    -0.418    music_player/harmonic_chord_player/np1/out_delay/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.889%)  route 0.561ns (75.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.584    -0.647    music_player/harmonic_chord_player/clk_out1
    SLICE_X89Y98         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[18]/Q
                         net (fo=2, routed)           0.352    -0.155    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg_n_0_[18]
    SLICE_X91Y100        LUT2 (Prop_lut2_I1_O)        0.045    -0.110 r  music_player/harmonic_chord_player/dout_reg_i_12/O
                         net (fo=1, routed)           0.209     0.100    music_player/harmonic_chord_player/dout_reg_i_12_n_0
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.005    -0.734    music_player/harmonic_chord_player/clk_out1
    RAMB18_X4Y40         RAMB18E1                                     r  music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.231    
                         clock uncertainty            0.072    -0.159    
    RAMB18_X4Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.024    music_player/harmonic_chord_player/harmonic_sine_read2/sineRom/dout_reg
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.665    -0.566    music_player/harmonic_chord_player/np2/ch1/ff3/clk_out1
    SLICE_X83Y103        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  music_player/harmonic_chord_player/np2/ch1/ff3/q_reg[14]/Q
                         net (fo=1, routed)           0.110    -0.315    music_player/harmonic_chord_player/np2/ch1/ff3_n_8
    SLICE_X82Y104        LUT5 (Prop_lut5_I0_O)        0.045    -0.270 r  music_player/harmonic_chord_player/np2/ch1/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.270    music_player/harmonic_chord_player/np2/out_delay/D[12]
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.938    -0.802    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X82Y104        FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[14]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.072    -0.478    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.121    -0.357    music_player/harmonic_chord_player/np2/out_delay/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/harmonic_chord_player/clk_out1
    SLICE_X93Y95         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0/Q
                         net (fo=1, routed)           0.113    -0.384    music_player/harmonic_chord_player/harmonic_sine_read1/ready_1/q_reg[0]__0__0_n_0
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    music_player/harmonic_chord_player/clk_out1
    SLICE_X92Y96         SRL16E                                       r  music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2/CLK
                         clock pessimism              0.254    -0.609    
                         clock uncertainty            0.072    -0.538    
    SLICE_X92Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.474    music_player/harmonic_chord_player/harmonic_sine_read1/ready_3/q_reg[0]__0_srl2
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.286%)  route 0.111ns (34.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/harmonic_chord_player/np1/ch1/ff3/clk_out1
    SLICE_X96Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/harmonic_chord_player/np1/ch1/ff3/q_reg[15]/Q
                         net (fo=1, routed)           0.111    -0.349    music_player/harmonic_chord_player/np1/ch1/ff3_n_7
    SLICE_X98Y93         LUT5 (Prop_lut5_I0_O)        0.045    -0.304 r  music_player/harmonic_chord_player/np1/ch1/q[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.304    music_player/harmonic_chord_player/np1/out_delay/D[13]
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.878    -0.862    music_player/harmonic_chord_player/np1/out_delay/clk_out1
    SLICE_X98Y93         FDRE                                         r  music_player/harmonic_chord_player/np1/out_delay/q_reg[15]/C
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.072    -0.516    
    SLICE_X98Y93         FDRE (Hold_fdre_C_D)         0.121    -0.395    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.274ns (60.485%)  route 0.179ns (39.515%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.689    -0.542    music_player/harmonic_chord_player/np3/out_delay/clk_out1
    SLICE_X90Y102        FDRE                                         r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  music_player/harmonic_chord_player/np3/out_delay/q_reg[14]/Q
                         net (fo=2, routed)           0.179    -0.199    music_player/harmonic_chord_player/np1/out_delay/q_reg[15]_1[0]
    SLICE_X91Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.154 r  music_player/harmonic_chord_player/np1/out_delay/q[15]_i_10/O
                         net (fo=1, routed)           0.000    -0.154    music_player/harmonic_chord_player/np1_n_64
    SLICE_X91Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.089 r  music_player/harmonic_chord_player/q_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.000    -0.089    music_player/codec_conditioner/next_sample_latch/final_sample[13]
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.877    -0.863    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y98         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[13]/C
                         clock pessimism              0.504    -0.359    
                         clock uncertainty            0.072    -0.287    
    SLICE_X91Y98         FDRE (Hold_fdre_C_D)         0.105    -0.182    music_player/codec_conditioner/next_sample_latch/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.136%)  route 0.265ns (55.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff2/clk_out1
    SLICE_X82Y101        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  music_player/harmonic_chord_player/np2/ch1/ff2/q_reg[4]/Q
                         net (fo=1, routed)           0.265    -0.136    music_player/harmonic_chord_player/np2/ch1/ff2_n_27
    SLICE_X86Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.091 r  music_player/harmonic_chord_player/np2/ch1/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    music_player/harmonic_chord_player/np2/out_delay/D[2]
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.854    -0.886    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X86Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[4]/C
                         clock pessimism              0.504    -0.382    
                         clock uncertainty            0.072    -0.310    
    SLICE_X86Y99         FDRE (Hold_fdre_C_D)         0.120    -0.190    music_player/harmonic_chord_player/np2/out_delay/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.813%)  route 0.259ns (58.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.666    -0.565    music_player/harmonic_chord_player/np2/ch1/ff1/clk_out1
    SLICE_X87Y100        FDRE                                         r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  music_player/harmonic_chord_player/np2/ch1/ff1/q_reg[7]/Q
                         net (fo=1, routed)           0.259    -0.165    music_player/harmonic_chord_player/np2/ch1/ff1_n_8
    SLICE_X85Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.120 r  music_player/harmonic_chord_player/np2/ch1/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.120    music_player/harmonic_chord_player/np2/out_delay/D[5]
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.853    -0.887    music_player/harmonic_chord_player/np2/out_delay/clk_out1
    SLICE_X85Y99         FDRE                                         r  music_player/harmonic_chord_player/np2/out_delay/q_reg[7]/C
                         clock pessimism              0.504    -0.383    
                         clock uncertainty            0.072    -0.311    
    SLICE_X85Y99         FDRE (Hold_fdre_C_D)         0.092    -0.219    music_player/harmonic_chord_player/np2/out_delay/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          242  Failing Endpoints,  Worst Slack       -2.711ns,  Total Violation     -579.448ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.711    

Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.711    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.618ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.450   228.379    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.174    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.174    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.618    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.610    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.607    

Slack (VIOLATED) :        -2.607ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0_1 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                    229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.450   228.378    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.173    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0
  -------------------------------------------------------------------
                         required time                        228.173    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.150%)  route 0.694ns (76.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.694     0.236    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X93Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.281 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__13/O
                         net (fo=1, routed)           0.000     0.281    wd_top/wc/count_flip_flop/q_reg[0]_0[0]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.091     0.186    wd_top/wc/count_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.654%)  route 0.714ns (77.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.714     0.256    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  wd_top/wc/count_flip_flop/q[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.301    wd_top/wc/count_flip_flop/next_counter[3]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.187    wd_top/wc/count_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.506%)  route 0.720ns (77.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.720     0.262    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.307 r  wd_top/wc/count_flip_flop/q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.307    wd_top/wc/count_flip_flop/next_counter[1]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.187    wd_top/wc/count_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.766%)  route 0.751ns (78.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.751     0.294    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.339 r  music_player/codec_conditioner/next_sample_latch/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.339    sample_reg/D[6]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.120     0.215    sample_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[6]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.216    wd_top/wc/count_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[7]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.216    wd_top/wc/count_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.527%)  route 0.762ns (78.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.762     0.304    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.349 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.349    sample_reg/D[3]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.216    sample_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.215ns (22.412%)  route 0.744ns (77.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.744     0.287    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT5 (Prop_lut5_I2_O)        0.051     0.338 r  wd_top/wc/count_flip_flop/q[2]_i_1__8/O
                         net (fo=1, routed)           0.000     0.338    wd_top/wc/count_flip_flop/next_counter[2]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.107     0.202    wd_top/wc/count_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.254ns (26.119%)  route 0.718ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.370     0.306    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  wd_top/wc/count_flip_flop/q[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.351    wd_top/wc/count_flip_flop/next_counter[5]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.120     0.215    wd_top/wc/count_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.329%)  route 0.771ns (78.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.450ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.771     0.313    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.358    sample_reg/D[2]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.450     0.095    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.216    sample_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.343ns (30.228%)  route 3.100ns (69.772%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.912     3.701    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X107Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.208     8.729    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.335    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.208     8.654    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.485    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.208     8.654    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.485    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.081%)  route 0.617ns (76.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I3_O)        0.044     0.260 r  wd_top/wc/state_flip_flop/q[1]_i_1__8/O
                         net (fo=1, routed)           0.000     0.260    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.208    -0.086    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.131     0.045    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/read_index_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I2_O)        0.045     0.261 r  wd_top/wc/state_flip_flop/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.261    wd_top/wc/read_index_flip_flop/q_reg[0]_0
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.208    -0.086    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.120     0.034    wd_top/wc/read_index_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.548%)  route 0.720ns (81.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.688    -0.543    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  vga_control/hcounter_reg[3]/Q
                         net (fo=34, routed)          0.720     0.341    wd_top/wd/change_flip_flop/D[2]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.089     0.087    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.759%)  route 0.754ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[1]/Q
                         net (fo=30, routed)          0.754     0.351    wd_top/wd/change_flip_flop/D[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.964    -0.776    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.208    -0.001    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.059     0.058    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.254ns (31.976%)  route 0.540ns (68.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_control/hcounter_reg[8]/Q
                         net (fo=19, routed)          0.164    -0.214    vga_control/x[8]
    SLICE_X102Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  vga_control/U3_i_25/O
                         net (fo=1, routed)           0.122    -0.047    vga_control/U3_i_25_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.002 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.254     0.252    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X103Y107       FDRE (Hold_fdre_C_CE)       -0.039    -0.041    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.509%)  route 0.768ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[7]/Q
                         net (fo=29, routed)          0.768     0.365    wd_top/wd/change_flip_flop/D[6]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.060     0.058    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.145%)  route 0.790ns (84.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.790     0.387    wd_top/wd/change_flip_flop/D[5]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.208    -0.002    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.063     0.061    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.148ns (13.823%)  route 0.923ns (86.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_control/hcounter_reg[9]/Q
                         net (fo=23, routed)          0.923     0.529    wd_top/sample_ram/D[7]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.208     0.044    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.173    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.489%)  route 0.988ns (87.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.988     0.585    wd_top/sample_ram/D[5]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.208     0.044    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.227    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.319%)  route 1.004ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          1.004     0.603    wd_top/sample_ram/D[4]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.208     0.044    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.227    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_0

Setup :          242  Failing Endpoints,  Worst Slack       -2.713ns,  Total Violation     -579.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.713    

Slack (VIOLATED) :        -2.713ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.645ns  (logic 0.642ns (24.270%)  route 2.003ns (75.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.948   230.885    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X85Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.885    
  -------------------------------------------------------------------
                         slack                                 -2.713    

Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[20]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.620ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.553ns  (logic 0.642ns (25.151%)  route 1.911ns (74.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 228.377 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.856   230.792    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.546   228.377    music_player/harmonic_chord_player/clk_out1
    SLICE_X87Y96         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0/C
                         clock pessimism              0.452   228.829    
                         clock uncertainty           -0.452   228.377    
    SLICE_X87Y96         FDRE (Setup_fdre_C_CE)      -0.205   228.172    music_player/harmonic_chord_player/harmonic_sine_read1/state_reg/q_reg[21]__0
  -------------------------------------------------------------------
                         required time                        228.172    
                         arrival time                        -230.792    
  -------------------------------------------------------------------
                         slack                                 -2.620    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[0]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[1]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[2]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.612ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.543ns  (logic 0.642ns (25.242%)  route 1.901ns (74.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.846   230.783    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y91         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y91         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[3]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.783    
  -------------------------------------------------------------------
                         slack                                 -2.612    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[4]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.609    

Slack (VIOLATED) :        -2.609ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_clk_wiz_0 rise@230.000ns - clkout0 rise@229.167ns)
  Data Path Delay:        2.540ns  (logic 0.642ns (25.274%)  route 1.898ns (74.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 228.376 - 230.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 228.239 - 229.167 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)  229.167   229.167 r  
    H16                                               0.000   229.167 r  sysclk (IN)
                         net (fo=0)                   0.000   229.167    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   230.617 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   231.902    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   224.143 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   226.349    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   226.450 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806   228.256    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   224.463 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   226.352    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   226.453 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.786   228.239    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518   228.757 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          1.055   229.812    music_player/harmonic_chord_player/duration_counter3/new_frame
    SLICE_X92Y94         LUT4 (Prop_lut4_I1_O)        0.124   229.936 r  music_player/harmonic_chord_player/duration_counter3/q[0]__0_i_1/O
                         net (fo=66, routed)          0.843   230.779    music_player/harmonic_chord_player/ch1/generate_next0_3
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    230.000   230.000 r  
    H16                                               0.000   230.000 r  sysclk (IN)
                         net (fo=0)                   0.000   230.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   231.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   232.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   224.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   226.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   226.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.545   228.376    music_player/harmonic_chord_player/clk_out1
    SLICE_X85Y92         FDRE                                         r  music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0/C
                         clock pessimism              0.452   228.828    
                         clock uncertainty           -0.452   228.376    
    SLICE_X85Y92         FDRE (Setup_fdre_C_CE)      -0.205   228.171    music_player/harmonic_chord_player/harmonic_sine_read2/state_reg/q_reg[5]__0
  -------------------------------------------------------------------
                         required time                        228.171    
                         arrival time                        -230.779    
  -------------------------------------------------------------------
                         slack                                 -2.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.209ns (23.150%)  route 0.694ns (76.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.694     0.236    music_player/codec_conditioner/new_frame_state/new_frame
    SLICE_X93Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.281 r  music_player/codec_conditioner/new_frame_state/q[0]_i_1__13/O
                         net (fo=1, routed)           0.000     0.281    wd_top/wc/count_flip_flop/q_reg[0]_0[0]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[0]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.091     0.188    wd_top/wc/count_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.654%)  route 0.714ns (77.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.714     0.256    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  wd_top/wc/count_flip_flop/q[3]_i_1__7/O
                         net (fo=1, routed)           0.000     0.301    wd_top/wc/count_flip_flop/next_counter[3]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[3]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.189    wd_top/wc/count_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.506%)  route 0.720ns (77.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.720     0.262    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT4 (Prop_lut4_I2_O)        0.045     0.307 r  wd_top/wc/count_flip_flop/q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     0.307    wd_top/wc/count_flip_flop/next_counter[1]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[1]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.092     0.189    wd_top/wc/count_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.209ns (21.766%)  route 0.751ns (78.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.751     0.294    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.339 r  music_player/codec_conditioner/next_sample_latch/led_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.000     0.339    sample_reg/D[6]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[14]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.120     0.217    sample_reg/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT4 (Prop_lut4_I3_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[6]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[6]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.218    wd_top/wc/count_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.254ns (26.173%)  route 0.716ns (73.827%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.368     0.304    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.349 r  wd_top/wc/count_flip_flop/q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.349    wd_top/wc/count_flip_flop/next_counter[7]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[7]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.121     0.218    wd_top/wc/count_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.527%)  route 0.762ns (78.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.762     0.304    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.349 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.349    sample_reg/D[3]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[11]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.218    sample_reg/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.215ns (22.412%)  route 0.744ns (77.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.744     0.287    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y96         LUT5 (Prop_lut5_I2_O)        0.051     0.338 r  wd_top/wc/count_flip_flop/q[2]_i_1__8/O
                         net (fo=1, routed)           0.000     0.338    wd_top/wc/count_flip_flop/next_counter[2]
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X93Y96         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[2]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X93Y96         FDRE (Hold_fdre_C_D)         0.107     0.204    wd_top/wc/count_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            wd_top/wc/count_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.254ns (26.119%)  route 0.718ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.349    -0.109    wd_top/wc/count_flip_flop/new_frame
    SLICE_X93Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.064 r  wd_top/wc/count_flip_flop/q[7]_i_3/O
                         net (fo=3, routed)           0.370     0.306    wd_top/wc/count_flip_flop/q[7]_i_3_n_0
    SLICE_X92Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  wd_top/wc/count_flip_flop/q[5]_i_1__4/O
                         net (fo=1, routed)           0.000     0.351    wd_top/wc/count_flip_flop/next_counter[5]
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    wd_top/wc/count_flip_flop/clk_out1
    SLICE_X92Y93         FDRE                                         r  wd_top/wc/count_flip_flop/q_reg[5]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y93         FDRE (Hold_fdre_C_D)         0.120     0.217    wd_top/wc/count_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            sample_reg/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.209ns (21.329%)  route 0.771ns (78.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.452ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.608    -0.621    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg/Q
                         net (fo=20, routed)          0.771     0.313    music_player/codec_conditioner/next_sample_latch/new_frame
    SLICE_X92Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.358 r  music_player/codec_conditioner/next_sample_latch/leds_rgb_1_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.358    sample_reg/D[2]
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.876    -0.864    sample_reg/clk_out1
    SLICE_X92Y95         FDRE                                         r  sample_reg/q_reg[10]/C
                         clock pessimism              0.509    -0.355    
                         clock uncertainty            0.452     0.097    
    SLICE_X92Y95         FDRE (Hold_fdre_C_D)         0.121     0.218    sample_reg/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[2]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[3]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[3]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.343ns (29.623%)  route 3.191ns (70.377%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           1.003     3.791    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y104       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[4]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y104       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[4]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.343ns (30.228%)  route 3.100ns (69.772%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.912     3.701    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X107Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X107Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[5]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[6]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.343ns (31.573%)  route 2.911ns (68.427%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          2.188     1.924    wd_top/wd/change_flip_flop/D[3]
    SLICE_X103Y107       LUT6 (Prop_lut6_I2_O)        0.295     2.219 r  wd_top/wd/change_flip_flop/read_address_changed_carry_i_2/O
                         net (fo=1, routed)           0.000     2.219    wd_top/wd/change_flip_flop_n_1
    SLICE_X103Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.789 r  wd_top/wd/read_address_changed_carry/CO[2]
                         net (fo=8, routed)           0.723     3.511    wd_top/wd/RAM_value_flip_flop/E[0]
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.857     8.688    wd_top/wd/RAM_value_flip_flop/clk_out1
    SLICE_X106Y105       FDRE                                         r  wd_top/wd/RAM_value_flip_flop/q_reg[7]/C
                         clock pessimism              0.249     8.937    
                         clock uncertainty           -0.210     8.727    
    SLICE_X106Y105       FDRE (Setup_fdre_C_CE)      -0.394     8.333    wd_top/wd/RAM_value_flip_flop/q_reg[7]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.210     8.652    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.483    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.897ns (22.593%)  route 3.073ns (77.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.974    -0.742    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.478    -0.264 r  vga_control/hcounter_reg[4]/Q
                         net (fo=37, routed)          1.268     1.003    vga_control/hcount[3]
    SLICE_X102Y108       LUT4 (Prop_lut4_I1_O)        0.295     1.298 r  vga_control/U3_i_27/O
                         net (fo=1, routed)           0.858     2.157    vga_control/U3_i_27_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I2_O)        0.124     2.281 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.947     3.228    wd_top/wd/change_flip_flop/E[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782     8.613    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[1]/C
                         clock pessimism              0.249     8.862    
                         clock uncertainty           -0.210     8.652    
    SLICE_X104Y107       FDRE (Setup_fdre_C_CE)      -0.169     8.483    wd_top/wd/change_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                          8.483    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  5.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/state_flip_flop/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.081%)  route 0.617ns (76.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I3_O)        0.044     0.260 r  wd_top/wc/state_flip_flop/q[1]_i_1__8/O
                         net (fo=1, routed)           0.000     0.260    wd_top/wc/state_flip_flop/next_state_temp[1]
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/state_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/state_flip_flop/q_reg[1]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.210    -0.084    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.131     0.047    wd_top/wc/state_flip_flop/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wc/read_index_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X105Y107       FDRE                                         r  vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/VS_reg/Q
                         net (fo=3, routed)           0.617     0.216    wd_top/wc/state_flip_flop/VS
    SLICE_X100Y99        LUT4 (Prop_lut4_I2_O)        0.045     0.261 r  wd_top/wc/state_flip_flop/q[0]_i_1__16/O
                         net (fo=1, routed)           0.000     0.261    wd_top/wc/read_index_flip_flop/q_reg[0]_0
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.879    -0.861    wd_top/wc/read_index_flip_flop/clk_out1
    SLICE_X100Y99        FDRE                                         r  wd_top/wc/read_index_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.294    
                         clock uncertainty            0.210    -0.084    
    SLICE_X100Y99        FDRE (Hold_fdre_C_D)         0.120     0.036    wd_top/wc/read_index_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.548%)  route 0.720ns (81.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.688    -0.543    vga_control/CLK
    SLICE_X104Y111       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  vga_control/hcounter_reg[3]/Q
                         net (fo=34, routed)          0.720     0.341    wd_top/wd/change_flip_flop/D[2]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[2]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.089     0.089    wd_top/wd/change_flip_flop/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.141ns (15.759%)  route 0.754ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[1]/Q
                         net (fo=30, routed)          0.754     0.351    wd_top/wd/change_flip_flop/D[0]
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.964    -0.776    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X104Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[0]/C
                         clock pessimism              0.567    -0.209    
                         clock uncertainty            0.210     0.001    
    SLICE_X104Y107       FDRE (Hold_fdre_C_D)         0.059     0.060    wd_top/wd/change_flip_flop/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.254ns (31.976%)  route 0.540ns (68.024%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  vga_control/hcounter_reg[8]/Q
                         net (fo=19, routed)          0.164    -0.214    vga_control/x[8]
    SLICE_X102Y108       LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  vga_control/U3_i_25/O
                         net (fo=1, routed)           0.122    -0.047    vga_control/U3_i_25_n_0
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.045    -0.002 r  vga_control/U3_i_7/O
                         net (fo=17, routed)          0.254     0.252    wd_top/wd/change_flip_flop/E[0]
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X103Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[8]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X103Y107       FDRE (Hold_fdre_C_CE)       -0.039    -0.039    wd_top/wd/change_flip_flop/q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.509%)  route 0.768ns (84.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[7]/Q
                         net (fo=29, routed)          0.768     0.365    wd_top/wd/change_flip_flop/D[6]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[6]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.060     0.060    wd_top/wd/change_flip_flop/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/wd/change_flip_flop/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.145%)  route 0.790ns (84.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.790     0.387    wd_top/wd/change_flip_flop/D[5]
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.963    -0.777    wd_top/wd/change_flip_flop/clk_out1
    SLICE_X102Y107       FDRE                                         r  wd_top/wd/change_flip_flop/q_reg[5]/C
                         clock pessimism              0.567    -0.210    
                         clock uncertainty            0.210     0.000    
    SLICE_X102Y107       FDRE (Hold_fdre_C_D)         0.063     0.063    wd_top/wd/change_flip_flop/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.148ns (13.823%)  route 0.923ns (86.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  vga_control/hcounter_reg[9]/Q
                         net (fo=23, routed)          0.923     0.529    wd_top/sample_ram/D[7]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.210     0.046    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     0.175    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.141ns (12.489%)  route 0.988ns (87.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.988     0.585    wd_top/sample_ram/D[5]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.210     0.046    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.229    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.141ns (12.319%)  route 1.004ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          1.004     0.603    wd_top/sample_ram/D[4]
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.008    -0.731    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
                         clock pessimism              0.567    -0.164    
                         clock uncertainty            0.210     0.046    
    RAMB18_X5Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.229    wd_top/sample_ram/RAM_reg
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.343ns,  Total Violation      -36.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.015    21.525    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y95         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.649    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y95         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.003    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.032    19.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         19.305    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.552ns  (logic 0.704ns (27.585%)  route 1.848ns (72.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.985    21.495    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.619 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.619    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.032    19.307    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                         -21.619    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.546ns  (logic 0.776ns (30.475%)  route 1.770ns (69.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 19.066 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782    19.066    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.478    19.544 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           1.770    21.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.298    21.612 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.612    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.032    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.580ns  (logic 0.704ns (27.283%)  route 1.876ns (72.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 19.277 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.013    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X92Y97         LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.610    19.277    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.730    
                         clock uncertainty           -0.455    19.274    
    SLICE_X92Y97         FDRE (Setup_fdre_C_D)        0.081    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.523ns  (logic 0.704ns (27.901%)  route 1.819ns (72.099%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.956    21.466    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.590 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.590    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.516ns  (logic 0.580ns (23.054%)  route 1.936ns (76.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 r  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          1.936    21.458    music_player/codec_conditioner/current_sample_latch/sr_out_reg[48]_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I3_O)        0.124    21.582 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.582    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.496ns  (logic 0.704ns (28.205%)  route 1.792ns (71.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.929    21.439    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.563 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.563    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.563    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.495ns  (logic 0.704ns (28.213%)  route 1.791ns (71.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.928    21.438    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.562 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.562    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.562    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.253ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.490ns  (logic 0.704ns (28.271%)  route 1.786ns (71.729%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.923    21.433    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.557 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.557    
  -------------------------------------------------------------------
                         slack                                 -2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.511%)  route 0.644ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X94Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/Q
                         net (fo=2, routed)           0.644     0.183    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[14]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.246ns (28.004%)  route 0.632ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.632     0.154    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.098     0.252 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.252    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.092     0.195    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.808%)  route 0.669ns (76.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.251 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.251    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.091     0.194    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.247ns (28.061%)  route 0.633ns (71.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X96Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.633     0.157    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X95Y95         LUT6 (Prop_lut6_I2_O)        0.099     0.256 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.664%)  route 0.674ns (76.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/Q
                         net (fo=1, routed)           0.674     0.212    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[4]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.257 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.257    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.637%)  route 0.675ns (76.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.675     0.213    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.258 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.258    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.010%)  route 0.699ns (78.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/Q
                         net (fo=2, routed)           0.699     0.215    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X95Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.260    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.246ns (27.783%)  route 0.639ns (72.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.639     0.161    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.098     0.259 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.259    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.910%)  route 0.704ns (79.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/Q
                         net (fo=2, routed)           0.704     0.219    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X95Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.264 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.264    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.698%)  route 0.645ns (72.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.645     0.166    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[13]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.099     0.265 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.265    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.533    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.971    

Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.950ns (39.383%)  route 4.541ns (60.617%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.679     6.562    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X5Y21          FDRE (Setup_fdre_C_CE)      -0.205    19.533    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.533    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                 12.971    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.569    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.196ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.950ns (40.403%)  route 4.351ns (59.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 19.311 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.750     5.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4/O
                         net (fo=1, routed)           0.263     5.759    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.883 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.490     6.372    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.643    19.311    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.567    19.878    
                         clock uncertainty           -0.140    19.738    
    SLICE_X4Y21          FDRE (Setup_fdre_C_CE)      -0.169    19.569    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.569    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 13.196    

Slack (MET) :             13.206ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 3.022ns (40.618%)  route 4.418ns (59.382%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 19.318 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.314     5.404    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.124     5.528 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1/O
                         net (fo=2, routed)           0.984     6.511    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[6]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.650    19.318    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                         clock pessimism              0.567    19.885    
                         clock uncertainty           -0.140    19.745    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)       -0.028    19.717    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                          -6.511    
  -------------------------------------------------------------------
                         slack                                 13.206    

Slack (MET) :             13.209ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.050ns (42.747%)  route 4.085ns (57.253%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 19.317 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.652     3.177    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.116     3.293 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.469     3.762    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.328     4.090 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          1.147     5.237    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.152     5.389 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.818     6.206    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.649    19.317    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y15          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
                         clock pessimism              0.567    19.884    
                         clock uncertainty           -0.140    19.744    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.329    19.415    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[2]
  -------------------------------------------------------------------
                         required time                         19.415    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 13.209    

Slack (MET) :             13.216ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.140    19.741    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.536    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.216    

Slack (MET) :             13.216ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.950ns (40.698%)  route 4.299ns (59.302%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 19.314 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.351     6.320    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.646    19.314    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]/C
                         clock pessimism              0.567    19.881    
                         clock uncertainty           -0.140    19.741    
    SLICE_X3Y18          FDRE (Setup_fdre_C_CE)      -0.205    19.536    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[7]
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                 13.216    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.140    19.740    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.535    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         19.535    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clkout0 rise@20.833ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 2.950ns (40.792%)  route 4.282ns (59.208%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 19.313 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.806    -0.910    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -4.703 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.814    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.713 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.784    -0.929    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.525 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[3]
                         net (fo=28, routed)          2.221     3.746    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[3]
    SLICE_X6Y19          LUT5 (Prop_lut5_I1_O)        0.124     3.870 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13/O
                         net (fo=1, routed)           0.627     4.498    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_13_n_0
    SLICE_X5Y19          LUT5 (Prop_lut5_I0_O)        0.124     4.622 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_8/O
                         net (fo=2, routed)           0.525     5.146    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.124     5.270 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.574     5.844    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     5.968 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.334     6.303    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.645    19.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X1Y19          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism              0.567    19.880    
                         clock uncertainty           -0.140    19.740    
    SLICE_X1Y19          FDRE (Setup_fdre_C_CE)      -0.205    19.535    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         19.535    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                 13.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[4]/Q
                         net (fo=1, routed)           0.139    -0.335    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[4]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.045    -0.290 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[5]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.140    -0.462    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.121    -0.341    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.618    -0.612    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/Q
                         net (fo=2, routed)           0.117    -0.353    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]
    SLICE_X7Y16          LUT5 (Prop_lut5_I4_O)        0.045    -0.308 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.308    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.885    -0.853    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y16          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.241    -0.612    
                         clock uncertainty            0.140    -0.471    
    SLICE_X7Y16          FDRE (Hold_fdre_C_D)         0.091    -0.380    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.432%)  route 0.110ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y22          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.342    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data_reg[8][0]
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.045    -0.297 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/i2c_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/D[1]
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.140    -0.461    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091    -0.370    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.452%)  route 0.299ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X6Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.299    -0.148    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.140    -0.426    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.243    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.614    -0.616    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[6]/Q
                         net (fo=1, routed)           0.163    -0.288    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg_n_0_[6]
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[7]_i_1_n_0
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X4Y20          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]/C
                         clock pessimism              0.241    -0.616    
                         clock uncertainty            0.140    -0.475    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.131    -0.344    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/Q
                         net (fo=1, routed)           0.156    -0.313    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2/O
                         net (fo=2, routed)           0.000    -0.268    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_2_n_0
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.887    -0.851    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]/C
                         clock pessimism              0.240    -0.611    
                         clock uncertainty            0.140    -0.470    
    SLICE_X7Y14          FDRE (Hold_fdre_C_D)         0.091    -0.379    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.204%)  route 0.163ns (43.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.616    -0.614    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=10, routed)          0.163    -0.287    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[1]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[4]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.884    -0.854    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X2Y18          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism              0.240    -0.614    
                         clock uncertainty            0.140    -0.473    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120    -0.353    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.179    -0.296    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X3Y21          LUT4 (Prop_lut4_I0_O)        0.042    -0.254 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.881    -0.857    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                         clock pessimism              0.240    -0.617    
                         clock uncertainty            0.140    -0.476    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107    -0.369    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.851%)  route 0.348ns (71.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.619    -0.611    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X7Y14          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.348    -0.122    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/Q[9]
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.896    -0.841    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y6          RAMB18E1                                     r  adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism              0.275    -0.566    
                         clock uncertainty            0.140    -0.426    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.243    adau1761_codec/i2c_interface/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.227ns (58.539%)  route 0.161ns (41.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.597    -0.635    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -1.784 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.255    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.229 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.613    -0.617    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X3Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[2]/Q
                         net (fo=4, routed)           0.161    -0.328    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left[2]
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.099    -0.229 r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[2]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.880    -0.858    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X5Y21          FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.275    -0.583    
                         clock uncertainty            0.140    -0.442    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092    -0.350    adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clkout0

Setup :           16  Failing Endpoints,  Worst Slack       -2.343ns,  Total Violation      -36.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.583ns  (logic 0.704ns (27.258%)  route 1.879ns (72.742%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.015    21.525    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y95         LUT6 (Prop_lut6_I1_O)        0.124    21.649 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000    21.649    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[51]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y95         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.571ns  (logic 0.704ns (27.387%)  route 1.867ns (72.613%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.003    21.513    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.637 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000    21.637    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.032    19.305    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         19.305    
                         arrival time                         -21.637    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.552ns  (logic 0.704ns (27.585%)  route 1.848ns (72.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.985    21.495    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.619 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    21.619    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.032    19.307    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                         -21.619    
  -------------------------------------------------------------------
                         slack                                 -2.311    

Slack (VIOLATED) :        -2.308ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.546ns  (logic 0.776ns (30.475%)  route 1.770ns (69.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 19.066 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.782    19.066    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.478    19.544 r  music_player/codec_conditioner/current_sample_latch/q_reg[11]/Q
                         net (fo=2, routed)           1.770    21.314    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[10]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.298    21.612 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    21.612    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[59]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.032    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -2.308    

Slack (VIOLATED) :        -2.292ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.580ns  (logic 0.704ns (27.283%)  route 1.876ns (72.717%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 19.277 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          1.013    21.523    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X92Y97         LUT6 (Prop_lut6_I1_O)        0.124    21.647 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    21.647    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[57]_i_1_n_0
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.610    19.277    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y97         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism              0.452    19.730    
                         clock uncertainty           -0.455    19.274    
    SLICE_X92Y97         FDRE (Setup_fdre_C_D)        0.081    19.355    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         19.355    
                         arrival time                         -21.647    
  -------------------------------------------------------------------
                         slack                                 -2.292    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.523ns  (logic 0.704ns (27.901%)  route 1.819ns (72.099%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.956    21.466    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.590 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000    21.590    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.278ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.516ns  (logic 0.580ns (23.054%)  route 1.936ns (76.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 r  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          1.936    21.458    music_player/codec_conditioner/current_sample_latch/sr_out_reg[48]_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I3_O)        0.124    21.582 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000    21.582    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                 -2.278    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.496ns  (logic 0.704ns (28.205%)  route 1.792ns (71.795%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 19.276 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.929    21.439    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y93         LUT6 (Prop_lut6_I1_O)        0.124    21.563 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000    21.563    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.609    19.276    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.452    19.729    
                         clock uncertainty           -0.455    19.273    
    SLICE_X93Y93         FDRE (Setup_fdre_C_D)        0.031    19.304    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         19.304    
                         arrival time                         -21.563    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.256ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.495ns  (logic 0.704ns (28.213%)  route 1.791ns (71.787%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 19.278 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.928    21.438    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X95Y94         LUT6 (Prop_lut6_I1_O)        0.124    21.562 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000    21.562    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.611    19.278    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.452    19.731    
                         clock uncertainty           -0.455    19.275    
    SLICE_X95Y94         FDRE (Setup_fdre_C_D)        0.031    19.306    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -21.562    
  -------------------------------------------------------------------
                         slack                                 -2.256    

Slack (VIOLATED) :        -2.254ns  (required time - arrival time)
  Source:                 music_player/codec_conditioner/new_frame_state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clkout0 rise@20.833ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.490ns  (logic 0.704ns (28.271%)  route 1.786ns (71.729%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 19.275 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.933ns = ( 19.067 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    17.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.783    19.067    music_player/codec_conditioner/new_frame_state/clk_out1
    SLICE_X93Y94         FDRE                                         r  music_player/codec_conditioner/new_frame_state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.456    19.523 f  music_player/codec_conditioner/new_frame_state/q_reg[0]/Q
                         net (fo=19, routed)          0.863    20.386    adau1761_codec/i2c_interface/Inst_i2s_data_interface/previous_new_frame
    SLICE_X93Y94         LUT2 (Prop_lut2_I1_O)        0.124    20.510 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/q[15]_i_1__6/O
                         net (fo=42, routed)          0.923    21.433    adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_reg_0
    SLICE_X93Y92         LUT6 (Prop_lut6_I1_O)        0.124    21.557 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    21.557    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[56]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.833    20.833 r  
    H16                                               0.000    20.833 r  sysclk (IN)
                         net (fo=0)                   0.000    20.833    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    22.214 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.376    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    15.561 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.574    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    17.665 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         1.612    19.277    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    15.851 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    17.577    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.668 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          1.608    19.275    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.452    19.728    
                         clock uncertainty           -0.455    19.272    
    SLICE_X93Y92         FDRE (Setup_fdre_C_D)        0.031    19.303    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -21.557    
  -------------------------------------------------------------------
                         slack                                 -2.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.511%)  route 0.644ns (75.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X94Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  music_player/codec_conditioner/current_sample_latch/q_reg[15]/Q
                         net (fo=2, routed)           0.644     0.183    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[14]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.045     0.228 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1/O
                         net (fo=1, routed)           0.000     0.228    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[63]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.246ns (28.004%)  route 0.632ns (71.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[13]/Q
                         net (fo=2, routed)           0.632     0.154    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[12]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.098     0.252 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1/O
                         net (fo=1, routed)           0.000     0.252    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[61]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.092     0.195    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.808%)  route 0.669ns (76.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[2]/Q
                         net (fo=1, routed)           0.669     0.206    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[1]
    SLICE_X93Y92         LUT6 (Prop_lut6_I2_O)        0.045     0.251 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1/O
                         net (fo=1, routed)           0.000     0.251    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[50]_i_1_n_0
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.877    -0.861    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y92         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]/C
                         clock pessimism              0.509    -0.352    
                         clock uncertainty            0.455     0.103    
    SLICE_X93Y92         FDRE (Hold_fdre_C_D)         0.091     0.194    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.247ns (28.061%)  route 0.633ns (71.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.607    -0.624    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X96Y94         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  music_player/codec_conditioner/current_sample_latch/q_reg[6]/Q
                         net (fo=1, routed)           0.633     0.157    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[5]
    SLICE_X95Y95         LUT6 (Prop_lut6_I2_O)        0.099     0.256 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000     0.256    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[54]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.209ns (23.664%)  route 0.674ns (76.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[5]/Q
                         net (fo=1, routed)           0.674     0.212    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[4]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.257 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     0.257    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[53]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.637%)  route 0.675ns (76.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y91         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  music_player/codec_conditioner/current_sample_latch/q_reg[1]/Q
                         net (fo=1, routed)           0.675     0.213    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[0]
    SLICE_X95Y94         LUT6 (Prop_lut6_I2_O)        0.045     0.258 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1/O
                         net (fo=1, routed)           0.000     0.258    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[49]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.010%)  route 0.699ns (78.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[4]/Q
                         net (fo=2, routed)           0.699     0.215    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[3]
    SLICE_X95Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     0.260    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[52]_i_1_n_0
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y95         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y95         FDRE (Hold_fdre_C_D)         0.092     0.197    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.246ns (27.783%)  route 0.639ns (72.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[0]/Q
                         net (fo=1, routed)           0.639     0.161    music_player/codec_conditioner/current_sample_latch/q_reg_n_0_[0]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.098     0.259 r  music_player/codec_conditioner/current_sample_latch/sr_out[48]_i_1/O
                         net (fo=1, routed)           0.000     0.259    adau1761_codec/i2c_interface/Inst_i2s_data_interface/D[0]
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.910%)  route 0.704ns (79.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.606    -0.625    music_player/codec_conditioner/next_sample_latch/clk_out1
    SLICE_X91Y96         FDRE                                         r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  music_player/codec_conditioner/next_sample_latch/q_reg[7]/Q
                         net (fo=2, routed)           0.704     0.219    adau1761_codec/i2c_interface/Inst_i2s_data_interface/Q[6]
    SLICE_X95Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.264 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     0.264    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[55]_i_1_n_0
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.879    -0.859    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X95Y94         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.509    -0.350    
                         clock uncertainty            0.455     0.105    
    SLICE_X95Y94         FDRE (Hold_fdre_C_D)         0.091     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.247ns (27.698%)  route 0.645ns (72.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.455ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.605    -0.626    music_player/codec_conditioner/current_sample_latch/clk_out1
    SLICE_X92Y92         FDRE                                         r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y92         FDRE (Prop_fdre_C_Q)         0.148    -0.478 r  music_player/codec_conditioner/current_sample_latch/q_reg[14]/Q
                         net (fo=2, routed)           0.645     0.166    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[63]_0[13]
    SLICE_X93Y93         LUT6 (Prop_lut6_I2_O)        0.099     0.265 r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1/O
                         net (fo=1, routed)           0.000     0.265    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out[62]_i_1_n_0
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.864    -0.876    adau1761_codec/codec_clock_gen/clk_out1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -2.343 r  adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.767    adau1761_codec/codec_clock_gen/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.738 r  adau1761_codec/codec_clock_gen/clkout1_buf/O
                         net (fo=92, routed)          0.878    -0.860    adau1761_codec/i2c_interface/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y93         FDRE                                         r  adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]/C
                         clock pessimism              0.509    -0.351    
                         clock uncertainty            0.455     0.104    
    SLICE_X93Y93         FDRE (Hold_fdre_C_D)         0.092     0.196    adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    38.653    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    38.672    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.705ns  (logic 3.624ns (41.629%)  route 5.081ns (58.371%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    38.010    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    38.668    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -38.010    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.648ns  (logic 3.624ns (41.907%)  route 5.024ns (58.093%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    37.952    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.210    38.719    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.700    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -37.952    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.493ns  (logic 3.624ns (42.672%)  route 4.869ns (57.328%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    36.910    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    37.034 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    37.797    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.210    38.719    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.675    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -37.797    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.437ns  (logic 3.624ns (42.953%)  route 4.813ns (57.047%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    37.741    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    38.652    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                         -37.741    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.433ns  (logic 3.624ns (42.976%)  route 4.809ns (57.024%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.639    36.102    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I1_O)        0.124    36.226 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.462    36.688    vga_control/U3_i_14_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I5_O)        0.124    36.812 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    37.737    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.663    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    38.629    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.446ns  (logic 3.624ns (42.908%)  route 4.822ns (57.092%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.571    37.750    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.210    38.719    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.689    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -37.750    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    38.648    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.254ns (19.920%)  route 1.021ns (80.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.406     0.731    U3/inst/srldly_0/data_i[15]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.198    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.254ns (21.494%)  route 0.928ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.312     0.638    U3/inst/srldly_0/data_i[12]
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.075     0.090    U3/inst/srldly_0/srl[25].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.772%)  route 0.969ns (79.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.353     0.679    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.123    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.254ns (20.373%)  route 0.993ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.377     0.703    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.114    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.254ns (20.263%)  route 1.000ns (79.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.300     0.710    U3/inst/srldly_0/data_i[18]
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X106Y122       FDRE (Hold_fdre_C_D)         0.070     0.085    U3/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.336ns (25.369%)  route 0.988ns (74.631%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.289     0.780    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.117    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.254ns (19.604%)  route 1.042ns (80.396%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.342     0.752    U3/inst/srldly_0/data_i[14]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.075     0.087    U3/inst/srldly_0/srl[27].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.254ns (19.351%)  route 1.059ns (80.649%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.359     0.769    U3/inst/srldly_0/data_i[13]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X106Y124       FDRE (Hold_fdre_C_D)         0.070     0.082    U3/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.254ns (19.332%)  route 1.060ns (80.668%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.360     0.770    U3/inst/srldly_0/data_i[17]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.070     0.082    U3/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.336ns (24.258%)  route 1.049ns (75.742%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.350     0.841    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.129    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.836ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    39.109    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.109    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.836    

Slack (MET) :             27.855ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 2.158ns (17.966%)  route 9.854ns (82.034%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    11.272    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    39.128    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                 27.855    

Slack (MET) :             27.975ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 2.158ns (18.153%)  route 9.730ns (81.847%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    11.149    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.584    39.261    
                         clock uncertainty           -0.090    39.171    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    39.124    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.124    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                 27.975    

Slack (MET) :             28.065ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.830ns  (logic 2.158ns (18.242%)  route 9.672ns (81.758%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    10.194    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    11.091    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    39.156    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         39.156    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                 28.065    

Slack (MET) :             28.087ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 2.212ns (18.803%)  route 9.552ns (81.197%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    11.021    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    39.108    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.108    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                 28.087    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    39.085    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.085    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 2.212ns (18.874%)  route 9.508ns (81.126%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 r  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 r  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 r  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.000     8.908    vga_control/U3_i_31_n_0
    SLICE_X108Y111       MUXF7 (Prop_muxf7_I0_O)      0.209     9.117 r  vga_control/U3_i_21/O
                         net (fo=1, routed)           0.598     9.715    vga_control/U3_i_21_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I1_O)        0.297    10.012 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    10.977    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    39.104    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         39.104    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.144ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.718ns  (logic 1.954ns (16.675%)  route 9.764ns (83.325%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    10.975    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    39.119    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         39.119    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                 28.144    

Slack (MET) :             28.177ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.696ns  (logic 1.954ns (16.706%)  route 9.742ns (83.294%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.973    -0.743    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y112       FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  vga_control/hcounter_reg[2]/Q
                         net (fo=35, routed)          2.533     2.246    vga_control/hcount[1]
    SLICE_X103Y108       LUT3 (Prop_lut3_I1_O)        0.124     2.370 f  vga_control/U3_i_96/O
                         net (fo=1, routed)           0.590     2.960    vga_control/U3_i_96_n_0
    SLICE_X102Y107       LUT6 (Prop_lut6_I0_O)        0.124     3.084 r  vga_control/U3_i_56/O
                         net (fo=1, routed)           0.972     4.056    vga_control/U3_i_56_n_0
    SLICE_X104Y107       LUT5 (Prop_lut5_I0_O)        0.124     4.180 f  vga_control/U3_i_22/O
                         net (fo=16, routed)          1.235     5.415    vga_control/U3_i_22_n_0
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.124     5.539 r  vga_control/U3_i_126/O
                         net (fo=22, routed)          1.171     6.709    wd_top/wd/tcg/sel[2]
    SLICE_X108Y110       LUT6 (Prop_lut6_I1_O)        0.124     6.833 f  wd_top/wd/tcg/U3_i_124/O
                         net (fo=1, routed)           0.638     7.472    wd_top/wd/tcg/U3_i_124_n_0
    SLICE_X108Y110       LUT5 (Prop_lut5_I4_O)        0.124     7.596 f  wd_top/wd/tcg/U3_i_99/O
                         net (fo=1, routed)           0.000     7.596    wd_top/wd/tcg/U3_i_99_n_0
    SLICE_X108Y110       MUXF7 (Prop_muxf7_I0_O)      0.209     7.805 f  wd_top/wd/tcg/U3_i_66/O
                         net (fo=2, routed)           0.806     8.611    vga_control/data[6]
    SLICE_X108Y111       LUT6 (Prop_lut6_I0_O)        0.297     8.908 f  vga_control/U3_i_31/O
                         net (fo=3, routed)           0.442     9.350    vga_control/U3_i_31_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124     9.474 r  vga_control/U3_i_8/O
                         net (fo=4, routed)           0.452     9.926    vga_control/U3_i_8_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.050 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.902    10.953    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.843    38.674    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.584    39.259    
                         clock uncertainty           -0.090    39.169    
    SLICE_X112Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    39.130    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                 28.177    

Slack (MET) :             28.195ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.675ns  (logic 2.158ns (18.484%)  route 9.517ns (81.516%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.977    -0.739    vga_control/CLK
    SLICE_X104Y106       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDRE (Prop_fdre_C_Q)         0.478    -0.261 r  vga_control/vcounter_reg[8]/Q
                         net (fo=19, routed)          2.218     1.957    vga_control/out[8]
    SLICE_X105Y107       LUT3 (Prop_lut3_I0_O)        0.296     2.253 f  vga_control/U3_i_93/O
                         net (fo=2, routed)           0.678     2.931    vga_control/U3_i_93_n_0
    SLICE_X105Y107       LUT6 (Prop_lut6_I1_O)        0.124     3.055 f  vga_control/U3_i_51/O
                         net (fo=2, routed)           0.927     3.981    vga_control/U3_i_51_n_0
    SLICE_X105Y111       LUT5 (Prop_lut5_I0_O)        0.124     4.105 f  vga_control/U3_i_17/O
                         net (fo=17, routed)          1.267     5.373    vga_control/U3_i_17_n_0
    SLICE_X108Y109       LUT6 (Prop_lut6_I5_O)        0.124     5.497 r  vga_control/U3_i_127/O
                         net (fo=22, routed)          1.372     6.868    wd_top/wd/tcg/sel[1]
    SLICE_X110Y110       LUT6 (Prop_lut6_I3_O)        0.124     6.992 r  wd_top/wd/tcg/U3_i_138/O
                         net (fo=1, routed)           0.000     6.992    wd_top/wd/tcg/U3_i_138_n_0
    SLICE_X110Y110       MUXF7 (Prop_muxf7_I1_O)      0.217     7.209 r  wd_top/wd/tcg/U3_i_114/O
                         net (fo=1, routed)           0.688     7.897    wd_top/wd/tcg/U3_i_114_n_0
    SLICE_X110Y110       LUT6 (Prop_lut6_I5_O)        0.299     8.196 r  wd_top/wd/tcg/U3_i_76/O
                         net (fo=2, routed)           0.538     8.734    vga_control/data[3]
    SLICE_X108Y111       LUT6 (Prop_lut6_I4_O)        0.124     8.858 r  vga_control/U3_i_40/O
                         net (fo=1, routed)           0.553     9.411    vga_control/U3_i_40_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.535 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    10.049    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    10.173 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    10.936    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    39.131    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                 28.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.709    -0.522    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y120       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Hold_fdce_C_D)         0.120    -0.298    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.758%)  route 0.106ns (45.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.106    -0.291    U3/inst/srldly_0/srlopt_n_3
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.374    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.689    -0.542    vga_control/CLK
    SLICE_X103Y109       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109       FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  vga_control/hcounter_reg[5]/Q
                         net (fo=32, routed)          0.123    -0.278    vga_control/hcount[4]
    SLICE_X102Y109       LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  vga_control/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    vga_control/plusOp[10]
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.963    -0.777    vga_control/CLK
    SLICE_X102Y109       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X102Y109       FDRE (Hold_fdre_C_D)         0.121    -0.318    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.068%)  route 0.138ns (51.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.399 r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.138    -0.261    U3/inst/srldly_0/srlopt_n_5
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.349    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_8
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.295    U3/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.350%)  route 0.184ns (56.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.704    -0.527    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.184    -0.202    U3/inst/srldly_0/srlopt_n_9
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.271    -0.494    
                         clock uncertainty            0.090    -0.404    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.295    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.690    -0.541    vga_control/CLK
    SLICE_X102Y106       FDRE                                         r  vga_control/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106       FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  vga_control/vcounter_reg[0]/Q
                         net (fo=17, routed)          0.105    -0.272    vga_control/out[0]
    SLICE_X103Y106       LUT3 (Prop_lut3_I1_O)        0.048    -0.224 r  vga_control/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_control/vcounter[2]_i_1_n_0
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.964    -0.776    vga_control/CLK
    SLICE_X103Y106       FDRE                                         r  vga_control/vcounter_reg[2]/C
                         clock pessimism              0.248    -0.528    
                         clock uncertainty            0.090    -0.438    
    SLICE_X103Y106       FDRE (Hold_fdre_C_D)         0.105    -0.333    vga_control/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.703%)  route 0.165ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.705    -0.526    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.165    -0.233    U3/inst/srldly_0/srlopt_n_4
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.360    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_control/hcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.852%)  route 0.159ns (46.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.687    -0.544    vga_control/CLK
    SLICE_X103Y112       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  vga_control/hcounter_reg[6]/Q
                         net (fo=30, routed)          0.159    -0.244    vga_control/hcount[5]
    SLICE_X105Y112       LUT6 (Prop_lut6_I2_O)        0.045    -0.199 r  vga_control/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    vga_control/plusOp[7]
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.961    -0.779    vga_control/CLK
    SLICE_X105Y112       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.271    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X105Y112       FDRE (Hold_fdre_C_D)         0.092    -0.326    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.368%)  route 0.160ns (55.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.706    -0.525    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/Q
                         net (fo=1, routed)           0.160    -0.237    U3/inst/srldly_0/srlopt_n_1
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.090    -0.423    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.368    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[8]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[21].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.062    38.653    U3/inst/srldly_0/srl[21].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.829ns  (logic 3.624ns (41.046%)  route 5.205ns (58.954%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.954    38.133    U3/inst/srldly_0/data_i[10]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[23].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.043    38.672    U3/inst/srldly_0/srl[23].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -38.133    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.705ns  (logic 3.624ns (41.629%)  route 5.081ns (58.371%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.830    38.010    U3/inst/srldly_0/data_i[9]
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.845    38.676    U3/inst/srldly_0/pix_clk
    SLICE_X111Y123       FDRE                                         r  U3/inst/srldly_0/srl[22].srl16_i_srlopt/C
                         clock pessimism              0.249    38.925    
                         clock uncertainty           -0.210    38.715    
    SLICE_X111Y123       FDRE (Setup_fdre_C_D)       -0.047    38.668    U3/inst/srldly_0/srl[22].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -38.010    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.648ns  (logic 3.624ns (41.907%)  route 5.024ns (58.093%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.773    37.952    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.210    38.719    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.700    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -37.952    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.493ns  (logic 3.624ns (42.672%)  route 4.869ns (57.328%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.514    36.910    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT3 (Prop_lut3_I1_O)        0.124    37.034 r  vga_control/U3_i_2/O
                         net (fo=2, routed)           0.763    37.797    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.210    38.719    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.675    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -37.797    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.437ns  (logic 3.624ns (42.953%)  route 4.813ns (57.047%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           1.009    37.741    U3/inst/srldly_0/data_i[22]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[35].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.058    38.652    U3/inst/srldly_0/srl[35].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.652    
                         arrival time                         -37.741    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.433ns  (logic 3.624ns (42.976%)  route 4.809ns (57.024%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.639    36.102    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I1_O)        0.124    36.226 r  vga_control/U3_i_14/O
                         net (fo=2, routed)           0.462    36.688    vga_control/U3_i_14_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I5_O)        0.124    36.812 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.924    37.737    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.663    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -37.737    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[21]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[34].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X107Y124       FDRE (Setup_fdre_C_D)       -0.081    38.629    U3/inst/srldly_0/srl[34].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.446ns  (logic 3.624ns (42.908%)  route 4.822ns (57.092%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.809    36.272    vga_control/U3_i_9_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124    36.396 f  vga_control/U3_i_10/O
                         net (fo=2, routed)           0.659    37.055    vga_control/U3_i_10_n_0
    SLICE_X106Y113       LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  vga_control/U3_i_1/O
                         net (fo=6, routed)           0.571    37.750    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/srldly_0/pix_clk
    SLICE_X108Y117       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    38.929    
                         clock uncertainty           -0.210    38.719    
    SLICE_X108Y117       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.689    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -37.750    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 wd_top/sample_ram/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        8.393ns  (logic 3.624ns (43.178%)  route 4.769ns (56.822%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.696ns = ( 29.304 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         2.020    29.304    wd_top/sample_ram/clk_out1
    RAMB18_X5Y40         RAMB18E1                                     r  wd_top/sample_ram/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    31.758 r  wd_top/sample_ram/RAM_reg/DOBDO[3]
                         net (fo=7, routed)           1.206    32.964    vga_control/DOBDO[2]
    SLICE_X106Y104       LUT4 (Prop_lut4_I1_O)        0.124    33.088 r  vga_control/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    33.088    wd_top/wd/U3_i_34_4[1]
    SLICE_X106Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.638 r  wd_top/wd/make_white1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           1.145    34.782    vga_control/U3_i_9_0[0]
    SLICE_X106Y105       LUT6 (Prop_lut6_I1_O)        0.124    34.906 f  vga_control/U3_i_34/O
                         net (fo=1, routed)           0.433    35.340    vga_control/U3_i_34_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I0_O)        0.124    35.464 f  vga_control/U3_i_9/O
                         net (fo=4, routed)           0.517    35.980    vga_control/U3_i_9_n_0
    SLICE_X106Y112       LUT2 (Prop_lut2_I1_O)        0.124    36.104 f  vga_control/U3_i_19/O
                         net (fo=2, routed)           0.505    36.609    vga_control/U3_i_19_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I3_O)        0.124    36.733 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.965    37.697    U3/inst/srldly_0/data_i[19]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[32].srl16_i_srlopt/C
                         clock pessimism              0.249    38.920    
                         clock uncertainty           -0.210    38.710    
    SLICE_X106Y124       FDRE (Setup_fdre_C_D)       -0.062    38.648    U3/inst/srldly_0/srl[32].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                         -37.697    
  -------------------------------------------------------------------
                         slack                                  0.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.254ns (19.920%)  route 1.021ns (80.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.406     0.731    U3/inst/srldly_0/data_i[15]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.198    U3/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.254ns (21.494%)  route 0.928ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.312     0.638    U3/inst/srldly_0/data_i[12]
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/srldly_0/srl[25].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X111Y124       FDRE (Hold_fdre_C_D)         0.075     0.090    U3/inst/srldly_0/srl[25].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.254ns (20.772%)  route 0.969ns (79.228%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.353     0.679    U3/inst/srldly_0/data_i[11]
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X112Y124       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X112Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.123    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.254ns (20.373%)  route 0.993ns (79.627%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.341     0.280    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  vga_control/U3_i_4/O
                         net (fo=4, routed)           0.377     0.703    U3/inst/srldly_0/data_i[16]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.114    U3/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.254ns (20.263%)  route 1.000ns (79.737%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.300     0.710    U3/inst/srldly_0/data_i[18]
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X106Y122       FDRE                                         r  U3/inst/srldly_0/srl[31].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X106Y122       FDRE (Hold_fdre_C_D)         0.070     0.085    U3/inst/srldly_0/srl[31].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.336ns (25.369%)  route 0.988ns (74.631%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.289     0.780    U3/inst/srldly_0/data_i[24]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.117    U3/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.254ns (19.604%)  route 1.042ns (80.396%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.342     0.752    U3/inst/srldly_0/data_i[14]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[27].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.075     0.087    U3/inst/srldly_0/srl[27].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.254ns (19.351%)  route 1.059ns (80.649%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.359     0.769    U3/inst/srldly_0/data_i[13]
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X106Y124       FDRE                                         r  U3/inst/srldly_0/srl[26].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X106Y124       FDRE (Hold_fdre_C_D)         0.070     0.082    U3/inst/srldly_0/srl[26].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.254ns (19.332%)  route 1.060ns (80.668%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  iie/weight_dffre/q_reg[0]/Q
                         net (fo=46, routed)          0.274    -0.106    vga_control/Q[0]
    SLICE_X102Y112       LUT4 (Prop_lut4_I1_O)        0.045    -0.061 r  vga_control/U3_i_15/O
                         net (fo=2, routed)           0.425     0.364    vga_control/U3_i_15_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.045     0.409 r  vga_control/U3_i_3/O
                         net (fo=4, routed)           0.360     0.770    U3/inst/srldly_0/data_i[17]
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X107Y124       FDRE                                         r  U3/inst/srldly_0/srl[30].srl16_i_srlopt/C
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X107Y124       FDRE (Hold_fdre_C_D)         0.070     0.082    U3/inst/srldly_0/srl[30].srl16_i_srlopt
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 iie/weight_dffre/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.336ns (24.258%)  route 1.049ns (75.742%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=598, routed)         0.687    -0.544    iie/weight_dffre/clk_out1
    SLICE_X100Y112       FDRE                                         r  iie/weight_dffre/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y112       FDRE (Prop_fdre_C_Q)         0.148    -0.396 r  iie/weight_dffre/q_reg[1]/Q
                         net (fo=45, routed)          0.250    -0.146    iie/weight_dffre/Q[1]
    SLICE_X102Y112       LUT3 (Prop_lut3_I1_O)        0.098    -0.048 r  iie/weight_dffre/U3_i_46/O
                         net (fo=2, routed)           0.067     0.019    vga_control/U3_i_6_0
    SLICE_X102Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  vga_control/U3_i_18/O
                         net (fo=3, routed)           0.382     0.446    vga_control/U3_i_18_n_0
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  vga_control/U3_i_6/O
                         net (fo=6, routed)           0.350     0.841    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.210     0.012    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.129    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.544ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.518ns (17.926%)  route 2.372ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.372     2.218    U3/inst/encb/AR[0]
    SLICE_X107Y123       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.842    38.673    U3/inst/encb/pix_clk
    SLICE_X107Y123       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.258    
                         clock uncertainty           -0.090    39.168    
    SLICE_X107Y123       FDCE (Recov_fdce_C_CLR)     -0.405    38.763    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 36.544    

Slack (MET) :             36.637ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.518ns (18.496%)  route 2.283ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.283     2.129    U3/inst/encg/AR[0]
    SLICE_X107Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X107Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X107Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.767    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.637    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.518ns (20.737%)  route 1.980ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.980     1.827    U3/inst/encg/AR[0]
    SLICE_X107Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X107Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X107Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             37.414ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.414    

Slack (MET) :             37.500ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.500    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.814    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.814    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[3]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.462    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.544ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.518ns (17.926%)  route 2.372ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.372     2.218    U3/inst/encb/AR[0]
    SLICE_X107Y123       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.842    38.673    U3/inst/encb/pix_clk
    SLICE_X107Y123       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.258    
                         clock uncertainty           -0.090    39.168    
    SLICE_X107Y123       FDCE (Recov_fdce_C_CLR)     -0.405    38.763    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 36.544    

Slack (MET) :             36.637ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.518ns (18.496%)  route 2.283ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.283     2.129    U3/inst/encg/AR[0]
    SLICE_X107Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X107Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X107Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.767    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.637    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.518ns (20.737%)  route 1.980ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.980     1.827    U3/inst/encg/AR[0]
    SLICE_X107Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X107Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X107Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             37.414ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.414    

Slack (MET) :             37.500ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.500    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.814    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.814    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[3]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.544ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.518ns (17.926%)  route 2.372ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.372     2.218    U3/inst/encb/AR[0]
    SLICE_X107Y123       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.842    38.673    U3/inst/encb/pix_clk
    SLICE_X107Y123       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.258    
                         clock uncertainty           -0.090    39.168    
    SLICE_X107Y123       FDCE (Recov_fdce_C_CLR)     -0.405    38.763    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 36.544    

Slack (MET) :             36.637ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.518ns (18.496%)  route 2.283ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.283     2.129    U3/inst/encg/AR[0]
    SLICE_X107Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X107Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X107Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.767    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.767    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.637    

Slack (MET) :             36.941ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.518ns (20.737%)  route 1.980ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.980     1.827    U3/inst/encg/AR[0]
    SLICE_X107Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X107Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X107Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 36.941    

Slack (MET) :             37.414ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.768    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.768    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.414    

Slack (MET) :             37.500ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.090    39.173    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.854    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.500    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.814    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.090    39.175    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.814    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    

Slack (MET) :             37.623ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[3]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.090    39.166    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.761    U3/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.090    -0.398    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.465    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.485    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.090    -0.418    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.510    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.546ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.518ns (17.926%)  route 2.372ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.372     2.218    U3/inst/encb/AR[0]
    SLICE_X107Y123       FDCE                                         f  U3/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.842    38.673    U3/inst/encb/pix_clk
    SLICE_X107Y123       FDCE                                         r  U3/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.584    39.258    
                         clock uncertainty           -0.088    39.170    
    SLICE_X107Y123       FDCE (Recov_fdce_C_CLR)     -0.405    38.765    U3/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.765    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 36.546    

Slack (MET) :             36.639ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.518ns (18.496%)  route 2.283ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.283     2.129    U3/inst/encg/AR[0]
    SLICE_X107Y130       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.846    38.677    U3/inst/encg/pix_clk
    SLICE_X107Y130       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X107Y130       FDCE (Recov_fdce_C_CLR)     -0.405    38.769    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.769    
                         arrival time                          -2.129    
  -------------------------------------------------------------------
                         slack                                 36.639    

Slack (MET) :             36.943ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.518ns (20.737%)  route 1.980ns (79.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.980     1.827    U3/inst/encg/AR[0]
    SLICE_X107Y131       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X107Y131       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.088    39.175    
    SLICE_X107Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                 36.943    

Slack (MET) :             37.416ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X109Y131       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X109Y131       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.088    39.175    
    SLICE_X109Y131       FDCE (Recov_fdce_C_CLR)     -0.405    38.770    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.770    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.416    

Slack (MET) :             37.502ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.518ns (25.576%)  route 1.507ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 38.678 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.507     1.354    U3/inst/encg/AR[0]
    SLICE_X108Y131       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.847    38.678    U3/inst/encg/pix_clk
    SLICE_X108Y131       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    39.263    
                         clock uncertainty           -0.088    39.175    
    SLICE_X108Y131       FDCE (Recov_fdce_C_CLR)     -0.319    38.856    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.856    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 37.502    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.816    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.518ns (27.368%)  route 1.375ns (72.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.375     1.221    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.849    38.680    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    39.265    
                         clock uncertainty           -0.088    39.177    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    38.816    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -1.221    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.625ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.763    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.625    

Slack (MET) :             37.625ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.763    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.625    

Slack (MET) :             37.625ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encb/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.633%)  route 1.291ns (71.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         2.045    -0.671    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.518    -0.153 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.291     1.138    U3/inst/encb/AR[0]
    SLICE_X109Y125       FDCE                                         f  U3/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    34.728 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    36.740    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         1.840    38.671    U3/inst/encb/pix_clk
    SLICE_X109Y125       FDCE                                         r  U3/inst/encb/dout_reg[3]/C
                         clock pessimism              0.584    39.256    
                         clock uncertainty           -0.088    39.168    
    SLICE_X109Y125       FDCE (Recov_fdce_C_CLR)     -0.405    38.763    U3/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 37.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.268%)  route 0.176ns (51.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.176    -0.181    U3/inst/encr/AR[0]
    SLICE_X108Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X108Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X108Y119       FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X112Y120       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X112Y120       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y120       FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.380%)  route 0.206ns (55.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.206    -0.151    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X110Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.834%)  route 0.219ns (57.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X112Y119       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y119       FDPE (Prop_fdpe_C_Q)         0.164    -0.357 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.219    -0.138    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=203, routed)         0.983    -0.757    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X113Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.462    





