{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697524469772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697524469772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 00:34:29 2023 " "Processing started: Tue Oct 17 00:34:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697524469772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524469772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524469772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697524470203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697524470203 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga.sv " "Can't analyze file -- file vga.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479520 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vgaController.sv " "Can't analyze file -- file vgaController.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479522 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "videoGen.sv " "Can't analyze file -- file videoGen.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479524 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rectgen.sv " "Can't analyze file -- file rectgen.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll.sv " "Can't analyze file -- file pll.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479528 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_vga.sv " "Can't analyze file -- file tb_vga.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479530 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "decoder.sv " "Can't analyze file -- file decoder.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697524479532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board.sv 1 1 " "Found 1 design units, including 1 entities, in source file board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board " "Found entity 1: board" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697524479537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_board.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_board " "Found entity 1: tb_board" {  } { { "tb_board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/tb_board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697524479541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bombGenerator " "Found entity 1: bombGenerator" {  } { { "bombGenerator.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/bombGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697524479543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameBoard " "Found entity 1: GameBoard" {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697524479547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tb_board.sv(23) " "Verilog HDL Implicit Net warning at tb_board.sv(23): created implicit net for \"reset\"" {  } { { "tb_board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/tb_board.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697524479547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_board " "Elaborating entity \"tb_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697524479588 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_board.sv(27) " "Verilog HDL warning at tb_board.sv(27): assignments to clk create a combinational loop" {  } { { "tb_board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/tb_board.sv" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1697524479589 "|tb_board"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "------------------------------------------------------------------------------- tb_board.sv(40) " "Verilog HDL Display System Task info at tb_board.sv(40): -------------------------------------------------------------------------------" {  } { { "tb_board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/tb_board.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479589 "|tb_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board board:board_inst " "Elaborating entity \"board\" for hierarchy \"board:board_inst\"" {  } { { "tb_board.sv" "board_inst" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/tb_board.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697524479590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameBoardMine board.sv(24) " "Verilog HDL or VHDL warning at board.sv(24): object \"gameBoardMine\" assigned a value but never read" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameBoardRevealed board.sv(25) " "Verilog HDL or VHDL warning at board.sv(25): object \"gameBoardRevealed\" assigned a value but never read" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gameBoardAdjacent board.sv(26) " "Verilog HDL or VHDL warning at board.sv(26): object \"gameBoardAdjacent\" assigned a value but never read" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x board.sv(97) " "Verilog HDL Always Construct warning at board.sv(97): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x board.sv(101) " "Verilog HDL Always Construct warning at board.sv(101): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y board.sv(106) " "Verilog HDL Always Construct warning at board.sv(106): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y board.sv(110) " "Verilog HDL Always Construct warning at board.sv(110): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x board.sv(94) " "Verilog HDL Always Construct warning at board.sv(94): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y board.sv(94) " "Verilog HDL Always Construct warning at board.sv(94): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "board.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 "|tb_board|board:board_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gameBoardAdjacent " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gameBoardAdjacent\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697524479596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bombGenerator board:board_inst\|bombGenerator:bombGenerator_inst " "Elaborating entity \"bombGenerator\" for hierarchy \"board:board_inst\|bombGenerator:bombGenerator_inst\"" {  } { { "board.sv" "bombGenerator_inst" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697524479597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameBoard board:board_inst\|GameBoard:GameBoard_ins " "Elaborating entity \"GameBoard\" for hierarchy \"board:board_inst\|GameBoard:GameBoard_ins\"" {  } { { "board.sv" "GameBoard_ins" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/board.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697524479599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 GameBoard.sv(20) " "Verilog HDL assignment warning at GameBoard.sv(20): truncated value with size 4 to match size of target (1)" {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 "|tb_board|board:board_inst|GameBoard:GameBoard_ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "It changed: GameBoard.sv(21) " "Verilog HDL Display System Task info at GameBoard.sv(21): It changed:" {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 "|tb_board|board:board_inst|GameBoard:GameBoard_ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1'b. GameBoard.sv(22) " "Verilog HDL Display System Task info at GameBoard.sv(22): 1'b." {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 "|tb_board|board:board_inst|GameBoard:GameBoard_ins"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Empty board GameBoard.sv(30) " "Verilog HDL Display System Task info at GameBoard.sv(30): Empty board" {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 "|tb_board|board:board_inst|GameBoard:GameBoard_ins"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "previousTotalMines GameBoard.sv(19) " "Verilog HDL warning at GameBoard.sv(19): initial value for variable previousTotalMines should be constant" {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 "|tb_board|board:board_inst|GameBoard:GameBoard_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 GameBoard.sv(40) " "Verilog HDL assignment warning at GameBoard.sv(40): truncated value with size 4 to match size of target (1)" {  } { { "GameBoard.sv" "" { Text "C:/Users/pepev/OneDrive/Documentos/GitHub/drayodigital_design-_lab-_2023/laboratorio4/GameBoard.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 "|tb_board|board:board_inst|GameBoard:GameBoard_ins"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gameBoardAdjacent " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gameBoardAdjacent\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gameBoardAdjacent " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gameBoardAdjacent\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1697524479629 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1697524480391 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697524480522 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 00:34:40 2023 " "Processing ended: Tue Oct 17 00:34:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697524480522 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697524480522 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697524480522 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697524480522 ""}
