@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FA352 |Not using the Clearbox flow might affect timing correlation and Quality of Results (QoR).
@W: FX107 :"/home/nmh6120/ce387/CE392/rtl/fifo.sv":35:4:35:12|RAM grayscale_fifo_inst.fifo_buf[7:0] (in view: work.lanedetect_top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MT420 |Found inferred clock lanedetect_top|i_CLK with period 10.00ns. Please declare a user-defined clock on port i_CLK.
