// Seed: 1487867356
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endprogram
module module_1 #(
    parameter id_19 = 32'd13,
    parameter id_27 = 32'd68,
    parameter id_6  = 32'd90,
    parameter id_9  = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    .id_30(_id_9),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29
);
  inout logic [7:0] id_29;
  inout wire id_28;
  inout wire _id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  module_0 modCall_1 (
      id_24,
      id_11,
      id_28,
      id_8,
      id_8
  );
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire _id_19;
  inout wire id_18;
  inout logic [7:0] id_17;
  output wire id_16;
  inout reg id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire _id_9;
  inout wor id_8;
  input wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_29[~id_6==?-1'h0] = id_8;
  assign id_8 = -1 == id_1;
  tri0 [1 : 1 'b0] id_31 = id_6 ? id_12 == id_27 : id_28;
  always @(posedge 1 !=? -1) begin : LABEL_0
    id_15 <= #id_17 id_6 - -1;
  end
  tri0 [1 : -1  <  id_9] id_32 = 1'b0;
  wire id_33;
  ;
  logic id_34;
  assign id_18 = id_19;
  tri0 [id_9 : id_27] id_35 = -1 == id_30, id_36 = id_30, id_37 = id_7 | -1 ? 1'b0 == 1 : -1;
  logic id_38;
  assign id_17[-1] = id_17 == 1'd0;
endmodule
