<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Uotghs Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Uotghs Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___u_o_t_g_h_s.html">USB On-The-Go Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aac54a8a238fc4b82bc61085a7e5b6b7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aac54a8a238fc4b82bc61085a7e5b6b7b">UOTGHS_DEVCTRL</a></td></tr>
<tr class="memdesc:aac54a8a238fc4b82bc61085a7e5b6b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0000) Device General Control Register  <a href="#aac54a8a238fc4b82bc61085a7e5b6b7b">More...</a><br /></td></tr>
<tr class="separator:aac54a8a238fc4b82bc61085a7e5b6b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8805413ef6b61a54bde646a496b9cc1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a8805413ef6b61a54bde646a496b9cc1b">UOTGHS_DEVISR</a></td></tr>
<tr class="memdesc:a8805413ef6b61a54bde646a496b9cc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0004) Device Global Interrupt Status Register  <a href="#a8805413ef6b61a54bde646a496b9cc1b">More...</a><br /></td></tr>
<tr class="separator:a8805413ef6b61a54bde646a496b9cc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8f5b18378211ff35ade68d9ab10449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a5f8f5b18378211ff35ade68d9ab10449">UOTGHS_DEVICR</a></td></tr>
<tr class="memdesc:a5f8f5b18378211ff35ade68d9ab10449"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0008) Device Global Interrupt Clear Register  <a href="#a5f8f5b18378211ff35ade68d9ab10449">More...</a><br /></td></tr>
<tr class="separator:a5f8f5b18378211ff35ade68d9ab10449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d83df1cf3e6d1099e830cf5e0dc84a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ae2d83df1cf3e6d1099e830cf5e0dc84a">UOTGHS_DEVIFR</a></td></tr>
<tr class="memdesc:ae2d83df1cf3e6d1099e830cf5e0dc84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x000C) Device Global Interrupt Set Register  <a href="#ae2d83df1cf3e6d1099e830cf5e0dc84a">More...</a><br /></td></tr>
<tr class="separator:ae2d83df1cf3e6d1099e830cf5e0dc84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cf0f1c3dc635274da469c02bb96e10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a35cf0f1c3dc635274da469c02bb96e10">UOTGHS_DEVIMR</a></td></tr>
<tr class="memdesc:a35cf0f1c3dc635274da469c02bb96e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0010) Device Global Interrupt Mask Register  <a href="#a35cf0f1c3dc635274da469c02bb96e10">More...</a><br /></td></tr>
<tr class="separator:a35cf0f1c3dc635274da469c02bb96e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d1f51a0cd4a2573b16458a286cfc49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a89d1f51a0cd4a2573b16458a286cfc49">UOTGHS_DEVIDR</a></td></tr>
<tr class="memdesc:a89d1f51a0cd4a2573b16458a286cfc49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0014) Device Global Interrupt Disable Register  <a href="#a89d1f51a0cd4a2573b16458a286cfc49">More...</a><br /></td></tr>
<tr class="separator:a89d1f51a0cd4a2573b16458a286cfc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fcb255e51a11f3cbdbff058d90efd23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a6fcb255e51a11f3cbdbff058d90efd23">UOTGHS_DEVIER</a></td></tr>
<tr class="memdesc:a6fcb255e51a11f3cbdbff058d90efd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0018) Device Global Interrupt Enable Register  <a href="#a6fcb255e51a11f3cbdbff058d90efd23">More...</a><br /></td></tr>
<tr class="separator:a6fcb255e51a11f3cbdbff058d90efd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263bfc337d44d840ce827fc96568c155"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a263bfc337d44d840ce827fc96568c155">UOTGHS_DEVEPT</a></td></tr>
<tr class="memdesc:a263bfc337d44d840ce827fc96568c155"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x001C) Device Endpoint Register  <a href="#a263bfc337d44d840ce827fc96568c155">More...</a><br /></td></tr>
<tr class="separator:a263bfc337d44d840ce827fc96568c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eaf892cc8aba02bef97937fa42ed5b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a8eaf892cc8aba02bef97937fa42ed5b2">UOTGHS_DEVFNUM</a></td></tr>
<tr class="memdesc:a8eaf892cc8aba02bef97937fa42ed5b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0020) Device Frame Number Register  <a href="#a8eaf892cc8aba02bef97937fa42ed5b2">More...</a><br /></td></tr>
<tr class="separator:a8eaf892cc8aba02bef97937fa42ed5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af051150a852c24c3b17b0aa23453ebb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#af051150a852c24c3b17b0aa23453ebb8">Reserved1</a> [55]</td></tr>
<tr class="separator:af051150a852c24c3b17b0aa23453ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3542a017401dfe95cda21c72031594a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a3542a017401dfe95cda21c72031594a9">UOTGHS_DEVEPTCFG</a> [10]</td></tr>
<tr class="memdesc:a3542a017401dfe95cda21c72031594a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0)  <a href="#a3542a017401dfe95cda21c72031594a9">More...</a><br /></td></tr>
<tr class="separator:a3542a017401dfe95cda21c72031594a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823db3468978991b73e878d603de39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a1823db3468978991b73e878d603de39a">Reserved2</a> [2]</td></tr>
<tr class="separator:a1823db3468978991b73e878d603de39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196644ab79d1095e616c5e1d7cb0e3d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a196644ab79d1095e616c5e1d7cb0e3d1">UOTGHS_DEVEPTISR</a> [10]</td></tr>
<tr class="memdesc:a196644ab79d1095e616c5e1d7cb0e3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x130) Device Endpoint Status Register (n = 0)  <a href="#a196644ab79d1095e616c5e1d7cb0e3d1">More...</a><br /></td></tr>
<tr class="separator:a196644ab79d1095e616c5e1d7cb0e3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d75b282aabcd2648d7af836e127a19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a82d75b282aabcd2648d7af836e127a19">Reserved3</a> [2]</td></tr>
<tr class="separator:a82d75b282aabcd2648d7af836e127a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a1c819fb906e005ab99d654cbaeaf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a38a1c819fb906e005ab99d654cbaeaf8">UOTGHS_DEVEPTICR</a> [10]</td></tr>
<tr class="memdesc:a38a1c819fb906e005ab99d654cbaeaf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0)  <a href="#a38a1c819fb906e005ab99d654cbaeaf8">More...</a><br /></td></tr>
<tr class="separator:a38a1c819fb906e005ab99d654cbaeaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab0e8a3406d95bd623540a330ca19aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a6ab0e8a3406d95bd623540a330ca19aa">Reserved4</a> [2]</td></tr>
<tr class="separator:a6ab0e8a3406d95bd623540a330ca19aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f7dfb99752384a262a3c136ef5dbf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ad6f7dfb99752384a262a3c136ef5dbf9">UOTGHS_DEVEPTIFR</a> [10]</td></tr>
<tr class="memdesc:ad6f7dfb99752384a262a3c136ef5dbf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x190) Device Endpoint Set Register (n = 0)  <a href="#ad6f7dfb99752384a262a3c136ef5dbf9">More...</a><br /></td></tr>
<tr class="separator:ad6f7dfb99752384a262a3c136ef5dbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32abc736ec43165657760c8bdd208f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ab32abc736ec43165657760c8bdd208f2">Reserved5</a> [2]</td></tr>
<tr class="separator:ab32abc736ec43165657760c8bdd208f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc44f0fbf8044907fc7d9f2427c50a80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#abc44f0fbf8044907fc7d9f2427c50a80">UOTGHS_DEVEPTIMR</a> [10]</td></tr>
<tr class="memdesc:abc44f0fbf8044907fc7d9f2427c50a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0)  <a href="#abc44f0fbf8044907fc7d9f2427c50a80">More...</a><br /></td></tr>
<tr class="separator:abc44f0fbf8044907fc7d9f2427c50a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a0ac152fc2dfc5994c48af92b0ea92212">Reserved6</a> [2]</td></tr>
<tr class="separator:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26eed9d10b9acd4954b936f6b688dad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ab26eed9d10b9acd4954b936f6b688dad">UOTGHS_DEVEPTIER</a> [10]</td></tr>
<tr class="memdesc:ab26eed9d10b9acd4954b936f6b688dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0)  <a href="#ab26eed9d10b9acd4954b936f6b688dad">More...</a><br /></td></tr>
<tr class="separator:ab26eed9d10b9acd4954b936f6b688dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccb9088df1b35c589bdf03b7146224f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a2ccb9088df1b35c589bdf03b7146224f">Reserved7</a> [2]</td></tr>
<tr class="separator:a2ccb9088df1b35c589bdf03b7146224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f349a96426a412d10242ea76fa01cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a17f349a96426a412d10242ea76fa01cb">UOTGHS_DEVEPTIDR</a> [10]</td></tr>
<tr class="memdesc:a17f349a96426a412d10242ea76fa01cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0)  <a href="#a17f349a96426a412d10242ea76fa01cb">More...</a><br /></td></tr>
<tr class="separator:a17f349a96426a412d10242ea76fa01cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd83bfd9dce20388aa011a89f166fc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a3dd83bfd9dce20388aa011a89f166fc8">Reserved8</a> [50]</td></tr>
<tr class="separator:a3dd83bfd9dce20388aa011a89f166fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1849e349fe289b6ea77d688f40f8a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_uotghs_devdma.html">UotghsDevdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ad1849e349fe289b6ea77d688f40f8a9c">UOTGHS_DEVDMA</a> [<a class="el" href="group___s_a_m3_x_a___u_o_t_g_h_s.html#gafe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:ad1849e349fe289b6ea77d688f40f8a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x310) n = 1 .. 7  <a href="#ad1849e349fe289b6ea77d688f40f8a9c">More...</a><br /></td></tr>
<tr class="separator:ad1849e349fe289b6ea77d688f40f8a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea62be2f728cd31fb549803761e0d0f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aea62be2f728cd31fb549803761e0d0f2">Reserved9</a> [32]</td></tr>
<tr class="separator:aea62be2f728cd31fb549803761e0d0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc8f874fa8aaeea8ec51f7b7bab8392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aafc8f874fa8aaeea8ec51f7b7bab8392">UOTGHS_HSTCTRL</a></td></tr>
<tr class="memdesc:aafc8f874fa8aaeea8ec51f7b7bab8392"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0400) Host General Control Register  <a href="#aafc8f874fa8aaeea8ec51f7b7bab8392">More...</a><br /></td></tr>
<tr class="separator:aafc8f874fa8aaeea8ec51f7b7bab8392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0820b6e567c007971e94421bd80fe8dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a0820b6e567c007971e94421bd80fe8dc">UOTGHS_HSTISR</a></td></tr>
<tr class="memdesc:a0820b6e567c007971e94421bd80fe8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0404) Host Global Interrupt Status Register  <a href="#a0820b6e567c007971e94421bd80fe8dc">More...</a><br /></td></tr>
<tr class="separator:a0820b6e567c007971e94421bd80fe8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2ab38363c2905895c7c26aeb8566b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#adc2ab38363c2905895c7c26aeb8566b7">UOTGHS_HSTICR</a></td></tr>
<tr class="memdesc:adc2ab38363c2905895c7c26aeb8566b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0408) Host Global Interrupt Clear Register  <a href="#adc2ab38363c2905895c7c26aeb8566b7">More...</a><br /></td></tr>
<tr class="separator:adc2ab38363c2905895c7c26aeb8566b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede40774c5a4e7c031c0fb67a3e3b37c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aede40774c5a4e7c031c0fb67a3e3b37c">UOTGHS_HSTIFR</a></td></tr>
<tr class="memdesc:aede40774c5a4e7c031c0fb67a3e3b37c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x040C) Host Global Interrupt Set Register  <a href="#aede40774c5a4e7c031c0fb67a3e3b37c">More...</a><br /></td></tr>
<tr class="separator:aede40774c5a4e7c031c0fb67a3e3b37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa12127ea91f80ef74513496ed71e04d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aa12127ea91f80ef74513496ed71e04d4">UOTGHS_HSTIMR</a></td></tr>
<tr class="memdesc:aa12127ea91f80ef74513496ed71e04d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0410) Host Global Interrupt Mask Register  <a href="#aa12127ea91f80ef74513496ed71e04d4">More...</a><br /></td></tr>
<tr class="separator:aa12127ea91f80ef74513496ed71e04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2aa238ceaef0bd2a354dc8b6535ae4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a0f2aa238ceaef0bd2a354dc8b6535ae4">UOTGHS_HSTIDR</a></td></tr>
<tr class="memdesc:a0f2aa238ceaef0bd2a354dc8b6535ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0414) Host Global Interrupt Disable Register  <a href="#a0f2aa238ceaef0bd2a354dc8b6535ae4">More...</a><br /></td></tr>
<tr class="separator:a0f2aa238ceaef0bd2a354dc8b6535ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a68e5ffa9584cbb4c894213c0156c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a93a68e5ffa9584cbb4c894213c0156c2">UOTGHS_HSTIER</a></td></tr>
<tr class="memdesc:a93a68e5ffa9584cbb4c894213c0156c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0418) Host Global Interrupt Enable Register  <a href="#a93a68e5ffa9584cbb4c894213c0156c2">More...</a><br /></td></tr>
<tr class="separator:a93a68e5ffa9584cbb4c894213c0156c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ca7a029c9f6dad06b347ace3882897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#af1ca7a029c9f6dad06b347ace3882897">UOTGHS_HSTPIP</a></td></tr>
<tr class="memdesc:af1ca7a029c9f6dad06b347ace3882897"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0041C) Host Pipe Register  <a href="#af1ca7a029c9f6dad06b347ace3882897">More...</a><br /></td></tr>
<tr class="separator:af1ca7a029c9f6dad06b347ace3882897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4245073e6e5b558f42fdafc59fc4ce7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a4245073e6e5b558f42fdafc59fc4ce7e">UOTGHS_HSTFNUM</a></td></tr>
<tr class="memdesc:a4245073e6e5b558f42fdafc59fc4ce7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0420) Host Frame Number Register  <a href="#a4245073e6e5b558f42fdafc59fc4ce7e">More...</a><br /></td></tr>
<tr class="separator:a4245073e6e5b558f42fdafc59fc4ce7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1885f906962755bc8a6cca999edefd46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a1885f906962755bc8a6cca999edefd46">UOTGHS_HSTADDR1</a></td></tr>
<tr class="memdesc:a1885f906962755bc8a6cca999edefd46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0424) Host Address 1 Register  <a href="#a1885f906962755bc8a6cca999edefd46">More...</a><br /></td></tr>
<tr class="separator:a1885f906962755bc8a6cca999edefd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901eab9bdb99389962bf0e05635ac140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a901eab9bdb99389962bf0e05635ac140">UOTGHS_HSTADDR2</a></td></tr>
<tr class="memdesc:a901eab9bdb99389962bf0e05635ac140"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0428) Host Address 2 Register  <a href="#a901eab9bdb99389962bf0e05635ac140">More...</a><br /></td></tr>
<tr class="separator:a901eab9bdb99389962bf0e05635ac140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ce530b2b0e1ecead3068b14b8126c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aa5ce530b2b0e1ecead3068b14b8126c2">UOTGHS_HSTADDR3</a></td></tr>
<tr class="memdesc:aa5ce530b2b0e1ecead3068b14b8126c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x042C) Host Address 3 Register  <a href="#aa5ce530b2b0e1ecead3068b14b8126c2">More...</a><br /></td></tr>
<tr class="separator:aa5ce530b2b0e1ecead3068b14b8126c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555d37385f39e0aeb363d79945fab348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a555d37385f39e0aeb363d79945fab348">Reserved10</a> [52]</td></tr>
<tr class="separator:a555d37385f39e0aeb363d79945fab348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01ef7e8b140e60e09479f6cc1552e0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ad01ef7e8b140e60e09479f6cc1552e0f">UOTGHS_HSTPIPCFG</a> [10]</td></tr>
<tr class="memdesc:ad01ef7e8b140e60e09479f6cc1552e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0)  <a href="#ad01ef7e8b140e60e09479f6cc1552e0f">More...</a><br /></td></tr>
<tr class="separator:ad01ef7e8b140e60e09479f6cc1552e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a144f40cd12136e502b0893dfdab82aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a144f40cd12136e502b0893dfdab82aa4">Reserved11</a> [2]</td></tr>
<tr class="separator:a144f40cd12136e502b0893dfdab82aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b264a344c30ef9cb6c7c3a55cdeb9d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a8b264a344c30ef9cb6c7c3a55cdeb9d6">UOTGHS_HSTPIPISR</a> [10]</td></tr>
<tr class="memdesc:a8b264a344c30ef9cb6c7c3a55cdeb9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x530) Host Pipe Status Register (n = 0)  <a href="#a8b264a344c30ef9cb6c7c3a55cdeb9d6">More...</a><br /></td></tr>
<tr class="separator:a8b264a344c30ef9cb6c7c3a55cdeb9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0d4ef16fae89597277c656d63e5875"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aec0d4ef16fae89597277c656d63e5875">Reserved12</a> [2]</td></tr>
<tr class="separator:aec0d4ef16fae89597277c656d63e5875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad836a01c40373a7e2c0d3f381f6fdcec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ad836a01c40373a7e2c0d3f381f6fdcec">UOTGHS_HSTPIPICR</a> [10]</td></tr>
<tr class="memdesc:ad836a01c40373a7e2c0d3f381f6fdcec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x560) Host Pipe Clear Register (n = 0)  <a href="#ad836a01c40373a7e2c0d3f381f6fdcec">More...</a><br /></td></tr>
<tr class="separator:ad836a01c40373a7e2c0d3f381f6fdcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f2e6848a80c6cbc5c82898da3b21e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ad2f2e6848a80c6cbc5c82898da3b21e1">Reserved13</a> [2]</td></tr>
<tr class="separator:ad2f2e6848a80c6cbc5c82898da3b21e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f81163de9932b4ae44f4d66baa52d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a53f81163de9932b4ae44f4d66baa52d6">UOTGHS_HSTPIPIFR</a> [10]</td></tr>
<tr class="memdesc:a53f81163de9932b4ae44f4d66baa52d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x590) Host Pipe Set Register (n = 0)  <a href="#a53f81163de9932b4ae44f4d66baa52d6">More...</a><br /></td></tr>
<tr class="separator:a53f81163de9932b4ae44f4d66baa52d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56292575de4ecaa80ec9fc10be496d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ab56292575de4ecaa80ec9fc10be496d9">Reserved14</a> [2]</td></tr>
<tr class="separator:ab56292575de4ecaa80ec9fc10be496d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82892917c3cdfc3141fe96452bb8cf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ab82892917c3cdfc3141fe96452bb8cf8">UOTGHS_HSTPIPIMR</a> [10]</td></tr>
<tr class="memdesc:ab82892917c3cdfc3141fe96452bb8cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0)  <a href="#ab82892917c3cdfc3141fe96452bb8cf8">More...</a><br /></td></tr>
<tr class="separator:ab82892917c3cdfc3141fe96452bb8cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a37fa6eb833c5be9f90fc4fbe1988ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a5a37fa6eb833c5be9f90fc4fbe1988ca">Reserved15</a> [2]</td></tr>
<tr class="separator:a5a37fa6eb833c5be9f90fc4fbe1988ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5233c863187800991955013d3ae4376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ab5233c863187800991955013d3ae4376">UOTGHS_HSTPIPIER</a> [10]</td></tr>
<tr class="memdesc:ab5233c863187800991955013d3ae4376"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0)  <a href="#ab5233c863187800991955013d3ae4376">More...</a><br /></td></tr>
<tr class="separator:ab5233c863187800991955013d3ae4376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6462bc7edefd5726c5b9496198c578d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a6462bc7edefd5726c5b9496198c578d7">Reserved16</a> [2]</td></tr>
<tr class="separator:a6462bc7edefd5726c5b9496198c578d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a567b27315f2a88cd83e4a0bc3f711d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a4a567b27315f2a88cd83e4a0bc3f711d">UOTGHS_HSTPIPIDR</a> [10]</td></tr>
<tr class="memdesc:a4a567b27315f2a88cd83e4a0bc3f711d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x620) Host Pipe Disable Register (n = 0)  <a href="#a4a567b27315f2a88cd83e4a0bc3f711d">More...</a><br /></td></tr>
<tr class="separator:a4a567b27315f2a88cd83e4a0bc3f711d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcaaf826a4331366e474d3fee6c5b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a8fcaaf826a4331366e474d3fee6c5b09">Reserved17</a> [2]</td></tr>
<tr class="separator:a8fcaaf826a4331366e474d3fee6c5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33e07af6ea9b30ed602f90f6afd5d24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ac33e07af6ea9b30ed602f90f6afd5d24">UOTGHS_HSTPIPINRQ</a> [10]</td></tr>
<tr class="memdesc:ac33e07af6ea9b30ed602f90f6afd5d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0)  <a href="#ac33e07af6ea9b30ed602f90f6afd5d24">More...</a><br /></td></tr>
<tr class="separator:ac33e07af6ea9b30ed602f90f6afd5d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337762744dbaa3cc448f63bca69a590f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a337762744dbaa3cc448f63bca69a590f">Reserved18</a> [2]</td></tr>
<tr class="separator:a337762744dbaa3cc448f63bca69a590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a11c504544b1af8f2c6f34f0b945e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ad4a11c504544b1af8f2c6f34f0b945e6">UOTGHS_HSTPIPERR</a> [10]</td></tr>
<tr class="memdesc:ad4a11c504544b1af8f2c6f34f0b945e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x680) Host Pipe Error Register (n = 0)  <a href="#ad4a11c504544b1af8f2c6f34f0b945e6">More...</a><br /></td></tr>
<tr class="separator:ad4a11c504544b1af8f2c6f34f0b945e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add764c62fbc10bfcf790c26d378215ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#add764c62fbc10bfcf790c26d378215ad">Reserved19</a> [26]</td></tr>
<tr class="separator:add764c62fbc10bfcf790c26d378215ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440d0545985de85eb4b95ddd1adc5ae1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_uotghs_hstdma.html">UotghsHstdma</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a440d0545985de85eb4b95ddd1adc5ae1">UOTGHS_HSTDMA</a> [<a class="el" href="group___s_a_m3_x_a___u_o_t_g_h_s.html#gab3744fbfcaacd692983a0efb792b51f4">UOTGHSHSTDMA_NUMBER</a>]</td></tr>
<tr class="memdesc:a440d0545985de85eb4b95ddd1adc5ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x710) n = 1 .. 7  <a href="#a440d0545985de85eb4b95ddd1adc5ae1">More...</a><br /></td></tr>
<tr class="separator:a440d0545985de85eb4b95ddd1adc5ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b66e103d16383ee59693f561a188e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#af8b66e103d16383ee59693f561a188e8">Reserved20</a> [32]</td></tr>
<tr class="separator:af8b66e103d16383ee59693f561a188e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6b8d9c4e94517d6fd1bfa285e843f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#aaf6b8d9c4e94517d6fd1bfa285e843f9">UOTGHS_CTRL</a></td></tr>
<tr class="memdesc:aaf6b8d9c4e94517d6fd1bfa285e843f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0800) General Control Register  <a href="#aaf6b8d9c4e94517d6fd1bfa285e843f9">More...</a><br /></td></tr>
<tr class="separator:aaf6b8d9c4e94517d6fd1bfa285e843f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a702c662262aec00f636dda04aac3a27c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a702c662262aec00f636dda04aac3a27c">UOTGHS_SR</a></td></tr>
<tr class="memdesc:a702c662262aec00f636dda04aac3a27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0804) General Status Register  <a href="#a702c662262aec00f636dda04aac3a27c">More...</a><br /></td></tr>
<tr class="separator:a702c662262aec00f636dda04aac3a27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ff9d641f9c22f30ef39bdc8ab7bc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a32ff9d641f9c22f30ef39bdc8ab7bc8f">UOTGHS_SCR</a></td></tr>
<tr class="memdesc:a32ff9d641f9c22f30ef39bdc8ab7bc8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0808) General Status Clear Register  <a href="#a32ff9d641f9c22f30ef39bdc8ab7bc8f">More...</a><br /></td></tr>
<tr class="separator:a32ff9d641f9c22f30ef39bdc8ab7bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab964e742ddb77da57b241789ade523ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#ab964e742ddb77da57b241789ade523ad">UOTGHS_SFR</a></td></tr>
<tr class="memdesc:ab964e742ddb77da57b241789ade523ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x080C) General Status Set Register  <a href="#ab964e742ddb77da57b241789ade523ad">More...</a><br /></td></tr>
<tr class="separator:ab964e742ddb77da57b241789ade523ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb414d348956db44b482c519c3f9fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a5eb414d348956db44b482c519c3f9fd0">Reserved21</a> [7]</td></tr>
<tr class="separator:a5eb414d348956db44b482c519c3f9fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64709c95c8ef6b179122f1817e6dbe19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs.html#a64709c95c8ef6b179122f1817e6dbe19">UOTGHS_FSM</a></td></tr>
<tr class="memdesc:a64709c95c8ef6b179122f1817e6dbe19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x082C) General Finite State Machine Register  <a href="#a64709c95c8ef6b179122f1817e6dbe19">More...</a><br /></td></tr>
<tr class="separator:a64709c95c8ef6b179122f1817e6dbe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00062">62</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af051150a852c24c3b17b0aa23453ebb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af051150a852c24c3b17b0aa23453ebb8">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00072">72</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a555d37385f39e0aeb363d79945fab348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555d37385f39e0aeb363d79945fab348">&#9670;&nbsp;</a></span>Reserved10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved10[52]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00101">101</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a144f40cd12136e502b0893dfdab82aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a144f40cd12136e502b0893dfdab82aa4">&#9670;&nbsp;</a></span>Reserved11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved11[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00103">103</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aec0d4ef16fae89597277c656d63e5875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0d4ef16fae89597277c656d63e5875">&#9670;&nbsp;</a></span>Reserved12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved12[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00105">105</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ad2f2e6848a80c6cbc5c82898da3b21e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f2e6848a80c6cbc5c82898da3b21e1">&#9670;&nbsp;</a></span>Reserved13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved13[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00107">107</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ab56292575de4ecaa80ec9fc10be496d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab56292575de4ecaa80ec9fc10be496d9">&#9670;&nbsp;</a></span>Reserved14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved14[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00109">109</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a5a37fa6eb833c5be9f90fc4fbe1988ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a37fa6eb833c5be9f90fc4fbe1988ca">&#9670;&nbsp;</a></span>Reserved15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved15[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00111">111</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a6462bc7edefd5726c5b9496198c578d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6462bc7edefd5726c5b9496198c578d7">&#9670;&nbsp;</a></span>Reserved16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved16[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00113">113</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a8fcaaf826a4331366e474d3fee6c5b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcaaf826a4331366e474d3fee6c5b09">&#9670;&nbsp;</a></span>Reserved17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved17[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00115">115</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a337762744dbaa3cc448f63bca69a590f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337762744dbaa3cc448f63bca69a590f">&#9670;&nbsp;</a></span>Reserved18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved18[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00117">117</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="add764c62fbc10bfcf790c26d378215ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add764c62fbc10bfcf790c26d378215ad">&#9670;&nbsp;</a></span>Reserved19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved19[26]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00119">119</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a1823db3468978991b73e878d603de39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1823db3468978991b73e878d603de39a">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00074">74</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="af8b66e103d16383ee59693f561a188e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b66e103d16383ee59693f561a188e8">&#9670;&nbsp;</a></span>Reserved20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved20[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00121">121</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a5eb414d348956db44b482c519c3f9fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb414d348956db44b482c519c3f9fd0">&#9670;&nbsp;</a></span>Reserved21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved21[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00126">126</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a82d75b282aabcd2648d7af836e127a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d75b282aabcd2648d7af836e127a19">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00076">76</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a6ab0e8a3406d95bd623540a330ca19aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab0e8a3406d95bd623540a330ca19aa">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00078">78</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ab32abc736ec43165657760c8bdd208f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32abc736ec43165657760c8bdd208f2">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00080">80</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a0ac152fc2dfc5994c48af92b0ea92212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac152fc2dfc5994c48af92b0ea92212">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00082">82</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a2ccb9088df1b35c589bdf03b7146224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ccb9088df1b35c589bdf03b7146224f">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00084">84</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a3dd83bfd9dce20388aa011a89f166fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd83bfd9dce20388aa011a89f166fc8">&#9670;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved8[50]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00086">86</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aea62be2f728cd31fb549803761e0d0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea62be2f728cd31fb549803761e0d0f2">&#9670;&nbsp;</a></span>Reserved9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved9[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00088">88</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aaf6b8d9c4e94517d6fd1bfa285e843f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6b8d9c4e94517d6fd1bfa285e843f9">&#9670;&nbsp;</a></span>UOTGHS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0800) General Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00122">122</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aac54a8a238fc4b82bc61085a7e5b6b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac54a8a238fc4b82bc61085a7e5b6b7b">&#9670;&nbsp;</a></span>UOTGHS_DEVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_DEVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0000) Device General Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00063">63</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ad1849e349fe289b6ea77d688f40f8a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1849e349fe289b6ea77d688f40f8a9c">&#9670;&nbsp;</a></span>UOTGHS_DEVDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_uotghs_devdma.html">UotghsDevdma</a> UOTGHS_DEVDMA[<a class="el" href="group___s_a_m3_x_a___u_o_t_g_h_s.html#gafe17bdd9f434fb6094cae1424ac9fade">UOTGHSDEVDMA_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x310) n = 1 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00087">87</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a263bfc337d44d840ce827fc96568c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263bfc337d44d840ce827fc96568c155">&#9670;&nbsp;</a></span>UOTGHS_DEVEPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_DEVEPT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x001C) Device Endpoint Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00070">70</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a3542a017401dfe95cda21c72031594a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3542a017401dfe95cda21c72031594a9">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_DEVEPTCFG[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x100) Device Endpoint Configuration Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00073">73</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a38a1c819fb906e005ab99d654cbaeaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a1c819fb906e005ab99d654cbaeaf8">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVEPTICR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x160) Device Endpoint Clear Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00077">77</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a17f349a96426a412d10242ea76fa01cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f349a96426a412d10242ea76fa01cb">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVEPTIDR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x220) Device Endpoint Disable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00085">85</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ab26eed9d10b9acd4954b936f6b688dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26eed9d10b9acd4954b936f6b688dad">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVEPTIER[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x1F0) Device Endpoint Enable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00083">83</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ad6f7dfb99752384a262a3c136ef5dbf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f7dfb99752384a262a3c136ef5dbf9">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVEPTIFR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x190) Device Endpoint Set Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00079">79</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="abc44f0fbf8044907fc7d9f2427c50a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc44f0fbf8044907fc7d9f2427c50a80">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_DEVEPTIMR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x1C0) Device Endpoint Mask Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00081">81</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a196644ab79d1095e616c5e1d7cb0e3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a196644ab79d1095e616c5e1d7cb0e3d1">&#9670;&nbsp;</a></span>UOTGHS_DEVEPTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_DEVEPTISR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x130) Device Endpoint Status Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00075">75</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a8eaf892cc8aba02bef97937fa42ed5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eaf892cc8aba02bef97937fa42ed5b2">&#9670;&nbsp;</a></span>UOTGHS_DEVFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_DEVFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0020) Device Frame Number Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00071">71</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a5f8f5b18378211ff35ade68d9ab10449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8f5b18378211ff35ade68d9ab10449">&#9670;&nbsp;</a></span>UOTGHS_DEVICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0008) Device Global Interrupt Clear Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00065">65</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a89d1f51a0cd4a2573b16458a286cfc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d1f51a0cd4a2573b16458a286cfc49">&#9670;&nbsp;</a></span>UOTGHS_DEVIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0014) Device Global Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00068">68</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a6fcb255e51a11f3cbdbff058d90efd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fcb255e51a11f3cbdbff058d90efd23">&#9670;&nbsp;</a></span>UOTGHS_DEVIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0018) Device Global Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00069">69</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ae2d83df1cf3e6d1099e830cf5e0dc84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d83df1cf3e6d1099e830cf5e0dc84a">&#9670;&nbsp;</a></span>UOTGHS_DEVIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_DEVIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x000C) Device Global Interrupt Set Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00066">66</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a35cf0f1c3dc635274da469c02bb96e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35cf0f1c3dc635274da469c02bb96e10">&#9670;&nbsp;</a></span>UOTGHS_DEVIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_DEVIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0010) Device Global Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00067">67</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a8805413ef6b61a54bde646a496b9cc1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8805413ef6b61a54bde646a496b9cc1b">&#9670;&nbsp;</a></span>UOTGHS_DEVISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_DEVISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0004) Device Global Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00064">64</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a64709c95c8ef6b179122f1817e6dbe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64709c95c8ef6b179122f1817e6dbe19">&#9670;&nbsp;</a></span>UOTGHS_FSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_FSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x082C) General Finite State Machine Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00127">127</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a1885f906962755bc8a6cca999edefd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1885f906962755bc8a6cca999edefd46">&#9670;&nbsp;</a></span>UOTGHS_HSTADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0424) Host Address 1 Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00098">98</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a901eab9bdb99389962bf0e05635ac140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901eab9bdb99389962bf0e05635ac140">&#9670;&nbsp;</a></span>UOTGHS_HSTADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0428) Host Address 2 Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00099">99</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aa5ce530b2b0e1ecead3068b14b8126c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ce530b2b0e1ecead3068b14b8126c2">&#9670;&nbsp;</a></span>UOTGHS_HSTADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTADDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x042C) Host Address 3 Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00100">100</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aafc8f874fa8aaeea8ec51f7b7bab8392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc8f874fa8aaeea8ec51f7b7bab8392">&#9670;&nbsp;</a></span>UOTGHS_HSTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0400) Host General Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00089">89</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a440d0545985de85eb4b95ddd1adc5ae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440d0545985de85eb4b95ddd1adc5ae1">&#9670;&nbsp;</a></span>UOTGHS_HSTDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_uotghs_hstdma.html">UotghsHstdma</a> UOTGHS_HSTDMA[<a class="el" href="group___s_a_m3_x_a___u_o_t_g_h_s.html#gab3744fbfcaacd692983a0efb792b51f4">UOTGHSHSTDMA_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x710) n = 1 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00120">120</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a4245073e6e5b558f42fdafc59fc4ce7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4245073e6e5b558f42fdafc59fc4ce7e">&#9670;&nbsp;</a></span>UOTGHS_HSTFNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTFNUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0420) Host Frame Number Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00097">97</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="adc2ab38363c2905895c7c26aeb8566b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2ab38363c2905895c7c26aeb8566b7">&#9670;&nbsp;</a></span>UOTGHS_HSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0408) Host Global Interrupt Clear Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00091">91</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a0f2aa238ceaef0bd2a354dc8b6535ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f2aa238ceaef0bd2a354dc8b6535ae4">&#9670;&nbsp;</a></span>UOTGHS_HSTIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0414) Host Global Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00094">94</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a93a68e5ffa9584cbb4c894213c0156c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a68e5ffa9584cbb4c894213c0156c2">&#9670;&nbsp;</a></span>UOTGHS_HSTIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTIER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0418) Host Global Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00095">95</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aede40774c5a4e7c031c0fb67a3e3b37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede40774c5a4e7c031c0fb67a3e3b37c">&#9670;&nbsp;</a></span>UOTGHS_HSTIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTIFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x040C) Host Global Interrupt Set Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00092">92</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="aa12127ea91f80ef74513496ed71e04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12127ea91f80ef74513496ed71e04d4">&#9670;&nbsp;</a></span>UOTGHS_HSTIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_HSTIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0410) Host Global Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00093">93</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a0820b6e567c007971e94421bd80fe8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0820b6e567c007971e94421bd80fe8dc">&#9670;&nbsp;</a></span>UOTGHS_HSTISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_HSTISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0404) Host Global Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00090">90</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="af1ca7a029c9f6dad06b347ace3882897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ca7a029c9f6dad06b347ace3882897">&#9670;&nbsp;</a></span>UOTGHS_HSTPIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTPIP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0041C) Host Pipe Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00096">96</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ad01ef7e8b140e60e09479f6cc1552e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01ef7e8b140e60e09479f6cc1552e0f">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTPIPCFG[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x500) Host Pipe Configuration Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00102">102</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ad4a11c504544b1af8f2c6f34f0b945e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a11c504544b1af8f2c6f34f0b945e6">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTPIPERR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x680) Host Pipe Error Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00118">118</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ad836a01c40373a7e2c0d3f381f6fdcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad836a01c40373a7e2c0d3f381f6fdcec">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTPIPICR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x560) Host Pipe Clear Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00106">106</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a4a567b27315f2a88cd83e4a0bc3f711d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a567b27315f2a88cd83e4a0bc3f711d">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPIDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTPIPIDR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x620) Host Pipe Disable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00114">114</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ab5233c863187800991955013d3ae4376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5233c863187800991955013d3ae4376">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTPIPIER[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x5F0) Host Pipe Enable Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00112">112</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a53f81163de9932b4ae44f4d66baa52d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f81163de9932b4ae44f4d66baa52d6">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_HSTPIPIFR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x590) Host Pipe Set Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00108">108</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ab82892917c3cdfc3141fe96452bb8cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82892917c3cdfc3141fe96452bb8cf8">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_HSTPIPIMR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x5C0) Host Pipe Mask Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00110">110</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ac33e07af6ea9b30ed602f90f6afd5d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33e07af6ea9b30ed602f90f6afd5d24">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPINRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTPIPINRQ[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x650) Host Pipe IN Request Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00116">116</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a8b264a344c30ef9cb6c7c3a55cdeb9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b264a344c30ef9cb6c7c3a55cdeb9d6">&#9670;&nbsp;</a></span>UOTGHS_HSTPIPISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_HSTPIPISR[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x530) Host Pipe Status Register (n = 0) </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00104">104</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a32ff9d641f9c22f30ef39bdc8ab7bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ff9d641f9c22f30ef39bdc8ab7bc8f">&#9670;&nbsp;</a></span>UOTGHS_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0808) General Status Clear Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00124">124</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="ab964e742ddb77da57b241789ade523ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab964e742ddb77da57b241789ade523ad">&#9670;&nbsp;</a></span>UOTGHS_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UOTGHS_SFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x080C) General Status Set Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00125">125</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a702c662262aec00f636dda04aac3a27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a702c662262aec00f636dda04aac3a27c">&#9670;&nbsp;</a></span>UOTGHS_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UOTGHS_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs.html">Uotghs</a> Offset: 0x0804) General Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00123">123</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
