// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Mon Jul 12 09:58:02 2021
// Host        : Summit running 64-bit Ubuntu 18.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pfm_dynamic_dpa_mon0_0_sim_netlist.v
// Design      : pfm_dynamic_dpa_mon0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu200-fsgd2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF
   (axi_arready_reg_0,
    axi_wready_reg_0,
    axi_awready_reg_0,
    s_axi_bvalid,
    s_axi_rvalid,
    E,
    s_axi_awaddr_7_sp_1,
    s_axi_araddr_4_sp_1,
    sample_reg_rd_first_reg,
    s_axi_awaddr_4_sp_1,
    axi_wready_reg_1,
    D,
    s_axi_awaddr_5_sp_1,
    mon_resetn_0,
    p_1_in,
    reset_on_sample_read_reg,
    \s_axi_awaddr[7]_0 ,
    slv_reg_addr_vld,
    s_axi_awaddr_3_sp_1,
    axi_arready_reg_1,
    control_wr_en,
    s_axi_awvalid_0,
    s_axi_rdata,
    SR,
    mon_clk,
    axi_rvalid_reg_0,
    \sample_ctr_val_reg[63] ,
    sample_reg_rd_first,
    s_axi_awaddr,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_awvalid,
    \sample_data_reg[31] ,
    \sample_data_reg[31]_0 ,
    \sample_data_reg[30] ,
    \sample_data_reg[30]_0 ,
    \sample_data_reg[29] ,
    \sample_data_reg[29]_0 ,
    \sample_data_reg[28] ,
    \sample_data_reg[28]_0 ,
    \sample_data_reg[27] ,
    \sample_data_reg[27]_0 ,
    \sample_data_reg[26] ,
    \sample_data_reg[26]_0 ,
    \sample_data_reg[25] ,
    \sample_data_reg[25]_0 ,
    \sample_data_reg[24] ,
    \sample_data_reg[24]_0 ,
    \sample_data_reg[23] ,
    \sample_data_reg[23]_0 ,
    \sample_data_reg[22] ,
    \sample_data_reg[22]_0 ,
    \sample_data_reg[21] ,
    \sample_data_reg[21]_0 ,
    \sample_data_reg[20] ,
    \sample_data_reg[20]_0 ,
    \sample_data_reg[19] ,
    \sample_data_reg[19]_0 ,
    \sample_data_reg[18] ,
    \sample_data_reg[18]_0 ,
    \sample_data_reg[17] ,
    \sample_data_reg[17]_0 ,
    \sample_data_reg[16] ,
    \sample_data_reg[16]_0 ,
    \sample_data_reg[15] ,
    \sample_data_reg[15]_0 ,
    \sample_data_reg[14] ,
    \sample_data_reg[14]_0 ,
    \sample_data_reg[13] ,
    \sample_data_reg[13]_0 ,
    \sample_data_reg[12] ,
    \sample_data_reg[12]_0 ,
    \sample_data_reg[11] ,
    \sample_data_reg[11]_0 ,
    \sample_data_reg[10] ,
    \sample_data_reg[10]_0 ,
    \sample_data_reg[9] ,
    \sample_data_reg[9]_0 ,
    \sample_data_reg[8] ,
    \sample_data_reg[8]_0 ,
    \sample_data_reg[7] ,
    \sample_data_reg[7]_0 ,
    \sample_data_reg[6] ,
    \sample_data_reg[6]_0 ,
    \sample_data_reg[5] ,
    \sample_data_reg[5]_0 ,
    \sample_data_reg[4] ,
    \sample_data_reg[4]_0 ,
    \sample_data_reg[3] ,
    \sample_data_reg[3]_0 ,
    \sample_data_reg[2] ,
    \sample_data_reg[2]_0 ,
    \sample_data_reg[1] ,
    \sample_data_reg[1]_0 ,
    \sample_data_reg[0] ,
    \sample_data_reg[0]_0 ,
    mon_resetn,
    \Count_Out_i_reg[0] ,
    Q,
    s_axi_bready,
    \axi_rdata_reg[31]_0 ,
    \axi_rdata_reg[31]_1 );
  output axi_arready_reg_0;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output s_axi_bvalid;
  output s_axi_rvalid;
  output [0:0]E;
  output s_axi_awaddr_7_sp_1;
  output s_axi_araddr_4_sp_1;
  output sample_reg_rd_first_reg;
  output s_axi_awaddr_4_sp_1;
  output axi_wready_reg_1;
  output [31:0]D;
  output s_axi_awaddr_5_sp_1;
  output [0:0]mon_resetn_0;
  output p_1_in;
  output [0:0]reset_on_sample_read_reg;
  output [3:0]\s_axi_awaddr[7]_0 ;
  output slv_reg_addr_vld;
  output s_axi_awaddr_3_sp_1;
  output axi_arready_reg_1;
  output control_wr_en;
  output [0:0]s_axi_awvalid_0;
  output [31:0]s_axi_rdata;
  input [0:0]SR;
  input mon_clk;
  input axi_rvalid_reg_0;
  input \sample_ctr_val_reg[63] ;
  input sample_reg_rd_first;
  input [7:0]s_axi_awaddr;
  input s_axi_arvalid;
  input [7:0]s_axi_araddr;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input \sample_data_reg[31] ;
  input \sample_data_reg[31]_0 ;
  input \sample_data_reg[30] ;
  input \sample_data_reg[30]_0 ;
  input \sample_data_reg[29] ;
  input \sample_data_reg[29]_0 ;
  input \sample_data_reg[28] ;
  input \sample_data_reg[28]_0 ;
  input \sample_data_reg[27] ;
  input \sample_data_reg[27]_0 ;
  input \sample_data_reg[26] ;
  input \sample_data_reg[26]_0 ;
  input \sample_data_reg[25] ;
  input \sample_data_reg[25]_0 ;
  input \sample_data_reg[24] ;
  input \sample_data_reg[24]_0 ;
  input \sample_data_reg[23] ;
  input \sample_data_reg[23]_0 ;
  input \sample_data_reg[22] ;
  input \sample_data_reg[22]_0 ;
  input \sample_data_reg[21] ;
  input \sample_data_reg[21]_0 ;
  input \sample_data_reg[20] ;
  input \sample_data_reg[20]_0 ;
  input \sample_data_reg[19] ;
  input \sample_data_reg[19]_0 ;
  input \sample_data_reg[18] ;
  input \sample_data_reg[18]_0 ;
  input \sample_data_reg[17] ;
  input \sample_data_reg[17]_0 ;
  input \sample_data_reg[16] ;
  input \sample_data_reg[16]_0 ;
  input \sample_data_reg[15] ;
  input \sample_data_reg[15]_0 ;
  input \sample_data_reg[14] ;
  input \sample_data_reg[14]_0 ;
  input \sample_data_reg[13] ;
  input \sample_data_reg[13]_0 ;
  input \sample_data_reg[12] ;
  input \sample_data_reg[12]_0 ;
  input \sample_data_reg[11] ;
  input \sample_data_reg[11]_0 ;
  input \sample_data_reg[10] ;
  input \sample_data_reg[10]_0 ;
  input \sample_data_reg[9] ;
  input \sample_data_reg[9]_0 ;
  input \sample_data_reg[8] ;
  input \sample_data_reg[8]_0 ;
  input \sample_data_reg[7] ;
  input \sample_data_reg[7]_0 ;
  input \sample_data_reg[6] ;
  input \sample_data_reg[6]_0 ;
  input \sample_data_reg[5] ;
  input \sample_data_reg[5]_0 ;
  input \sample_data_reg[4] ;
  input \sample_data_reg[4]_0 ;
  input \sample_data_reg[3] ;
  input \sample_data_reg[3]_0 ;
  input \sample_data_reg[2] ;
  input \sample_data_reg[2]_0 ;
  input \sample_data_reg[1] ;
  input \sample_data_reg[1]_0 ;
  input \sample_data_reg[0] ;
  input \sample_data_reg[0]_0 ;
  input mon_resetn;
  input \Count_Out_i_reg[0] ;
  input [0:0]Q;
  input s_axi_bready;
  input [0:0]\axi_rdata_reg[31]_0 ;
  input [31:0]\axi_rdata_reg[31]_1 ;

  wire \Count_Out_i_reg[0] ;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_arready_reg_1;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire [0:0]\axi_rdata_reg[31]_0 ;
  wire [31:0]\axi_rdata_reg[31]_1 ;
  wire axi_rvalid_reg_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire axi_wready_reg_1;
  wire control_wr_en;
  wire mon_clk;
  wire mon_resetn;
  wire [0:0]mon_resetn_0;
  wire p_1_in;
  wire \register_select[1]_i_2_n_0 ;
  wire \register_select[1]_i_3_n_0 ;
  wire \register_select[4]_i_2_n_0 ;
  wire \register_select[4]_i_3_n_0 ;
  wire \register_select[4]_i_4_n_0 ;
  wire \register_select[4]_i_5_n_0 ;
  wire [0:0]reset_on_sample_read_reg;
  wire [7:0]s_axi_araddr;
  wire s_axi_araddr_4_sn_1;
  wire s_axi_arvalid;
  wire [7:0]s_axi_awaddr;
  wire [3:0]\s_axi_awaddr[7]_0 ;
  wire s_axi_awaddr_3_sn_1;
  wire s_axi_awaddr_4_sn_1;
  wire s_axi_awaddr_5_sn_1;
  wire s_axi_awaddr_7_sn_1;
  wire s_axi_awvalid;
  wire [0:0]s_axi_awvalid_0;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rvalid;
  wire s_axi_wvalid;
  wire \sample_ctr_val_reg[63] ;
  wire \sample_data[31]_i_2_n_0 ;
  wire \sample_data[31]_i_5_n_0 ;
  wire \sample_data_reg[0] ;
  wire \sample_data_reg[0]_0 ;
  wire \sample_data_reg[10] ;
  wire \sample_data_reg[10]_0 ;
  wire \sample_data_reg[11] ;
  wire \sample_data_reg[11]_0 ;
  wire \sample_data_reg[12] ;
  wire \sample_data_reg[12]_0 ;
  wire \sample_data_reg[13] ;
  wire \sample_data_reg[13]_0 ;
  wire \sample_data_reg[14] ;
  wire \sample_data_reg[14]_0 ;
  wire \sample_data_reg[15] ;
  wire \sample_data_reg[15]_0 ;
  wire \sample_data_reg[16] ;
  wire \sample_data_reg[16]_0 ;
  wire \sample_data_reg[17] ;
  wire \sample_data_reg[17]_0 ;
  wire \sample_data_reg[18] ;
  wire \sample_data_reg[18]_0 ;
  wire \sample_data_reg[19] ;
  wire \sample_data_reg[19]_0 ;
  wire \sample_data_reg[1] ;
  wire \sample_data_reg[1]_0 ;
  wire \sample_data_reg[20] ;
  wire \sample_data_reg[20]_0 ;
  wire \sample_data_reg[21] ;
  wire \sample_data_reg[21]_0 ;
  wire \sample_data_reg[22] ;
  wire \sample_data_reg[22]_0 ;
  wire \sample_data_reg[23] ;
  wire \sample_data_reg[23]_0 ;
  wire \sample_data_reg[24] ;
  wire \sample_data_reg[24]_0 ;
  wire \sample_data_reg[25] ;
  wire \sample_data_reg[25]_0 ;
  wire \sample_data_reg[26] ;
  wire \sample_data_reg[26]_0 ;
  wire \sample_data_reg[27] ;
  wire \sample_data_reg[27]_0 ;
  wire \sample_data_reg[28] ;
  wire \sample_data_reg[28]_0 ;
  wire \sample_data_reg[29] ;
  wire \sample_data_reg[29]_0 ;
  wire \sample_data_reg[2] ;
  wire \sample_data_reg[2]_0 ;
  wire \sample_data_reg[30] ;
  wire \sample_data_reg[30]_0 ;
  wire \sample_data_reg[31] ;
  wire \sample_data_reg[31]_0 ;
  wire \sample_data_reg[3] ;
  wire \sample_data_reg[3]_0 ;
  wire \sample_data_reg[4] ;
  wire \sample_data_reg[4]_0 ;
  wire \sample_data_reg[5] ;
  wire \sample_data_reg[5]_0 ;
  wire \sample_data_reg[6] ;
  wire \sample_data_reg[6]_0 ;
  wire \sample_data_reg[7] ;
  wire \sample_data_reg[7]_0 ;
  wire \sample_data_reg[8] ;
  wire \sample_data_reg[8]_0 ;
  wire \sample_data_reg[9] ;
  wire \sample_data_reg[9]_0 ;
  wire sample_reg_rd_first;
  wire sample_reg_rd_first_reg;
  wire slv_reg_addr_vld;
  wire \trace_control[5]_i_2_n_0 ;

  assign s_axi_araddr_4_sp_1 = s_axi_araddr_4_sn_1;
  assign s_axi_awaddr_3_sp_1 = s_axi_awaddr_3_sn_1;
  assign s_axi_awaddr_4_sp_1 = s_axi_awaddr_4_sn_1;
  assign s_axi_awaddr_5_sp_1 = s_axi_awaddr_5_sn_1;
  assign s_axi_awaddr_7_sp_1 = s_axi_awaddr_7_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \Count_Out_i[0]_i_1 
       (.I0(s_axi_araddr_4_sn_1),
        .I1(s_axi_awaddr_7_sn_1),
        .I2(\Count_Out_i_reg[0] ),
        .I3(Q),
        .O(reset_on_sample_read_reg));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s_axi_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h40)) 
    axi_awready_i_2
       (.I0(axi_awready_reg_0),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .O(axi_awready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(axi_awready_reg_0),
        .I5(axi_wready_reg_0),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [0]),
        .Q(s_axi_rdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[10] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [10]),
        .Q(s_axi_rdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[11] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [11]),
        .Q(s_axi_rdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[12] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [12]),
        .Q(s_axi_rdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[13] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [13]),
        .Q(s_axi_rdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[14] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [14]),
        .Q(s_axi_rdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[15] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [15]),
        .Q(s_axi_rdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[16] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [16]),
        .Q(s_axi_rdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[17] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [17]),
        .Q(s_axi_rdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[18] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [18]),
        .Q(s_axi_rdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[19] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [19]),
        .Q(s_axi_rdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [1]),
        .Q(s_axi_rdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[20] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [20]),
        .Q(s_axi_rdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[21] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [21]),
        .Q(s_axi_rdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[22] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [22]),
        .Q(s_axi_rdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[23] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [23]),
        .Q(s_axi_rdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[24] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [24]),
        .Q(s_axi_rdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[25] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [25]),
        .Q(s_axi_rdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[26] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [26]),
        .Q(s_axi_rdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[27] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [27]),
        .Q(s_axi_rdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[28] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [28]),
        .Q(s_axi_rdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[29] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [29]),
        .Q(s_axi_rdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [2]),
        .Q(s_axi_rdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[30] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [30]),
        .Q(s_axi_rdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[31] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [31]),
        .Q(s_axi_rdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [3]),
        .Q(s_axi_rdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [4]),
        .Q(s_axi_rdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [5]),
        .Q(s_axi_rdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [6]),
        .Q(s_axi_rdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [7]),
        .Q(s_axi_rdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[8] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [8]),
        .Q(s_axi_rdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[9] 
       (.C(mon_clk),
        .CE(\axi_rdata_reg[31]_0 ),
        .D(\axi_rdata_reg[31]_1 [9]),
        .Q(s_axi_rdata[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(axi_rvalid_reg_0),
        .Q(s_axi_rvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h40)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .O(axi_wready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    metrics_cnt_en_i_1
       (.I0(\s_axi_awaddr[7]_0 [2]),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(axi_awready_reg_0),
        .I4(axi_wready_reg_0),
        .O(control_wr_en));
  LUT3 #(
    .INIT(8'h02)) 
    \register_select[0]_i_1 
       (.I0(s_axi_awaddr_7_sn_1),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .O(\s_axi_awaddr[7]_0 [0]));
  LUT6 #(
    .INIT(64'h80A088A800000000)) 
    \register_select[1]_i_1 
       (.I0(s_axi_awaddr_7_sn_1),
        .I1(\trace_control[5]_i_2_n_0 ),
        .I2(\register_select[1]_i_2_n_0 ),
        .I3(s_axi_araddr[4]),
        .I4(s_axi_awaddr[4]),
        .I5(\register_select[1]_i_3_n_0 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \register_select[1]_i_2 
       (.I0(axi_arready_reg_0),
        .I1(s_axi_arvalid),
        .O(\register_select[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    \register_select[1]_i_3 
       (.I0(\trace_control[5]_i_2_n_0 ),
        .I1(s_axi_araddr[5]),
        .I2(axi_arready_reg_0),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[5]),
        .O(\register_select[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \register_select[3]_i_1 
       (.I0(s_axi_awaddr_4_sn_1),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_7_sn_1),
        .O(\s_axi_awaddr[7]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \register_select[4]_i_1 
       (.I0(\register_select[4]_i_2_n_0 ),
        .I1(\register_select[4]_i_3_n_0 ),
        .I2(\register_select[4]_i_4_n_0 ),
        .I3(s_axi_awaddr_4_sn_1),
        .I4(s_axi_awaddr_5_sn_1),
        .I5(\register_select[4]_i_5_n_0 ),
        .O(\s_axi_awaddr[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFCCFAFFFAFF)) 
    \register_select[4]_i_2 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_araddr[1]),
        .I2(s_axi_awaddr[0]),
        .I3(\trace_control[5]_i_2_n_0 ),
        .I4(s_axi_araddr[0]),
        .I5(\register_select[1]_i_2_n_0 ),
        .O(\register_select[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    \register_select[4]_i_3 
       (.I0(\trace_control[5]_i_2_n_0 ),
        .I1(s_axi_araddr[3]),
        .I2(axi_arready_reg_0),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[3]),
        .O(\register_select[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hEEEEE000)) 
    \register_select[4]_i_4 
       (.I0(\trace_control[5]_i_2_n_0 ),
        .I1(s_axi_araddr[2]),
        .I2(axi_arready_reg_0),
        .I3(s_axi_arvalid),
        .I4(s_axi_awaddr[2]),
        .O(\register_select[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFFFFFACCFF)) 
    \register_select[4]_i_5 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_araddr[7]),
        .I2(s_axi_awaddr[6]),
        .I3(\register_select[1]_i_2_n_0 ),
        .I4(\trace_control[5]_i_2_n_0 ),
        .I5(s_axi_araddr[6]),
        .O(\register_select[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFAAAC000)) 
    \register_select[5]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_araddr[7]),
        .I2(axi_arready_reg_0),
        .I3(s_axi_arvalid),
        .I4(\trace_control[5]_i_2_n_0 ),
        .O(\s_axi_awaddr[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sample_ctr_val[63]_i_1 
       (.I0(\sample_ctr_val_reg[63] ),
        .I1(s_axi_awaddr_7_sn_1),
        .I2(s_axi_araddr_4_sn_1),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \sample_ctr_val[63]_i_2 
       (.I0(\register_select[4]_i_5_n_0 ),
        .I1(\register_select[4]_i_3_n_0 ),
        .I2(\register_select[4]_i_4_n_0 ),
        .I3(\register_select[4]_i_2_n_0 ),
        .O(s_axi_awaddr_7_sn_1));
  LUT6 #(
    .INIT(64'h00CF00CFAAFFFFFF)) 
    \sample_ctr_val[63]_i_3 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_awaddr[4]),
        .I2(s_axi_awaddr[5]),
        .I3(\register_select[1]_i_2_n_0 ),
        .I4(s_axi_araddr[5]),
        .I5(\trace_control[5]_i_2_n_0 ),
        .O(s_axi_araddr_4_sn_1));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[0]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[0] ),
        .I5(\sample_data_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[10]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[10] ),
        .I5(\sample_data_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[11]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[11] ),
        .I5(\sample_data_reg[11]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[12]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[12] ),
        .I5(\sample_data_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[13]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[13] ),
        .I5(\sample_data_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[14]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[14] ),
        .I5(\sample_data_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[15]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[15] ),
        .I5(\sample_data_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[16]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[16] ),
        .I5(\sample_data_reg[16]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[17]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[17] ),
        .I5(\sample_data_reg[17]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[18]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[18] ),
        .I5(\sample_data_reg[18]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[19]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[19] ),
        .I5(\sample_data_reg[19]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[1]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[1] ),
        .I5(\sample_data_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[20]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[20] ),
        .I5(\sample_data_reg[20]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[21]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[21] ),
        .I5(\sample_data_reg[21]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[22]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[22] ),
        .I5(\sample_data_reg[22]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[23]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[23] ),
        .I5(\sample_data_reg[23]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[24]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[24] ),
        .I5(\sample_data_reg[24]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[25]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[25] ),
        .I5(\sample_data_reg[25]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[26]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[26] ),
        .I5(\sample_data_reg[26]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[27]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[27] ),
        .I5(\sample_data_reg[27]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[28]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[28] ),
        .I5(\sample_data_reg[28]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[29]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[29] ),
        .I5(\sample_data_reg[29]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[2]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[2] ),
        .I5(\sample_data_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[30]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[30] ),
        .I5(\sample_data_reg[30]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h0200000057005500)) 
    \sample_data[31]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[31] ),
        .I5(\sample_data_reg[31]_0 ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'h2AC02A00)) 
    \sample_data[31]_i_2 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(\trace_control[5]_i_2_n_0 ),
        .I4(s_axi_araddr[6]),
        .O(\sample_data[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAFF3F)) 
    \sample_data[31]_i_3 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(s_axi_araddr[5]),
        .I4(\trace_control[5]_i_2_n_0 ),
        .O(s_axi_awaddr_5_sn_1));
  LUT5 #(
    .INIT(32'h2AC02A00)) 
    \sample_data[31]_i_4 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(\trace_control[5]_i_2_n_0 ),
        .I4(s_axi_araddr[4]),
        .O(s_axi_awaddr_4_sn_1));
  LUT6 #(
    .INIT(64'h00000000FCBBBBBB)) 
    \sample_data[31]_i_5 
       (.I0(s_axi_awaddr[7]),
        .I1(\trace_control[5]_i_2_n_0 ),
        .I2(s_axi_araddr[7]),
        .I3(s_axi_arvalid),
        .I4(axi_arready_reg_0),
        .I5(\register_select[4]_i_2_n_0 ),
        .O(\sample_data[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hEAEAFF3F)) 
    \sample_data[31]_i_8 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_arvalid),
        .I2(axi_arready_reg_0),
        .I3(s_axi_araddr[3]),
        .I4(\trace_control[5]_i_2_n_0 ),
        .O(s_axi_awaddr_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00087708)) 
    \sample_data[31]_i_9 
       (.I0(axi_arready_reg_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_araddr[2]),
        .I3(\trace_control[5]_i_2_n_0 ),
        .I4(s_axi_awaddr[2]),
        .O(axi_arready_reg_1));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[3]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[3] ),
        .I5(\sample_data_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[4]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[4] ),
        .I5(\sample_data_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[5]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[5] ),
        .I5(\sample_data_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[6]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[6] ),
        .I5(\sample_data_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[7]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[7] ),
        .I5(\sample_data_reg[7]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[8]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[8] ),
        .I5(\sample_data_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0000020055005700)) 
    \sample_data[9]_i_1 
       (.I0(\sample_data[31]_i_2_n_0 ),
        .I1(s_axi_awaddr_5_sn_1),
        .I2(s_axi_awaddr_4_sn_1),
        .I3(\sample_data[31]_i_5_n_0 ),
        .I4(\sample_data_reg[9] ),
        .I5(\sample_data_reg[9]_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    sample_reg_rd_first_i_1
       (.I0(sample_reg_rd_first),
        .I1(s_axi_awaddr_7_sn_1),
        .I2(s_axi_araddr_4_sn_1),
        .O(sample_reg_rd_first_reg));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \sample_time_diff_reg[31]_i_1 
       (.I0(mon_resetn),
        .I1(s_axi_awaddr_7_sn_1),
        .I2(s_axi_araddr_4_sn_1),
        .O(mon_resetn_0));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    slv_reg_addr_vld_reg_i_1
       (.I0(axi_arready_reg_0),
        .I1(s_axi_arvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_wvalid),
        .I4(axi_awready_reg_0),
        .I5(axi_wready_reg_0),
        .O(slv_reg_addr_vld));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    slv_reg_out_vld_reg_i_1
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .O(axi_wready_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \trace_control[5]_i_1 
       (.I0(\trace_control[5]_i_2_n_0 ),
        .I1(s_axi_awaddr_4_sn_1),
        .I2(s_axi_awaddr_5_sn_1),
        .I3(s_axi_awaddr_7_sn_1),
        .O(s_axi_awvalid_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \trace_control[5]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .O(\trace_control[5]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accel_counters
   (empty,
    ip_cur_tranx_reg,
    \s_axi_awaddr[5] ,
    \s_axi_awaddr[5]_0 ,
    \s_axi_awaddr[5]_1 ,
    \s_axi_awaddr[5]_2 ,
    \s_axi_awaddr[5]_3 ,
    \s_axi_awaddr[5]_4 ,
    \s_axi_awaddr[5]_5 ,
    \s_axi_awaddr[5]_6 ,
    \s_axi_awaddr[5]_7 ,
    \s_axi_awaddr[5]_8 ,
    \s_axi_awaddr[5]_9 ,
    \s_axi_awaddr[5]_10 ,
    \s_axi_awaddr[5]_11 ,
    \s_axi_awaddr[5]_12 ,
    \s_axi_awaddr[5]_13 ,
    \s_axi_awaddr[5]_14 ,
    \s_axi_awaddr[5]_15 ,
    \s_axi_awaddr[5]_16 ,
    \s_axi_awaddr[5]_17 ,
    \s_axi_awaddr[5]_18 ,
    \s_axi_awaddr[5]_19 ,
    \s_axi_awaddr[5]_20 ,
    \s_axi_awaddr[5]_21 ,
    \s_axi_awaddr[5]_22 ,
    \s_axi_awaddr[5]_23 ,
    \s_axi_awaddr[5]_24 ,
    \s_axi_awaddr[5]_25 ,
    \s_axi_awaddr[5]_26 ,
    \s_axi_awaddr[5]_27 ,
    \s_axi_awaddr[5]_28 ,
    \s_axi_awaddr[5]_29 ,
    \s_axi_awaddr[5]_30 ,
    \ip_max_parallel_tranx_reg[32]_0 ,
    \ip_max_parallel_tranx_reg[33]_0 ,
    \ip_max_parallel_tranx_reg[34]_0 ,
    \ip_max_parallel_tranx_reg[35]_0 ,
    \ip_max_parallel_tranx_reg[36]_0 ,
    \ip_max_parallel_tranx_reg[37]_0 ,
    \ip_max_parallel_tranx_reg[38]_0 ,
    \ip_max_parallel_tranx_reg[39]_0 ,
    \ip_max_parallel_tranx_reg[40]_0 ,
    \ip_max_parallel_tranx_reg[41]_0 ,
    \ip_max_parallel_tranx_reg[42]_0 ,
    \ip_max_parallel_tranx_reg[43]_0 ,
    \ip_max_parallel_tranx_reg[44]_0 ,
    \ip_max_parallel_tranx_reg[45]_0 ,
    \ip_max_parallel_tranx_reg[46]_0 ,
    \ip_max_parallel_tranx_reg[47]_0 ,
    \ip_max_parallel_tranx_reg[48]_0 ,
    \ip_max_parallel_tranx_reg[49]_0 ,
    \ip_max_parallel_tranx_reg[50]_0 ,
    \ip_max_parallel_tranx_reg[51]_0 ,
    \ip_max_parallel_tranx_reg[52]_0 ,
    \ip_max_parallel_tranx_reg[53]_0 ,
    \ip_max_parallel_tranx_reg[54]_0 ,
    \ip_max_parallel_tranx_reg[55]_0 ,
    \ip_max_parallel_tranx_reg[56]_0 ,
    \ip_max_parallel_tranx_reg[57]_0 ,
    \ip_max_parallel_tranx_reg[58]_0 ,
    \ip_max_parallel_tranx_reg[59]_0 ,
    \ip_max_parallel_tranx_reg[60]_0 ,
    \ip_max_parallel_tranx_reg[61]_0 ,
    \ip_max_parallel_tranx_reg[62]_0 ,
    \ip_max_parallel_tranx_reg[31]_0 ,
    Q,
    RST_ACTIVE,
    mon_clk,
    rd_en,
    ip_exec_count0,
    ip_start_count0,
    \ip_cur_tranx_reg[7]_0 ,
    DI,
    S,
    \ip_cur_tranx_reg[15]_0 ,
    \ip_cur_tranx_reg[23]_0 ,
    \ip_cur_tranx_reg[31]_0 ,
    \ip_cur_tranx_reg[39]_0 ,
    \ip_cur_tranx_reg[47]_0 ,
    \ip_cur_tranx_reg[55]_0 ,
    \ip_cur_tranx_reg[63]_0 ,
    cnt_enabled_reg,
    Metrics_Cnt_En,
    start_pulse,
    ap_continue_reg,
    dataflow_en,
    ap_done_reg,
    \sample_data_reg[31]_0 ,
    \sample_data_reg[0]_i_3 ,
    \sample_data_reg[31]_1 ,
    \sample_data_reg[31]_2 ,
    stall_done_int,
    stall_start_int,
    stall_done_str,
    stall_start_str,
    stall_done_ext,
    stall_start_ext,
    \ip_max_parallel_tranx_reg[0]_0 ,
    E,
    D);
  output empty;
  output [63:0]ip_cur_tranx_reg;
  output \s_axi_awaddr[5] ;
  output \s_axi_awaddr[5]_0 ;
  output \s_axi_awaddr[5]_1 ;
  output \s_axi_awaddr[5]_2 ;
  output \s_axi_awaddr[5]_3 ;
  output \s_axi_awaddr[5]_4 ;
  output \s_axi_awaddr[5]_5 ;
  output \s_axi_awaddr[5]_6 ;
  output \s_axi_awaddr[5]_7 ;
  output \s_axi_awaddr[5]_8 ;
  output \s_axi_awaddr[5]_9 ;
  output \s_axi_awaddr[5]_10 ;
  output \s_axi_awaddr[5]_11 ;
  output \s_axi_awaddr[5]_12 ;
  output \s_axi_awaddr[5]_13 ;
  output \s_axi_awaddr[5]_14 ;
  output \s_axi_awaddr[5]_15 ;
  output \s_axi_awaddr[5]_16 ;
  output \s_axi_awaddr[5]_17 ;
  output \s_axi_awaddr[5]_18 ;
  output \s_axi_awaddr[5]_19 ;
  output \s_axi_awaddr[5]_20 ;
  output \s_axi_awaddr[5]_21 ;
  output \s_axi_awaddr[5]_22 ;
  output \s_axi_awaddr[5]_23 ;
  output \s_axi_awaddr[5]_24 ;
  output \s_axi_awaddr[5]_25 ;
  output \s_axi_awaddr[5]_26 ;
  output \s_axi_awaddr[5]_27 ;
  output \s_axi_awaddr[5]_28 ;
  output \s_axi_awaddr[5]_29 ;
  output \s_axi_awaddr[5]_30 ;
  output \ip_max_parallel_tranx_reg[32]_0 ;
  output \ip_max_parallel_tranx_reg[33]_0 ;
  output \ip_max_parallel_tranx_reg[34]_0 ;
  output \ip_max_parallel_tranx_reg[35]_0 ;
  output \ip_max_parallel_tranx_reg[36]_0 ;
  output \ip_max_parallel_tranx_reg[37]_0 ;
  output \ip_max_parallel_tranx_reg[38]_0 ;
  output \ip_max_parallel_tranx_reg[39]_0 ;
  output \ip_max_parallel_tranx_reg[40]_0 ;
  output \ip_max_parallel_tranx_reg[41]_0 ;
  output \ip_max_parallel_tranx_reg[42]_0 ;
  output \ip_max_parallel_tranx_reg[43]_0 ;
  output \ip_max_parallel_tranx_reg[44]_0 ;
  output \ip_max_parallel_tranx_reg[45]_0 ;
  output \ip_max_parallel_tranx_reg[46]_0 ;
  output \ip_max_parallel_tranx_reg[47]_0 ;
  output \ip_max_parallel_tranx_reg[48]_0 ;
  output \ip_max_parallel_tranx_reg[49]_0 ;
  output \ip_max_parallel_tranx_reg[50]_0 ;
  output \ip_max_parallel_tranx_reg[51]_0 ;
  output \ip_max_parallel_tranx_reg[52]_0 ;
  output \ip_max_parallel_tranx_reg[53]_0 ;
  output \ip_max_parallel_tranx_reg[54]_0 ;
  output \ip_max_parallel_tranx_reg[55]_0 ;
  output \ip_max_parallel_tranx_reg[56]_0 ;
  output \ip_max_parallel_tranx_reg[57]_0 ;
  output \ip_max_parallel_tranx_reg[58]_0 ;
  output \ip_max_parallel_tranx_reg[59]_0 ;
  output \ip_max_parallel_tranx_reg[60]_0 ;
  output \ip_max_parallel_tranx_reg[61]_0 ;
  output \ip_max_parallel_tranx_reg[62]_0 ;
  output \ip_max_parallel_tranx_reg[31]_0 ;
  output [31:0]Q;
  input RST_ACTIVE;
  input mon_clk;
  input rd_en;
  input ip_exec_count0;
  input ip_start_count0;
  input \ip_cur_tranx_reg[7]_0 ;
  input [0:0]DI;
  input [7:0]S;
  input [7:0]\ip_cur_tranx_reg[15]_0 ;
  input [7:0]\ip_cur_tranx_reg[23]_0 ;
  input [7:0]\ip_cur_tranx_reg[31]_0 ;
  input [7:0]\ip_cur_tranx_reg[39]_0 ;
  input [7:0]\ip_cur_tranx_reg[47]_0 ;
  input [7:0]\ip_cur_tranx_reg[55]_0 ;
  input [7:0]\ip_cur_tranx_reg[63]_0 ;
  input cnt_enabled_reg;
  input Metrics_Cnt_En;
  input start_pulse;
  input ap_continue_reg;
  input dataflow_en;
  input ap_done_reg;
  input \sample_data_reg[31]_0 ;
  input \sample_data_reg[0]_i_3 ;
  input \sample_data_reg[31]_1 ;
  input \sample_data_reg[31]_2 ;
  input stall_done_int;
  input stall_start_int;
  input stall_done_str;
  input stall_start_str;
  input stall_done_ext;
  input stall_start_ext;
  input \ip_max_parallel_tranx_reg[0]_0 ;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \GEN_EVENT_MONITORS[0].event_mon_i_n_64 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_100 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_101 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_102 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_103 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_104 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_105 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_106 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_107 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_108 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_109 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_110 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_111 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_112 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_113 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_114 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_115 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_116 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_117 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_118 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_119 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_120 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_121 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_122 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_123 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_124 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_125 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_126 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_127 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_63 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_96 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_97 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_98 ;
  wire \GEN_EVENT_MONITORS[1].event_mon_i_n_99 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_100 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_101 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_102 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_103 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_104 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_105 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_106 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_107 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_108 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_109 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_110 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_111 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_112 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_113 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_114 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_115 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_116 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_117 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_118 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_119 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_120 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_121 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_122 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_123 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_124 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_125 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_126 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_127 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_63 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_96 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_97 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_98 ;
  wire \GEN_EVENT_MONITORS[2].event_mon_i_n_99 ;
  wire Metrics_Cnt_En;
  wire [31:0]Q;
  wire RST_ACTIVE;
  wire [7:0]S;
  wire ap_continue_reg;
  wire ap_done_reg;
  wire cnt_enabled_reg;
  wire [31:0]data12;
  wire [31:0]data14;
  wire [31:0]data15;
  wire [31:0]data19;
  wire [31:0]data8;
  wire [31:0]data9;
  wire dataflow_en;
  wire empty;
  wire [63:1]event_ctr_val_reg;
  wire [63:1]event_ctr_val_reg_0;
  wire [63:1]event_ctr_val_reg_1;
  wire [63:1]event_ctr_val_reg_2;
  wire event_mon_cu_i_n_63;
  wire \i_/i_/i___1014_carry__0_n_0 ;
  wire \i_/i_/i___1014_carry__0_n_1 ;
  wire \i_/i_/i___1014_carry__0_n_10 ;
  wire \i_/i_/i___1014_carry__0_n_11 ;
  wire \i_/i_/i___1014_carry__0_n_12 ;
  wire \i_/i_/i___1014_carry__0_n_13 ;
  wire \i_/i_/i___1014_carry__0_n_14 ;
  wire \i_/i_/i___1014_carry__0_n_15 ;
  wire \i_/i_/i___1014_carry__0_n_2 ;
  wire \i_/i_/i___1014_carry__0_n_3 ;
  wire \i_/i_/i___1014_carry__0_n_4 ;
  wire \i_/i_/i___1014_carry__0_n_5 ;
  wire \i_/i_/i___1014_carry__0_n_6 ;
  wire \i_/i_/i___1014_carry__0_n_7 ;
  wire \i_/i_/i___1014_carry__0_n_8 ;
  wire \i_/i_/i___1014_carry__0_n_9 ;
  wire \i_/i_/i___1014_carry__1_n_0 ;
  wire \i_/i_/i___1014_carry__1_n_1 ;
  wire \i_/i_/i___1014_carry__1_n_10 ;
  wire \i_/i_/i___1014_carry__1_n_11 ;
  wire \i_/i_/i___1014_carry__1_n_12 ;
  wire \i_/i_/i___1014_carry__1_n_13 ;
  wire \i_/i_/i___1014_carry__1_n_14 ;
  wire \i_/i_/i___1014_carry__1_n_15 ;
  wire \i_/i_/i___1014_carry__1_n_2 ;
  wire \i_/i_/i___1014_carry__1_n_3 ;
  wire \i_/i_/i___1014_carry__1_n_4 ;
  wire \i_/i_/i___1014_carry__1_n_5 ;
  wire \i_/i_/i___1014_carry__1_n_6 ;
  wire \i_/i_/i___1014_carry__1_n_7 ;
  wire \i_/i_/i___1014_carry__1_n_8 ;
  wire \i_/i_/i___1014_carry__1_n_9 ;
  wire \i_/i_/i___1014_carry__2_n_0 ;
  wire \i_/i_/i___1014_carry__2_n_1 ;
  wire \i_/i_/i___1014_carry__2_n_10 ;
  wire \i_/i_/i___1014_carry__2_n_11 ;
  wire \i_/i_/i___1014_carry__2_n_12 ;
  wire \i_/i_/i___1014_carry__2_n_13 ;
  wire \i_/i_/i___1014_carry__2_n_14 ;
  wire \i_/i_/i___1014_carry__2_n_15 ;
  wire \i_/i_/i___1014_carry__2_n_2 ;
  wire \i_/i_/i___1014_carry__2_n_3 ;
  wire \i_/i_/i___1014_carry__2_n_4 ;
  wire \i_/i_/i___1014_carry__2_n_5 ;
  wire \i_/i_/i___1014_carry__2_n_6 ;
  wire \i_/i_/i___1014_carry__2_n_7 ;
  wire \i_/i_/i___1014_carry__2_n_8 ;
  wire \i_/i_/i___1014_carry__2_n_9 ;
  wire \i_/i_/i___1014_carry__3_n_0 ;
  wire \i_/i_/i___1014_carry__3_n_1 ;
  wire \i_/i_/i___1014_carry__3_n_10 ;
  wire \i_/i_/i___1014_carry__3_n_11 ;
  wire \i_/i_/i___1014_carry__3_n_12 ;
  wire \i_/i_/i___1014_carry__3_n_13 ;
  wire \i_/i_/i___1014_carry__3_n_14 ;
  wire \i_/i_/i___1014_carry__3_n_15 ;
  wire \i_/i_/i___1014_carry__3_n_2 ;
  wire \i_/i_/i___1014_carry__3_n_3 ;
  wire \i_/i_/i___1014_carry__3_n_4 ;
  wire \i_/i_/i___1014_carry__3_n_5 ;
  wire \i_/i_/i___1014_carry__3_n_6 ;
  wire \i_/i_/i___1014_carry__3_n_7 ;
  wire \i_/i_/i___1014_carry__3_n_8 ;
  wire \i_/i_/i___1014_carry__3_n_9 ;
  wire \i_/i_/i___1014_carry__4_n_0 ;
  wire \i_/i_/i___1014_carry__4_n_1 ;
  wire \i_/i_/i___1014_carry__4_n_10 ;
  wire \i_/i_/i___1014_carry__4_n_11 ;
  wire \i_/i_/i___1014_carry__4_n_12 ;
  wire \i_/i_/i___1014_carry__4_n_13 ;
  wire \i_/i_/i___1014_carry__4_n_14 ;
  wire \i_/i_/i___1014_carry__4_n_15 ;
  wire \i_/i_/i___1014_carry__4_n_2 ;
  wire \i_/i_/i___1014_carry__4_n_3 ;
  wire \i_/i_/i___1014_carry__4_n_4 ;
  wire \i_/i_/i___1014_carry__4_n_5 ;
  wire \i_/i_/i___1014_carry__4_n_6 ;
  wire \i_/i_/i___1014_carry__4_n_7 ;
  wire \i_/i_/i___1014_carry__4_n_8 ;
  wire \i_/i_/i___1014_carry__4_n_9 ;
  wire \i_/i_/i___1014_carry__5_n_0 ;
  wire \i_/i_/i___1014_carry__5_n_1 ;
  wire \i_/i_/i___1014_carry__5_n_10 ;
  wire \i_/i_/i___1014_carry__5_n_11 ;
  wire \i_/i_/i___1014_carry__5_n_12 ;
  wire \i_/i_/i___1014_carry__5_n_13 ;
  wire \i_/i_/i___1014_carry__5_n_14 ;
  wire \i_/i_/i___1014_carry__5_n_15 ;
  wire \i_/i_/i___1014_carry__5_n_2 ;
  wire \i_/i_/i___1014_carry__5_n_3 ;
  wire \i_/i_/i___1014_carry__5_n_4 ;
  wire \i_/i_/i___1014_carry__5_n_5 ;
  wire \i_/i_/i___1014_carry__5_n_6 ;
  wire \i_/i_/i___1014_carry__5_n_7 ;
  wire \i_/i_/i___1014_carry__5_n_8 ;
  wire \i_/i_/i___1014_carry__5_n_9 ;
  wire \i_/i_/i___1014_carry__6_n_1 ;
  wire \i_/i_/i___1014_carry__6_n_10 ;
  wire \i_/i_/i___1014_carry__6_n_11 ;
  wire \i_/i_/i___1014_carry__6_n_12 ;
  wire \i_/i_/i___1014_carry__6_n_13 ;
  wire \i_/i_/i___1014_carry__6_n_14 ;
  wire \i_/i_/i___1014_carry__6_n_15 ;
  wire \i_/i_/i___1014_carry__6_n_2 ;
  wire \i_/i_/i___1014_carry__6_n_3 ;
  wire \i_/i_/i___1014_carry__6_n_4 ;
  wire \i_/i_/i___1014_carry__6_n_5 ;
  wire \i_/i_/i___1014_carry__6_n_6 ;
  wire \i_/i_/i___1014_carry__6_n_7 ;
  wire \i_/i_/i___1014_carry__6_n_8 ;
  wire \i_/i_/i___1014_carry__6_n_9 ;
  wire \i_/i_/i___1014_carry_n_0 ;
  wire \i_/i_/i___1014_carry_n_1 ;
  wire \i_/i_/i___1014_carry_n_10 ;
  wire \i_/i_/i___1014_carry_n_11 ;
  wire \i_/i_/i___1014_carry_n_12 ;
  wire \i_/i_/i___1014_carry_n_13 ;
  wire \i_/i_/i___1014_carry_n_14 ;
  wire \i_/i_/i___1014_carry_n_15 ;
  wire \i_/i_/i___1014_carry_n_2 ;
  wire \i_/i_/i___1014_carry_n_3 ;
  wire \i_/i_/i___1014_carry_n_4 ;
  wire \i_/i_/i___1014_carry_n_5 ;
  wire \i_/i_/i___1014_carry_n_6 ;
  wire \i_/i_/i___1014_carry_n_7 ;
  wire \i_/i_/i___1014_carry_n_8 ;
  wire \i_/i_/i___1014_carry_n_9 ;
  wire \i_/i_/i___189_carry__0_n_0 ;
  wire \i_/i_/i___189_carry__0_n_1 ;
  wire \i_/i_/i___189_carry__0_n_10 ;
  wire \i_/i_/i___189_carry__0_n_11 ;
  wire \i_/i_/i___189_carry__0_n_12 ;
  wire \i_/i_/i___189_carry__0_n_13 ;
  wire \i_/i_/i___189_carry__0_n_14 ;
  wire \i_/i_/i___189_carry__0_n_15 ;
  wire \i_/i_/i___189_carry__0_n_2 ;
  wire \i_/i_/i___189_carry__0_n_3 ;
  wire \i_/i_/i___189_carry__0_n_4 ;
  wire \i_/i_/i___189_carry__0_n_5 ;
  wire \i_/i_/i___189_carry__0_n_6 ;
  wire \i_/i_/i___189_carry__0_n_7 ;
  wire \i_/i_/i___189_carry__0_n_8 ;
  wire \i_/i_/i___189_carry__0_n_9 ;
  wire \i_/i_/i___189_carry__1_n_0 ;
  wire \i_/i_/i___189_carry__1_n_1 ;
  wire \i_/i_/i___189_carry__1_n_10 ;
  wire \i_/i_/i___189_carry__1_n_11 ;
  wire \i_/i_/i___189_carry__1_n_12 ;
  wire \i_/i_/i___189_carry__1_n_13 ;
  wire \i_/i_/i___189_carry__1_n_14 ;
  wire \i_/i_/i___189_carry__1_n_15 ;
  wire \i_/i_/i___189_carry__1_n_2 ;
  wire \i_/i_/i___189_carry__1_n_3 ;
  wire \i_/i_/i___189_carry__1_n_4 ;
  wire \i_/i_/i___189_carry__1_n_5 ;
  wire \i_/i_/i___189_carry__1_n_6 ;
  wire \i_/i_/i___189_carry__1_n_7 ;
  wire \i_/i_/i___189_carry__1_n_8 ;
  wire \i_/i_/i___189_carry__1_n_9 ;
  wire \i_/i_/i___189_carry__2_n_0 ;
  wire \i_/i_/i___189_carry__2_n_1 ;
  wire \i_/i_/i___189_carry__2_n_10 ;
  wire \i_/i_/i___189_carry__2_n_11 ;
  wire \i_/i_/i___189_carry__2_n_12 ;
  wire \i_/i_/i___189_carry__2_n_13 ;
  wire \i_/i_/i___189_carry__2_n_14 ;
  wire \i_/i_/i___189_carry__2_n_15 ;
  wire \i_/i_/i___189_carry__2_n_2 ;
  wire \i_/i_/i___189_carry__2_n_3 ;
  wire \i_/i_/i___189_carry__2_n_4 ;
  wire \i_/i_/i___189_carry__2_n_5 ;
  wire \i_/i_/i___189_carry__2_n_6 ;
  wire \i_/i_/i___189_carry__2_n_7 ;
  wire \i_/i_/i___189_carry__2_n_8 ;
  wire \i_/i_/i___189_carry__2_n_9 ;
  wire \i_/i_/i___189_carry__3_n_0 ;
  wire \i_/i_/i___189_carry__3_n_1 ;
  wire \i_/i_/i___189_carry__3_n_10 ;
  wire \i_/i_/i___189_carry__3_n_11 ;
  wire \i_/i_/i___189_carry__3_n_12 ;
  wire \i_/i_/i___189_carry__3_n_13 ;
  wire \i_/i_/i___189_carry__3_n_14 ;
  wire \i_/i_/i___189_carry__3_n_15 ;
  wire \i_/i_/i___189_carry__3_n_2 ;
  wire \i_/i_/i___189_carry__3_n_3 ;
  wire \i_/i_/i___189_carry__3_n_4 ;
  wire \i_/i_/i___189_carry__3_n_5 ;
  wire \i_/i_/i___189_carry__3_n_6 ;
  wire \i_/i_/i___189_carry__3_n_7 ;
  wire \i_/i_/i___189_carry__3_n_8 ;
  wire \i_/i_/i___189_carry__3_n_9 ;
  wire \i_/i_/i___189_carry__4_n_0 ;
  wire \i_/i_/i___189_carry__4_n_1 ;
  wire \i_/i_/i___189_carry__4_n_10 ;
  wire \i_/i_/i___189_carry__4_n_11 ;
  wire \i_/i_/i___189_carry__4_n_12 ;
  wire \i_/i_/i___189_carry__4_n_13 ;
  wire \i_/i_/i___189_carry__4_n_14 ;
  wire \i_/i_/i___189_carry__4_n_15 ;
  wire \i_/i_/i___189_carry__4_n_2 ;
  wire \i_/i_/i___189_carry__4_n_3 ;
  wire \i_/i_/i___189_carry__4_n_4 ;
  wire \i_/i_/i___189_carry__4_n_5 ;
  wire \i_/i_/i___189_carry__4_n_6 ;
  wire \i_/i_/i___189_carry__4_n_7 ;
  wire \i_/i_/i___189_carry__4_n_8 ;
  wire \i_/i_/i___189_carry__4_n_9 ;
  wire \i_/i_/i___189_carry__5_n_0 ;
  wire \i_/i_/i___189_carry__5_n_1 ;
  wire \i_/i_/i___189_carry__5_n_10 ;
  wire \i_/i_/i___189_carry__5_n_11 ;
  wire \i_/i_/i___189_carry__5_n_12 ;
  wire \i_/i_/i___189_carry__5_n_13 ;
  wire \i_/i_/i___189_carry__5_n_14 ;
  wire \i_/i_/i___189_carry__5_n_15 ;
  wire \i_/i_/i___189_carry__5_n_2 ;
  wire \i_/i_/i___189_carry__5_n_3 ;
  wire \i_/i_/i___189_carry__5_n_4 ;
  wire \i_/i_/i___189_carry__5_n_5 ;
  wire \i_/i_/i___189_carry__5_n_6 ;
  wire \i_/i_/i___189_carry__5_n_7 ;
  wire \i_/i_/i___189_carry__5_n_8 ;
  wire \i_/i_/i___189_carry__5_n_9 ;
  wire \i_/i_/i___189_carry__6_n_1 ;
  wire \i_/i_/i___189_carry__6_n_10 ;
  wire \i_/i_/i___189_carry__6_n_11 ;
  wire \i_/i_/i___189_carry__6_n_12 ;
  wire \i_/i_/i___189_carry__6_n_13 ;
  wire \i_/i_/i___189_carry__6_n_14 ;
  wire \i_/i_/i___189_carry__6_n_15 ;
  wire \i_/i_/i___189_carry__6_n_2 ;
  wire \i_/i_/i___189_carry__6_n_3 ;
  wire \i_/i_/i___189_carry__6_n_4 ;
  wire \i_/i_/i___189_carry__6_n_5 ;
  wire \i_/i_/i___189_carry__6_n_6 ;
  wire \i_/i_/i___189_carry__6_n_7 ;
  wire \i_/i_/i___189_carry__6_n_8 ;
  wire \i_/i_/i___189_carry__6_n_9 ;
  wire \i_/i_/i___189_carry_n_0 ;
  wire \i_/i_/i___189_carry_n_1 ;
  wire \i_/i_/i___189_carry_n_10 ;
  wire \i_/i_/i___189_carry_n_11 ;
  wire \i_/i_/i___189_carry_n_12 ;
  wire \i_/i_/i___189_carry_n_13 ;
  wire \i_/i_/i___189_carry_n_14 ;
  wire \i_/i_/i___189_carry_n_15 ;
  wire \i_/i_/i___189_carry_n_2 ;
  wire \i_/i_/i___189_carry_n_3 ;
  wire \i_/i_/i___189_carry_n_4 ;
  wire \i_/i_/i___189_carry_n_5 ;
  wire \i_/i_/i___189_carry_n_6 ;
  wire \i_/i_/i___189_carry_n_7 ;
  wire \i_/i_/i___189_carry_n_8 ;
  wire \i_/i_/i___189_carry_n_9 ;
  wire \i_/i_/i___316_carry__0_n_0 ;
  wire \i_/i_/i___316_carry__0_n_1 ;
  wire \i_/i_/i___316_carry__0_n_10 ;
  wire \i_/i_/i___316_carry__0_n_11 ;
  wire \i_/i_/i___316_carry__0_n_12 ;
  wire \i_/i_/i___316_carry__0_n_13 ;
  wire \i_/i_/i___316_carry__0_n_14 ;
  wire \i_/i_/i___316_carry__0_n_15 ;
  wire \i_/i_/i___316_carry__0_n_2 ;
  wire \i_/i_/i___316_carry__0_n_3 ;
  wire \i_/i_/i___316_carry__0_n_4 ;
  wire \i_/i_/i___316_carry__0_n_5 ;
  wire \i_/i_/i___316_carry__0_n_6 ;
  wire \i_/i_/i___316_carry__0_n_7 ;
  wire \i_/i_/i___316_carry__0_n_8 ;
  wire \i_/i_/i___316_carry__0_n_9 ;
  wire \i_/i_/i___316_carry__1_n_0 ;
  wire \i_/i_/i___316_carry__1_n_1 ;
  wire \i_/i_/i___316_carry__1_n_10 ;
  wire \i_/i_/i___316_carry__1_n_11 ;
  wire \i_/i_/i___316_carry__1_n_12 ;
  wire \i_/i_/i___316_carry__1_n_13 ;
  wire \i_/i_/i___316_carry__1_n_14 ;
  wire \i_/i_/i___316_carry__1_n_15 ;
  wire \i_/i_/i___316_carry__1_n_2 ;
  wire \i_/i_/i___316_carry__1_n_3 ;
  wire \i_/i_/i___316_carry__1_n_4 ;
  wire \i_/i_/i___316_carry__1_n_5 ;
  wire \i_/i_/i___316_carry__1_n_6 ;
  wire \i_/i_/i___316_carry__1_n_7 ;
  wire \i_/i_/i___316_carry__1_n_8 ;
  wire \i_/i_/i___316_carry__1_n_9 ;
  wire \i_/i_/i___316_carry__2_n_0 ;
  wire \i_/i_/i___316_carry__2_n_1 ;
  wire \i_/i_/i___316_carry__2_n_10 ;
  wire \i_/i_/i___316_carry__2_n_11 ;
  wire \i_/i_/i___316_carry__2_n_12 ;
  wire \i_/i_/i___316_carry__2_n_13 ;
  wire \i_/i_/i___316_carry__2_n_14 ;
  wire \i_/i_/i___316_carry__2_n_15 ;
  wire \i_/i_/i___316_carry__2_n_2 ;
  wire \i_/i_/i___316_carry__2_n_3 ;
  wire \i_/i_/i___316_carry__2_n_4 ;
  wire \i_/i_/i___316_carry__2_n_5 ;
  wire \i_/i_/i___316_carry__2_n_6 ;
  wire \i_/i_/i___316_carry__2_n_7 ;
  wire \i_/i_/i___316_carry__2_n_8 ;
  wire \i_/i_/i___316_carry__2_n_9 ;
  wire \i_/i_/i___316_carry__3_n_0 ;
  wire \i_/i_/i___316_carry__3_n_1 ;
  wire \i_/i_/i___316_carry__3_n_10 ;
  wire \i_/i_/i___316_carry__3_n_11 ;
  wire \i_/i_/i___316_carry__3_n_12 ;
  wire \i_/i_/i___316_carry__3_n_13 ;
  wire \i_/i_/i___316_carry__3_n_14 ;
  wire \i_/i_/i___316_carry__3_n_15 ;
  wire \i_/i_/i___316_carry__3_n_2 ;
  wire \i_/i_/i___316_carry__3_n_3 ;
  wire \i_/i_/i___316_carry__3_n_4 ;
  wire \i_/i_/i___316_carry__3_n_5 ;
  wire \i_/i_/i___316_carry__3_n_6 ;
  wire \i_/i_/i___316_carry__3_n_7 ;
  wire \i_/i_/i___316_carry__3_n_8 ;
  wire \i_/i_/i___316_carry__3_n_9 ;
  wire \i_/i_/i___316_carry__4_n_0 ;
  wire \i_/i_/i___316_carry__4_n_1 ;
  wire \i_/i_/i___316_carry__4_n_10 ;
  wire \i_/i_/i___316_carry__4_n_11 ;
  wire \i_/i_/i___316_carry__4_n_12 ;
  wire \i_/i_/i___316_carry__4_n_13 ;
  wire \i_/i_/i___316_carry__4_n_14 ;
  wire \i_/i_/i___316_carry__4_n_15 ;
  wire \i_/i_/i___316_carry__4_n_2 ;
  wire \i_/i_/i___316_carry__4_n_3 ;
  wire \i_/i_/i___316_carry__4_n_4 ;
  wire \i_/i_/i___316_carry__4_n_5 ;
  wire \i_/i_/i___316_carry__4_n_6 ;
  wire \i_/i_/i___316_carry__4_n_7 ;
  wire \i_/i_/i___316_carry__4_n_8 ;
  wire \i_/i_/i___316_carry__4_n_9 ;
  wire \i_/i_/i___316_carry__5_n_0 ;
  wire \i_/i_/i___316_carry__5_n_1 ;
  wire \i_/i_/i___316_carry__5_n_10 ;
  wire \i_/i_/i___316_carry__5_n_11 ;
  wire \i_/i_/i___316_carry__5_n_12 ;
  wire \i_/i_/i___316_carry__5_n_13 ;
  wire \i_/i_/i___316_carry__5_n_14 ;
  wire \i_/i_/i___316_carry__5_n_15 ;
  wire \i_/i_/i___316_carry__5_n_2 ;
  wire \i_/i_/i___316_carry__5_n_3 ;
  wire \i_/i_/i___316_carry__5_n_4 ;
  wire \i_/i_/i___316_carry__5_n_5 ;
  wire \i_/i_/i___316_carry__5_n_6 ;
  wire \i_/i_/i___316_carry__5_n_7 ;
  wire \i_/i_/i___316_carry__5_n_8 ;
  wire \i_/i_/i___316_carry__5_n_9 ;
  wire \i_/i_/i___316_carry__6_n_1 ;
  wire \i_/i_/i___316_carry__6_n_10 ;
  wire \i_/i_/i___316_carry__6_n_11 ;
  wire \i_/i_/i___316_carry__6_n_12 ;
  wire \i_/i_/i___316_carry__6_n_13 ;
  wire \i_/i_/i___316_carry__6_n_14 ;
  wire \i_/i_/i___316_carry__6_n_15 ;
  wire \i_/i_/i___316_carry__6_n_2 ;
  wire \i_/i_/i___316_carry__6_n_3 ;
  wire \i_/i_/i___316_carry__6_n_4 ;
  wire \i_/i_/i___316_carry__6_n_5 ;
  wire \i_/i_/i___316_carry__6_n_6 ;
  wire \i_/i_/i___316_carry__6_n_7 ;
  wire \i_/i_/i___316_carry__6_n_8 ;
  wire \i_/i_/i___316_carry__6_n_9 ;
  wire \i_/i_/i___316_carry_n_0 ;
  wire \i_/i_/i___316_carry_n_1 ;
  wire \i_/i_/i___316_carry_n_10 ;
  wire \i_/i_/i___316_carry_n_11 ;
  wire \i_/i_/i___316_carry_n_12 ;
  wire \i_/i_/i___316_carry_n_13 ;
  wire \i_/i_/i___316_carry_n_14 ;
  wire \i_/i_/i___316_carry_n_15 ;
  wire \i_/i_/i___316_carry_n_2 ;
  wire \i_/i_/i___316_carry_n_3 ;
  wire \i_/i_/i___316_carry_n_4 ;
  wire \i_/i_/i___316_carry_n_5 ;
  wire \i_/i_/i___316_carry_n_6 ;
  wire \i_/i_/i___316_carry_n_7 ;
  wire \i_/i_/i___316_carry_n_8 ;
  wire \i_/i_/i___316_carry_n_9 ;
  wire \i_/i_/i___506_carry__0_n_0 ;
  wire \i_/i_/i___506_carry__0_n_1 ;
  wire \i_/i_/i___506_carry__0_n_10 ;
  wire \i_/i_/i___506_carry__0_n_11 ;
  wire \i_/i_/i___506_carry__0_n_12 ;
  wire \i_/i_/i___506_carry__0_n_13 ;
  wire \i_/i_/i___506_carry__0_n_14 ;
  wire \i_/i_/i___506_carry__0_n_15 ;
  wire \i_/i_/i___506_carry__0_n_2 ;
  wire \i_/i_/i___506_carry__0_n_3 ;
  wire \i_/i_/i___506_carry__0_n_4 ;
  wire \i_/i_/i___506_carry__0_n_5 ;
  wire \i_/i_/i___506_carry__0_n_6 ;
  wire \i_/i_/i___506_carry__0_n_7 ;
  wire \i_/i_/i___506_carry__0_n_8 ;
  wire \i_/i_/i___506_carry__0_n_9 ;
  wire \i_/i_/i___506_carry__1_n_0 ;
  wire \i_/i_/i___506_carry__1_n_1 ;
  wire \i_/i_/i___506_carry__1_n_10 ;
  wire \i_/i_/i___506_carry__1_n_11 ;
  wire \i_/i_/i___506_carry__1_n_12 ;
  wire \i_/i_/i___506_carry__1_n_13 ;
  wire \i_/i_/i___506_carry__1_n_14 ;
  wire \i_/i_/i___506_carry__1_n_15 ;
  wire \i_/i_/i___506_carry__1_n_2 ;
  wire \i_/i_/i___506_carry__1_n_3 ;
  wire \i_/i_/i___506_carry__1_n_4 ;
  wire \i_/i_/i___506_carry__1_n_5 ;
  wire \i_/i_/i___506_carry__1_n_6 ;
  wire \i_/i_/i___506_carry__1_n_7 ;
  wire \i_/i_/i___506_carry__1_n_8 ;
  wire \i_/i_/i___506_carry__1_n_9 ;
  wire \i_/i_/i___506_carry__2_n_0 ;
  wire \i_/i_/i___506_carry__2_n_1 ;
  wire \i_/i_/i___506_carry__2_n_10 ;
  wire \i_/i_/i___506_carry__2_n_11 ;
  wire \i_/i_/i___506_carry__2_n_12 ;
  wire \i_/i_/i___506_carry__2_n_13 ;
  wire \i_/i_/i___506_carry__2_n_14 ;
  wire \i_/i_/i___506_carry__2_n_15 ;
  wire \i_/i_/i___506_carry__2_n_2 ;
  wire \i_/i_/i___506_carry__2_n_3 ;
  wire \i_/i_/i___506_carry__2_n_4 ;
  wire \i_/i_/i___506_carry__2_n_5 ;
  wire \i_/i_/i___506_carry__2_n_6 ;
  wire \i_/i_/i___506_carry__2_n_7 ;
  wire \i_/i_/i___506_carry__2_n_8 ;
  wire \i_/i_/i___506_carry__2_n_9 ;
  wire \i_/i_/i___506_carry__3_n_0 ;
  wire \i_/i_/i___506_carry__3_n_1 ;
  wire \i_/i_/i___506_carry__3_n_10 ;
  wire \i_/i_/i___506_carry__3_n_11 ;
  wire \i_/i_/i___506_carry__3_n_12 ;
  wire \i_/i_/i___506_carry__3_n_13 ;
  wire \i_/i_/i___506_carry__3_n_14 ;
  wire \i_/i_/i___506_carry__3_n_15 ;
  wire \i_/i_/i___506_carry__3_n_2 ;
  wire \i_/i_/i___506_carry__3_n_3 ;
  wire \i_/i_/i___506_carry__3_n_4 ;
  wire \i_/i_/i___506_carry__3_n_5 ;
  wire \i_/i_/i___506_carry__3_n_6 ;
  wire \i_/i_/i___506_carry__3_n_7 ;
  wire \i_/i_/i___506_carry__3_n_8 ;
  wire \i_/i_/i___506_carry__3_n_9 ;
  wire \i_/i_/i___506_carry__4_n_0 ;
  wire \i_/i_/i___506_carry__4_n_1 ;
  wire \i_/i_/i___506_carry__4_n_10 ;
  wire \i_/i_/i___506_carry__4_n_11 ;
  wire \i_/i_/i___506_carry__4_n_12 ;
  wire \i_/i_/i___506_carry__4_n_13 ;
  wire \i_/i_/i___506_carry__4_n_14 ;
  wire \i_/i_/i___506_carry__4_n_15 ;
  wire \i_/i_/i___506_carry__4_n_2 ;
  wire \i_/i_/i___506_carry__4_n_3 ;
  wire \i_/i_/i___506_carry__4_n_4 ;
  wire \i_/i_/i___506_carry__4_n_5 ;
  wire \i_/i_/i___506_carry__4_n_6 ;
  wire \i_/i_/i___506_carry__4_n_7 ;
  wire \i_/i_/i___506_carry__4_n_8 ;
  wire \i_/i_/i___506_carry__4_n_9 ;
  wire \i_/i_/i___506_carry__5_n_0 ;
  wire \i_/i_/i___506_carry__5_n_1 ;
  wire \i_/i_/i___506_carry__5_n_10 ;
  wire \i_/i_/i___506_carry__5_n_11 ;
  wire \i_/i_/i___506_carry__5_n_12 ;
  wire \i_/i_/i___506_carry__5_n_13 ;
  wire \i_/i_/i___506_carry__5_n_14 ;
  wire \i_/i_/i___506_carry__5_n_15 ;
  wire \i_/i_/i___506_carry__5_n_2 ;
  wire \i_/i_/i___506_carry__5_n_3 ;
  wire \i_/i_/i___506_carry__5_n_4 ;
  wire \i_/i_/i___506_carry__5_n_5 ;
  wire \i_/i_/i___506_carry__5_n_6 ;
  wire \i_/i_/i___506_carry__5_n_7 ;
  wire \i_/i_/i___506_carry__5_n_8 ;
  wire \i_/i_/i___506_carry__5_n_9 ;
  wire \i_/i_/i___506_carry__6_n_1 ;
  wire \i_/i_/i___506_carry__6_n_10 ;
  wire \i_/i_/i___506_carry__6_n_11 ;
  wire \i_/i_/i___506_carry__6_n_12 ;
  wire \i_/i_/i___506_carry__6_n_13 ;
  wire \i_/i_/i___506_carry__6_n_14 ;
  wire \i_/i_/i___506_carry__6_n_15 ;
  wire \i_/i_/i___506_carry__6_n_2 ;
  wire \i_/i_/i___506_carry__6_n_3 ;
  wire \i_/i_/i___506_carry__6_n_4 ;
  wire \i_/i_/i___506_carry__6_n_5 ;
  wire \i_/i_/i___506_carry__6_n_6 ;
  wire \i_/i_/i___506_carry__6_n_7 ;
  wire \i_/i_/i___506_carry__6_n_8 ;
  wire \i_/i_/i___506_carry__6_n_9 ;
  wire \i_/i_/i___506_carry_n_0 ;
  wire \i_/i_/i___506_carry_n_1 ;
  wire \i_/i_/i___506_carry_n_10 ;
  wire \i_/i_/i___506_carry_n_11 ;
  wire \i_/i_/i___506_carry_n_12 ;
  wire \i_/i_/i___506_carry_n_13 ;
  wire \i_/i_/i___506_carry_n_14 ;
  wire \i_/i_/i___506_carry_n_15 ;
  wire \i_/i_/i___506_carry_n_2 ;
  wire \i_/i_/i___506_carry_n_3 ;
  wire \i_/i_/i___506_carry_n_4 ;
  wire \i_/i_/i___506_carry_n_5 ;
  wire \i_/i_/i___506_carry_n_6 ;
  wire \i_/i_/i___506_carry_n_7 ;
  wire \i_/i_/i___506_carry_n_8 ;
  wire \i_/i_/i___506_carry_n_9 ;
  wire \i_/i_/i___633_carry__0_n_0 ;
  wire \i_/i_/i___633_carry__0_n_1 ;
  wire \i_/i_/i___633_carry__0_n_10 ;
  wire \i_/i_/i___633_carry__0_n_11 ;
  wire \i_/i_/i___633_carry__0_n_12 ;
  wire \i_/i_/i___633_carry__0_n_13 ;
  wire \i_/i_/i___633_carry__0_n_14 ;
  wire \i_/i_/i___633_carry__0_n_15 ;
  wire \i_/i_/i___633_carry__0_n_2 ;
  wire \i_/i_/i___633_carry__0_n_3 ;
  wire \i_/i_/i___633_carry__0_n_4 ;
  wire \i_/i_/i___633_carry__0_n_5 ;
  wire \i_/i_/i___633_carry__0_n_6 ;
  wire \i_/i_/i___633_carry__0_n_7 ;
  wire \i_/i_/i___633_carry__0_n_8 ;
  wire \i_/i_/i___633_carry__0_n_9 ;
  wire \i_/i_/i___633_carry__1_n_0 ;
  wire \i_/i_/i___633_carry__1_n_1 ;
  wire \i_/i_/i___633_carry__1_n_10 ;
  wire \i_/i_/i___633_carry__1_n_11 ;
  wire \i_/i_/i___633_carry__1_n_12 ;
  wire \i_/i_/i___633_carry__1_n_13 ;
  wire \i_/i_/i___633_carry__1_n_14 ;
  wire \i_/i_/i___633_carry__1_n_15 ;
  wire \i_/i_/i___633_carry__1_n_2 ;
  wire \i_/i_/i___633_carry__1_n_3 ;
  wire \i_/i_/i___633_carry__1_n_4 ;
  wire \i_/i_/i___633_carry__1_n_5 ;
  wire \i_/i_/i___633_carry__1_n_6 ;
  wire \i_/i_/i___633_carry__1_n_7 ;
  wire \i_/i_/i___633_carry__1_n_8 ;
  wire \i_/i_/i___633_carry__1_n_9 ;
  wire \i_/i_/i___633_carry__2_n_0 ;
  wire \i_/i_/i___633_carry__2_n_1 ;
  wire \i_/i_/i___633_carry__2_n_10 ;
  wire \i_/i_/i___633_carry__2_n_11 ;
  wire \i_/i_/i___633_carry__2_n_12 ;
  wire \i_/i_/i___633_carry__2_n_13 ;
  wire \i_/i_/i___633_carry__2_n_14 ;
  wire \i_/i_/i___633_carry__2_n_15 ;
  wire \i_/i_/i___633_carry__2_n_2 ;
  wire \i_/i_/i___633_carry__2_n_3 ;
  wire \i_/i_/i___633_carry__2_n_4 ;
  wire \i_/i_/i___633_carry__2_n_5 ;
  wire \i_/i_/i___633_carry__2_n_6 ;
  wire \i_/i_/i___633_carry__2_n_7 ;
  wire \i_/i_/i___633_carry__2_n_8 ;
  wire \i_/i_/i___633_carry__2_n_9 ;
  wire \i_/i_/i___633_carry__3_n_0 ;
  wire \i_/i_/i___633_carry__3_n_1 ;
  wire \i_/i_/i___633_carry__3_n_10 ;
  wire \i_/i_/i___633_carry__3_n_11 ;
  wire \i_/i_/i___633_carry__3_n_12 ;
  wire \i_/i_/i___633_carry__3_n_13 ;
  wire \i_/i_/i___633_carry__3_n_14 ;
  wire \i_/i_/i___633_carry__3_n_15 ;
  wire \i_/i_/i___633_carry__3_n_2 ;
  wire \i_/i_/i___633_carry__3_n_3 ;
  wire \i_/i_/i___633_carry__3_n_4 ;
  wire \i_/i_/i___633_carry__3_n_5 ;
  wire \i_/i_/i___633_carry__3_n_6 ;
  wire \i_/i_/i___633_carry__3_n_7 ;
  wire \i_/i_/i___633_carry__3_n_8 ;
  wire \i_/i_/i___633_carry__3_n_9 ;
  wire \i_/i_/i___633_carry__4_n_0 ;
  wire \i_/i_/i___633_carry__4_n_1 ;
  wire \i_/i_/i___633_carry__4_n_10 ;
  wire \i_/i_/i___633_carry__4_n_11 ;
  wire \i_/i_/i___633_carry__4_n_12 ;
  wire \i_/i_/i___633_carry__4_n_13 ;
  wire \i_/i_/i___633_carry__4_n_14 ;
  wire \i_/i_/i___633_carry__4_n_15 ;
  wire \i_/i_/i___633_carry__4_n_2 ;
  wire \i_/i_/i___633_carry__4_n_3 ;
  wire \i_/i_/i___633_carry__4_n_4 ;
  wire \i_/i_/i___633_carry__4_n_5 ;
  wire \i_/i_/i___633_carry__4_n_6 ;
  wire \i_/i_/i___633_carry__4_n_7 ;
  wire \i_/i_/i___633_carry__4_n_8 ;
  wire \i_/i_/i___633_carry__4_n_9 ;
  wire \i_/i_/i___633_carry__5_n_0 ;
  wire \i_/i_/i___633_carry__5_n_1 ;
  wire \i_/i_/i___633_carry__5_n_10 ;
  wire \i_/i_/i___633_carry__5_n_11 ;
  wire \i_/i_/i___633_carry__5_n_12 ;
  wire \i_/i_/i___633_carry__5_n_13 ;
  wire \i_/i_/i___633_carry__5_n_14 ;
  wire \i_/i_/i___633_carry__5_n_15 ;
  wire \i_/i_/i___633_carry__5_n_2 ;
  wire \i_/i_/i___633_carry__5_n_3 ;
  wire \i_/i_/i___633_carry__5_n_4 ;
  wire \i_/i_/i___633_carry__5_n_5 ;
  wire \i_/i_/i___633_carry__5_n_6 ;
  wire \i_/i_/i___633_carry__5_n_7 ;
  wire \i_/i_/i___633_carry__5_n_8 ;
  wire \i_/i_/i___633_carry__5_n_9 ;
  wire \i_/i_/i___633_carry__6_n_1 ;
  wire \i_/i_/i___633_carry__6_n_10 ;
  wire \i_/i_/i___633_carry__6_n_11 ;
  wire \i_/i_/i___633_carry__6_n_12 ;
  wire \i_/i_/i___633_carry__6_n_13 ;
  wire \i_/i_/i___633_carry__6_n_14 ;
  wire \i_/i_/i___633_carry__6_n_15 ;
  wire \i_/i_/i___633_carry__6_n_2 ;
  wire \i_/i_/i___633_carry__6_n_3 ;
  wire \i_/i_/i___633_carry__6_n_4 ;
  wire \i_/i_/i___633_carry__6_n_5 ;
  wire \i_/i_/i___633_carry__6_n_6 ;
  wire \i_/i_/i___633_carry__6_n_7 ;
  wire \i_/i_/i___633_carry__6_n_8 ;
  wire \i_/i_/i___633_carry__6_n_9 ;
  wire \i_/i_/i___633_carry_n_0 ;
  wire \i_/i_/i___633_carry_n_1 ;
  wire \i_/i_/i___633_carry_n_10 ;
  wire \i_/i_/i___633_carry_n_11 ;
  wire \i_/i_/i___633_carry_n_12 ;
  wire \i_/i_/i___633_carry_n_13 ;
  wire \i_/i_/i___633_carry_n_14 ;
  wire \i_/i_/i___633_carry_n_15 ;
  wire \i_/i_/i___633_carry_n_2 ;
  wire \i_/i_/i___633_carry_n_3 ;
  wire \i_/i_/i___633_carry_n_4 ;
  wire \i_/i_/i___633_carry_n_5 ;
  wire \i_/i_/i___633_carry_n_6 ;
  wire \i_/i_/i___633_carry_n_7 ;
  wire \i_/i_/i___633_carry_n_8 ;
  wire \i_/i_/i___633_carry_n_9 ;
  wire \i_/i_/i___760_carry__0_n_0 ;
  wire \i_/i_/i___760_carry__0_n_1 ;
  wire \i_/i_/i___760_carry__0_n_10 ;
  wire \i_/i_/i___760_carry__0_n_11 ;
  wire \i_/i_/i___760_carry__0_n_12 ;
  wire \i_/i_/i___760_carry__0_n_13 ;
  wire \i_/i_/i___760_carry__0_n_14 ;
  wire \i_/i_/i___760_carry__0_n_15 ;
  wire \i_/i_/i___760_carry__0_n_2 ;
  wire \i_/i_/i___760_carry__0_n_3 ;
  wire \i_/i_/i___760_carry__0_n_4 ;
  wire \i_/i_/i___760_carry__0_n_5 ;
  wire \i_/i_/i___760_carry__0_n_6 ;
  wire \i_/i_/i___760_carry__0_n_7 ;
  wire \i_/i_/i___760_carry__0_n_8 ;
  wire \i_/i_/i___760_carry__0_n_9 ;
  wire \i_/i_/i___760_carry__1_n_0 ;
  wire \i_/i_/i___760_carry__1_n_1 ;
  wire \i_/i_/i___760_carry__1_n_10 ;
  wire \i_/i_/i___760_carry__1_n_11 ;
  wire \i_/i_/i___760_carry__1_n_12 ;
  wire \i_/i_/i___760_carry__1_n_13 ;
  wire \i_/i_/i___760_carry__1_n_14 ;
  wire \i_/i_/i___760_carry__1_n_15 ;
  wire \i_/i_/i___760_carry__1_n_2 ;
  wire \i_/i_/i___760_carry__1_n_3 ;
  wire \i_/i_/i___760_carry__1_n_4 ;
  wire \i_/i_/i___760_carry__1_n_5 ;
  wire \i_/i_/i___760_carry__1_n_6 ;
  wire \i_/i_/i___760_carry__1_n_7 ;
  wire \i_/i_/i___760_carry__1_n_8 ;
  wire \i_/i_/i___760_carry__1_n_9 ;
  wire \i_/i_/i___760_carry__2_n_0 ;
  wire \i_/i_/i___760_carry__2_n_1 ;
  wire \i_/i_/i___760_carry__2_n_10 ;
  wire \i_/i_/i___760_carry__2_n_11 ;
  wire \i_/i_/i___760_carry__2_n_12 ;
  wire \i_/i_/i___760_carry__2_n_13 ;
  wire \i_/i_/i___760_carry__2_n_14 ;
  wire \i_/i_/i___760_carry__2_n_15 ;
  wire \i_/i_/i___760_carry__2_n_2 ;
  wire \i_/i_/i___760_carry__2_n_3 ;
  wire \i_/i_/i___760_carry__2_n_4 ;
  wire \i_/i_/i___760_carry__2_n_5 ;
  wire \i_/i_/i___760_carry__2_n_6 ;
  wire \i_/i_/i___760_carry__2_n_7 ;
  wire \i_/i_/i___760_carry__2_n_8 ;
  wire \i_/i_/i___760_carry__2_n_9 ;
  wire \i_/i_/i___760_carry__3_n_0 ;
  wire \i_/i_/i___760_carry__3_n_1 ;
  wire \i_/i_/i___760_carry__3_n_10 ;
  wire \i_/i_/i___760_carry__3_n_11 ;
  wire \i_/i_/i___760_carry__3_n_12 ;
  wire \i_/i_/i___760_carry__3_n_13 ;
  wire \i_/i_/i___760_carry__3_n_14 ;
  wire \i_/i_/i___760_carry__3_n_15 ;
  wire \i_/i_/i___760_carry__3_n_2 ;
  wire \i_/i_/i___760_carry__3_n_3 ;
  wire \i_/i_/i___760_carry__3_n_4 ;
  wire \i_/i_/i___760_carry__3_n_5 ;
  wire \i_/i_/i___760_carry__3_n_6 ;
  wire \i_/i_/i___760_carry__3_n_7 ;
  wire \i_/i_/i___760_carry__3_n_8 ;
  wire \i_/i_/i___760_carry__3_n_9 ;
  wire \i_/i_/i___760_carry__4_n_0 ;
  wire \i_/i_/i___760_carry__4_n_1 ;
  wire \i_/i_/i___760_carry__4_n_10 ;
  wire \i_/i_/i___760_carry__4_n_11 ;
  wire \i_/i_/i___760_carry__4_n_12 ;
  wire \i_/i_/i___760_carry__4_n_13 ;
  wire \i_/i_/i___760_carry__4_n_14 ;
  wire \i_/i_/i___760_carry__4_n_15 ;
  wire \i_/i_/i___760_carry__4_n_2 ;
  wire \i_/i_/i___760_carry__4_n_3 ;
  wire \i_/i_/i___760_carry__4_n_4 ;
  wire \i_/i_/i___760_carry__4_n_5 ;
  wire \i_/i_/i___760_carry__4_n_6 ;
  wire \i_/i_/i___760_carry__4_n_7 ;
  wire \i_/i_/i___760_carry__4_n_8 ;
  wire \i_/i_/i___760_carry__4_n_9 ;
  wire \i_/i_/i___760_carry__5_n_0 ;
  wire \i_/i_/i___760_carry__5_n_1 ;
  wire \i_/i_/i___760_carry__5_n_10 ;
  wire \i_/i_/i___760_carry__5_n_11 ;
  wire \i_/i_/i___760_carry__5_n_12 ;
  wire \i_/i_/i___760_carry__5_n_13 ;
  wire \i_/i_/i___760_carry__5_n_14 ;
  wire \i_/i_/i___760_carry__5_n_15 ;
  wire \i_/i_/i___760_carry__5_n_2 ;
  wire \i_/i_/i___760_carry__5_n_3 ;
  wire \i_/i_/i___760_carry__5_n_4 ;
  wire \i_/i_/i___760_carry__5_n_5 ;
  wire \i_/i_/i___760_carry__5_n_6 ;
  wire \i_/i_/i___760_carry__5_n_7 ;
  wire \i_/i_/i___760_carry__5_n_8 ;
  wire \i_/i_/i___760_carry__5_n_9 ;
  wire \i_/i_/i___760_carry__6_n_1 ;
  wire \i_/i_/i___760_carry__6_n_10 ;
  wire \i_/i_/i___760_carry__6_n_11 ;
  wire \i_/i_/i___760_carry__6_n_12 ;
  wire \i_/i_/i___760_carry__6_n_13 ;
  wire \i_/i_/i___760_carry__6_n_14 ;
  wire \i_/i_/i___760_carry__6_n_15 ;
  wire \i_/i_/i___760_carry__6_n_2 ;
  wire \i_/i_/i___760_carry__6_n_3 ;
  wire \i_/i_/i___760_carry__6_n_4 ;
  wire \i_/i_/i___760_carry__6_n_5 ;
  wire \i_/i_/i___760_carry__6_n_6 ;
  wire \i_/i_/i___760_carry__6_n_7 ;
  wire \i_/i_/i___760_carry__6_n_8 ;
  wire \i_/i_/i___760_carry__6_n_9 ;
  wire \i_/i_/i___760_carry_n_0 ;
  wire \i_/i_/i___760_carry_n_1 ;
  wire \i_/i_/i___760_carry_n_10 ;
  wire \i_/i_/i___760_carry_n_11 ;
  wire \i_/i_/i___760_carry_n_12 ;
  wire \i_/i_/i___760_carry_n_13 ;
  wire \i_/i_/i___760_carry_n_14 ;
  wire \i_/i_/i___760_carry_n_15 ;
  wire \i_/i_/i___760_carry_n_2 ;
  wire \i_/i_/i___760_carry_n_3 ;
  wire \i_/i_/i___760_carry_n_4 ;
  wire \i_/i_/i___760_carry_n_5 ;
  wire \i_/i_/i___760_carry_n_6 ;
  wire \i_/i_/i___760_carry_n_7 ;
  wire \i_/i_/i___760_carry_n_8 ;
  wire \i_/i_/i___760_carry_n_9 ;
  wire \i_/i_/i___887_carry__0_n_0 ;
  wire \i_/i_/i___887_carry__0_n_1 ;
  wire \i_/i_/i___887_carry__0_n_10 ;
  wire \i_/i_/i___887_carry__0_n_11 ;
  wire \i_/i_/i___887_carry__0_n_12 ;
  wire \i_/i_/i___887_carry__0_n_13 ;
  wire \i_/i_/i___887_carry__0_n_14 ;
  wire \i_/i_/i___887_carry__0_n_15 ;
  wire \i_/i_/i___887_carry__0_n_2 ;
  wire \i_/i_/i___887_carry__0_n_3 ;
  wire \i_/i_/i___887_carry__0_n_4 ;
  wire \i_/i_/i___887_carry__0_n_5 ;
  wire \i_/i_/i___887_carry__0_n_6 ;
  wire \i_/i_/i___887_carry__0_n_7 ;
  wire \i_/i_/i___887_carry__0_n_8 ;
  wire \i_/i_/i___887_carry__0_n_9 ;
  wire \i_/i_/i___887_carry__1_n_0 ;
  wire \i_/i_/i___887_carry__1_n_1 ;
  wire \i_/i_/i___887_carry__1_n_10 ;
  wire \i_/i_/i___887_carry__1_n_11 ;
  wire \i_/i_/i___887_carry__1_n_12 ;
  wire \i_/i_/i___887_carry__1_n_13 ;
  wire \i_/i_/i___887_carry__1_n_14 ;
  wire \i_/i_/i___887_carry__1_n_15 ;
  wire \i_/i_/i___887_carry__1_n_2 ;
  wire \i_/i_/i___887_carry__1_n_3 ;
  wire \i_/i_/i___887_carry__1_n_4 ;
  wire \i_/i_/i___887_carry__1_n_5 ;
  wire \i_/i_/i___887_carry__1_n_6 ;
  wire \i_/i_/i___887_carry__1_n_7 ;
  wire \i_/i_/i___887_carry__1_n_8 ;
  wire \i_/i_/i___887_carry__1_n_9 ;
  wire \i_/i_/i___887_carry__2_n_0 ;
  wire \i_/i_/i___887_carry__2_n_1 ;
  wire \i_/i_/i___887_carry__2_n_10 ;
  wire \i_/i_/i___887_carry__2_n_11 ;
  wire \i_/i_/i___887_carry__2_n_12 ;
  wire \i_/i_/i___887_carry__2_n_13 ;
  wire \i_/i_/i___887_carry__2_n_14 ;
  wire \i_/i_/i___887_carry__2_n_15 ;
  wire \i_/i_/i___887_carry__2_n_2 ;
  wire \i_/i_/i___887_carry__2_n_3 ;
  wire \i_/i_/i___887_carry__2_n_4 ;
  wire \i_/i_/i___887_carry__2_n_5 ;
  wire \i_/i_/i___887_carry__2_n_6 ;
  wire \i_/i_/i___887_carry__2_n_7 ;
  wire \i_/i_/i___887_carry__2_n_8 ;
  wire \i_/i_/i___887_carry__2_n_9 ;
  wire \i_/i_/i___887_carry__3_n_0 ;
  wire \i_/i_/i___887_carry__3_n_1 ;
  wire \i_/i_/i___887_carry__3_n_10 ;
  wire \i_/i_/i___887_carry__3_n_11 ;
  wire \i_/i_/i___887_carry__3_n_12 ;
  wire \i_/i_/i___887_carry__3_n_13 ;
  wire \i_/i_/i___887_carry__3_n_14 ;
  wire \i_/i_/i___887_carry__3_n_15 ;
  wire \i_/i_/i___887_carry__3_n_2 ;
  wire \i_/i_/i___887_carry__3_n_3 ;
  wire \i_/i_/i___887_carry__3_n_4 ;
  wire \i_/i_/i___887_carry__3_n_5 ;
  wire \i_/i_/i___887_carry__3_n_6 ;
  wire \i_/i_/i___887_carry__3_n_7 ;
  wire \i_/i_/i___887_carry__3_n_8 ;
  wire \i_/i_/i___887_carry__3_n_9 ;
  wire \i_/i_/i___887_carry__4_n_0 ;
  wire \i_/i_/i___887_carry__4_n_1 ;
  wire \i_/i_/i___887_carry__4_n_10 ;
  wire \i_/i_/i___887_carry__4_n_11 ;
  wire \i_/i_/i___887_carry__4_n_12 ;
  wire \i_/i_/i___887_carry__4_n_13 ;
  wire \i_/i_/i___887_carry__4_n_14 ;
  wire \i_/i_/i___887_carry__4_n_15 ;
  wire \i_/i_/i___887_carry__4_n_2 ;
  wire \i_/i_/i___887_carry__4_n_3 ;
  wire \i_/i_/i___887_carry__4_n_4 ;
  wire \i_/i_/i___887_carry__4_n_5 ;
  wire \i_/i_/i___887_carry__4_n_6 ;
  wire \i_/i_/i___887_carry__4_n_7 ;
  wire \i_/i_/i___887_carry__4_n_8 ;
  wire \i_/i_/i___887_carry__4_n_9 ;
  wire \i_/i_/i___887_carry__5_n_0 ;
  wire \i_/i_/i___887_carry__5_n_1 ;
  wire \i_/i_/i___887_carry__5_n_10 ;
  wire \i_/i_/i___887_carry__5_n_11 ;
  wire \i_/i_/i___887_carry__5_n_12 ;
  wire \i_/i_/i___887_carry__5_n_13 ;
  wire \i_/i_/i___887_carry__5_n_14 ;
  wire \i_/i_/i___887_carry__5_n_15 ;
  wire \i_/i_/i___887_carry__5_n_2 ;
  wire \i_/i_/i___887_carry__5_n_3 ;
  wire \i_/i_/i___887_carry__5_n_4 ;
  wire \i_/i_/i___887_carry__5_n_5 ;
  wire \i_/i_/i___887_carry__5_n_6 ;
  wire \i_/i_/i___887_carry__5_n_7 ;
  wire \i_/i_/i___887_carry__5_n_8 ;
  wire \i_/i_/i___887_carry__5_n_9 ;
  wire \i_/i_/i___887_carry__6_n_1 ;
  wire \i_/i_/i___887_carry__6_n_10 ;
  wire \i_/i_/i___887_carry__6_n_11 ;
  wire \i_/i_/i___887_carry__6_n_12 ;
  wire \i_/i_/i___887_carry__6_n_13 ;
  wire \i_/i_/i___887_carry__6_n_14 ;
  wire \i_/i_/i___887_carry__6_n_15 ;
  wire \i_/i_/i___887_carry__6_n_2 ;
  wire \i_/i_/i___887_carry__6_n_3 ;
  wire \i_/i_/i___887_carry__6_n_4 ;
  wire \i_/i_/i___887_carry__6_n_5 ;
  wire \i_/i_/i___887_carry__6_n_6 ;
  wire \i_/i_/i___887_carry__6_n_7 ;
  wire \i_/i_/i___887_carry__6_n_8 ;
  wire \i_/i_/i___887_carry__6_n_9 ;
  wire \i_/i_/i___887_carry_n_0 ;
  wire \i_/i_/i___887_carry_n_1 ;
  wire \i_/i_/i___887_carry_n_10 ;
  wire \i_/i_/i___887_carry_n_11 ;
  wire \i_/i_/i___887_carry_n_12 ;
  wire \i_/i_/i___887_carry_n_13 ;
  wire \i_/i_/i___887_carry_n_14 ;
  wire \i_/i_/i___887_carry_n_15 ;
  wire \i_/i_/i___887_carry_n_2 ;
  wire \i_/i_/i___887_carry_n_3 ;
  wire \i_/i_/i___887_carry_n_4 ;
  wire \i_/i_/i___887_carry_n_5 ;
  wire \i_/i_/i___887_carry_n_6 ;
  wire \i_/i_/i___887_carry_n_7 ;
  wire \i_/i_/i___887_carry_n_8 ;
  wire \i_/i_/i___887_carry_n_9 ;
  wire \i_/i_/i__carry__0_n_0 ;
  wire \i_/i_/i__carry__0_n_1 ;
  wire \i_/i_/i__carry__0_n_10 ;
  wire \i_/i_/i__carry__0_n_11 ;
  wire \i_/i_/i__carry__0_n_12 ;
  wire \i_/i_/i__carry__0_n_13 ;
  wire \i_/i_/i__carry__0_n_14 ;
  wire \i_/i_/i__carry__0_n_15 ;
  wire \i_/i_/i__carry__0_n_2 ;
  wire \i_/i_/i__carry__0_n_3 ;
  wire \i_/i_/i__carry__0_n_4 ;
  wire \i_/i_/i__carry__0_n_5 ;
  wire \i_/i_/i__carry__0_n_6 ;
  wire \i_/i_/i__carry__0_n_7 ;
  wire \i_/i_/i__carry__0_n_8 ;
  wire \i_/i_/i__carry__0_n_9 ;
  wire \i_/i_/i__carry__1_n_0 ;
  wire \i_/i_/i__carry__1_n_1 ;
  wire \i_/i_/i__carry__1_n_10 ;
  wire \i_/i_/i__carry__1_n_11 ;
  wire \i_/i_/i__carry__1_n_12 ;
  wire \i_/i_/i__carry__1_n_13 ;
  wire \i_/i_/i__carry__1_n_14 ;
  wire \i_/i_/i__carry__1_n_15 ;
  wire \i_/i_/i__carry__1_n_2 ;
  wire \i_/i_/i__carry__1_n_3 ;
  wire \i_/i_/i__carry__1_n_4 ;
  wire \i_/i_/i__carry__1_n_5 ;
  wire \i_/i_/i__carry__1_n_6 ;
  wire \i_/i_/i__carry__1_n_7 ;
  wire \i_/i_/i__carry__1_n_8 ;
  wire \i_/i_/i__carry__1_n_9 ;
  wire \i_/i_/i__carry__2_n_0 ;
  wire \i_/i_/i__carry__2_n_1 ;
  wire \i_/i_/i__carry__2_n_10 ;
  wire \i_/i_/i__carry__2_n_11 ;
  wire \i_/i_/i__carry__2_n_12 ;
  wire \i_/i_/i__carry__2_n_13 ;
  wire \i_/i_/i__carry__2_n_14 ;
  wire \i_/i_/i__carry__2_n_15 ;
  wire \i_/i_/i__carry__2_n_2 ;
  wire \i_/i_/i__carry__2_n_3 ;
  wire \i_/i_/i__carry__2_n_4 ;
  wire \i_/i_/i__carry__2_n_5 ;
  wire \i_/i_/i__carry__2_n_6 ;
  wire \i_/i_/i__carry__2_n_7 ;
  wire \i_/i_/i__carry__2_n_8 ;
  wire \i_/i_/i__carry__2_n_9 ;
  wire \i_/i_/i__carry__3_n_0 ;
  wire \i_/i_/i__carry__3_n_1 ;
  wire \i_/i_/i__carry__3_n_10 ;
  wire \i_/i_/i__carry__3_n_11 ;
  wire \i_/i_/i__carry__3_n_12 ;
  wire \i_/i_/i__carry__3_n_13 ;
  wire \i_/i_/i__carry__3_n_14 ;
  wire \i_/i_/i__carry__3_n_15 ;
  wire \i_/i_/i__carry__3_n_2 ;
  wire \i_/i_/i__carry__3_n_3 ;
  wire \i_/i_/i__carry__3_n_4 ;
  wire \i_/i_/i__carry__3_n_5 ;
  wire \i_/i_/i__carry__3_n_6 ;
  wire \i_/i_/i__carry__3_n_7 ;
  wire \i_/i_/i__carry__3_n_8 ;
  wire \i_/i_/i__carry__3_n_9 ;
  wire \i_/i_/i__carry__4_n_0 ;
  wire \i_/i_/i__carry__4_n_1 ;
  wire \i_/i_/i__carry__4_n_10 ;
  wire \i_/i_/i__carry__4_n_11 ;
  wire \i_/i_/i__carry__4_n_12 ;
  wire \i_/i_/i__carry__4_n_13 ;
  wire \i_/i_/i__carry__4_n_14 ;
  wire \i_/i_/i__carry__4_n_15 ;
  wire \i_/i_/i__carry__4_n_2 ;
  wire \i_/i_/i__carry__4_n_3 ;
  wire \i_/i_/i__carry__4_n_4 ;
  wire \i_/i_/i__carry__4_n_5 ;
  wire \i_/i_/i__carry__4_n_6 ;
  wire \i_/i_/i__carry__4_n_7 ;
  wire \i_/i_/i__carry__4_n_8 ;
  wire \i_/i_/i__carry__4_n_9 ;
  wire \i_/i_/i__carry__5_n_0 ;
  wire \i_/i_/i__carry__5_n_1 ;
  wire \i_/i_/i__carry__5_n_10 ;
  wire \i_/i_/i__carry__5_n_11 ;
  wire \i_/i_/i__carry__5_n_12 ;
  wire \i_/i_/i__carry__5_n_13 ;
  wire \i_/i_/i__carry__5_n_14 ;
  wire \i_/i_/i__carry__5_n_15 ;
  wire \i_/i_/i__carry__5_n_2 ;
  wire \i_/i_/i__carry__5_n_3 ;
  wire \i_/i_/i__carry__5_n_4 ;
  wire \i_/i_/i__carry__5_n_5 ;
  wire \i_/i_/i__carry__5_n_6 ;
  wire \i_/i_/i__carry__5_n_7 ;
  wire \i_/i_/i__carry__5_n_8 ;
  wire \i_/i_/i__carry__5_n_9 ;
  wire \i_/i_/i__carry__6_n_1 ;
  wire \i_/i_/i__carry__6_n_10 ;
  wire \i_/i_/i__carry__6_n_11 ;
  wire \i_/i_/i__carry__6_n_12 ;
  wire \i_/i_/i__carry__6_n_13 ;
  wire \i_/i_/i__carry__6_n_14 ;
  wire \i_/i_/i__carry__6_n_15 ;
  wire \i_/i_/i__carry__6_n_2 ;
  wire \i_/i_/i__carry__6_n_3 ;
  wire \i_/i_/i__carry__6_n_4 ;
  wire \i_/i_/i__carry__6_n_5 ;
  wire \i_/i_/i__carry__6_n_6 ;
  wire \i_/i_/i__carry__6_n_7 ;
  wire \i_/i_/i__carry__6_n_8 ;
  wire \i_/i_/i__carry__6_n_9 ;
  wire \i_/i_/i__carry_n_0 ;
  wire \i_/i_/i__carry_n_1 ;
  wire \i_/i_/i__carry_n_10 ;
  wire \i_/i_/i__carry_n_11 ;
  wire \i_/i_/i__carry_n_12 ;
  wire \i_/i_/i__carry_n_13 ;
  wire \i_/i_/i__carry_n_14 ;
  wire \i_/i_/i__carry_n_15 ;
  wire \i_/i_/i__carry_n_2 ;
  wire \i_/i_/i__carry_n_3 ;
  wire \i_/i_/i__carry_n_4 ;
  wire \i_/i_/i__carry_n_5 ;
  wire \i_/i_/i__carry_n_6 ;
  wire \i_/i_/i__carry_n_7 ;
  wire \i_/i_/i__carry_n_8 ;
  wire \i_/i_/i__carry_n_9 ;
  wire i___189_carry_i_1_n_0;
  wire i___316_carry__0_i_1_n_0;
  wire i___316_carry__0_i_2_n_0;
  wire i___316_carry__0_i_3_n_0;
  wire i___316_carry__0_i_4_n_0;
  wire i___316_carry__0_i_5_n_0;
  wire i___316_carry__0_i_6_n_0;
  wire i___316_carry__0_i_7_n_0;
  wire i___316_carry__0_i_8_n_0;
  wire i___316_carry__1_i_1_n_0;
  wire i___316_carry__1_i_2_n_0;
  wire i___316_carry__1_i_3_n_0;
  wire i___316_carry__1_i_4_n_0;
  wire i___316_carry__1_i_5_n_0;
  wire i___316_carry__1_i_6_n_0;
  wire i___316_carry__1_i_7_n_0;
  wire i___316_carry__1_i_8_n_0;
  wire i___316_carry__2_i_1_n_0;
  wire i___316_carry__2_i_2_n_0;
  wire i___316_carry__2_i_3_n_0;
  wire i___316_carry__2_i_4_n_0;
  wire i___316_carry__2_i_5_n_0;
  wire i___316_carry__2_i_6_n_0;
  wire i___316_carry__2_i_7_n_0;
  wire i___316_carry__2_i_8_n_0;
  wire i___316_carry__3_i_1_n_0;
  wire i___316_carry__3_i_2_n_0;
  wire i___316_carry__3_i_3_n_0;
  wire i___316_carry__3_i_4_n_0;
  wire i___316_carry__3_i_5_n_0;
  wire i___316_carry__3_i_6_n_0;
  wire i___316_carry__3_i_7_n_0;
  wire i___316_carry__3_i_8_n_0;
  wire i___316_carry__4_i_1_n_0;
  wire i___316_carry__4_i_2_n_0;
  wire i___316_carry__4_i_3_n_0;
  wire i___316_carry__4_i_4_n_0;
  wire i___316_carry__4_i_5_n_0;
  wire i___316_carry__4_i_6_n_0;
  wire i___316_carry__4_i_7_n_0;
  wire i___316_carry__4_i_8_n_0;
  wire i___316_carry__5_i_1_n_0;
  wire i___316_carry__5_i_2_n_0;
  wire i___316_carry__5_i_3_n_0;
  wire i___316_carry__5_i_4_n_0;
  wire i___316_carry__5_i_5_n_0;
  wire i___316_carry__5_i_6_n_0;
  wire i___316_carry__5_i_7_n_0;
  wire i___316_carry__5_i_8_n_0;
  wire i___316_carry__6_i_1_n_0;
  wire i___316_carry__6_i_2_n_0;
  wire i___316_carry__6_i_3_n_0;
  wire i___316_carry__6_i_4_n_0;
  wire i___316_carry__6_i_5_n_0;
  wire i___316_carry__6_i_6_n_0;
  wire i___316_carry__6_i_7_n_0;
  wire i___316_carry__6_i_8_n_0;
  wire i___316_carry_i_1_n_0;
  wire i___316_carry_i_2_n_0;
  wire i___316_carry_i_3_n_0;
  wire i___316_carry_i_4_n_0;
  wire i___316_carry_i_5_n_0;
  wire i___316_carry_i_6_n_0;
  wire i___316_carry_i_7_n_0;
  wire i___316_carry_i_8_n_0;
  wire i___506_carry_i_1_n_0;
  wire \ip_cur_tranx[0]_i_10_n_0 ;
  wire \ip_cur_tranx[0]_i_11_n_0 ;
  wire \ip_cur_tranx[0]_i_12_n_0 ;
  wire \ip_cur_tranx[0]_i_13_n_0 ;
  wire \ip_cur_tranx[0]_i_14_n_0 ;
  wire \ip_cur_tranx[0]_i_1_n_0 ;
  wire \ip_cur_tranx[0]_i_2_n_0 ;
  wire \ip_cur_tranx[0]_i_3_n_0 ;
  wire \ip_cur_tranx[0]_i_4_n_0 ;
  wire \ip_cur_tranx[0]_i_5_n_0 ;
  wire \ip_cur_tranx[0]_i_6_n_0 ;
  wire \ip_cur_tranx[0]_i_7_n_0 ;
  wire \ip_cur_tranx[0]_i_8_n_0 ;
  wire \ip_cur_tranx[0]_i_9_n_0 ;
  wire [63:0]ip_cur_tranx_reg;
  wire [7:0]\ip_cur_tranx_reg[15]_0 ;
  wire [7:0]\ip_cur_tranx_reg[23]_0 ;
  wire [7:0]\ip_cur_tranx_reg[31]_0 ;
  wire [7:0]\ip_cur_tranx_reg[39]_0 ;
  wire [7:0]\ip_cur_tranx_reg[47]_0 ;
  wire [7:0]\ip_cur_tranx_reg[55]_0 ;
  wire [7:0]\ip_cur_tranx_reg[63]_0 ;
  wire \ip_cur_tranx_reg[7]_0 ;
  wire \ip_cycles_avg_reg_n_0_[0] ;
  wire \ip_cycles_avg_reg_n_0_[10] ;
  wire \ip_cycles_avg_reg_n_0_[11] ;
  wire \ip_cycles_avg_reg_n_0_[12] ;
  wire \ip_cycles_avg_reg_n_0_[13] ;
  wire \ip_cycles_avg_reg_n_0_[14] ;
  wire \ip_cycles_avg_reg_n_0_[15] ;
  wire \ip_cycles_avg_reg_n_0_[16] ;
  wire \ip_cycles_avg_reg_n_0_[17] ;
  wire \ip_cycles_avg_reg_n_0_[18] ;
  wire \ip_cycles_avg_reg_n_0_[19] ;
  wire \ip_cycles_avg_reg_n_0_[1] ;
  wire \ip_cycles_avg_reg_n_0_[20] ;
  wire \ip_cycles_avg_reg_n_0_[21] ;
  wire \ip_cycles_avg_reg_n_0_[22] ;
  wire \ip_cycles_avg_reg_n_0_[23] ;
  wire \ip_cycles_avg_reg_n_0_[24] ;
  wire \ip_cycles_avg_reg_n_0_[25] ;
  wire \ip_cycles_avg_reg_n_0_[26] ;
  wire \ip_cycles_avg_reg_n_0_[27] ;
  wire \ip_cycles_avg_reg_n_0_[28] ;
  wire \ip_cycles_avg_reg_n_0_[29] ;
  wire \ip_cycles_avg_reg_n_0_[2] ;
  wire \ip_cycles_avg_reg_n_0_[30] ;
  wire \ip_cycles_avg_reg_n_0_[31] ;
  wire \ip_cycles_avg_reg_n_0_[3] ;
  wire \ip_cycles_avg_reg_n_0_[4] ;
  wire \ip_cycles_avg_reg_n_0_[5] ;
  wire \ip_cycles_avg_reg_n_0_[6] ;
  wire \ip_cycles_avg_reg_n_0_[7] ;
  wire \ip_cycles_avg_reg_n_0_[8] ;
  wire \ip_cycles_avg_reg_n_0_[9] ;
  wire ip_exec_count0;
  wire \ip_exec_count_reg_n_0_[0] ;
  wire \ip_exec_count_reg_n_0_[10] ;
  wire \ip_exec_count_reg_n_0_[11] ;
  wire \ip_exec_count_reg_n_0_[12] ;
  wire \ip_exec_count_reg_n_0_[13] ;
  wire \ip_exec_count_reg_n_0_[14] ;
  wire \ip_exec_count_reg_n_0_[15] ;
  wire \ip_exec_count_reg_n_0_[16] ;
  wire \ip_exec_count_reg_n_0_[17] ;
  wire \ip_exec_count_reg_n_0_[18] ;
  wire \ip_exec_count_reg_n_0_[19] ;
  wire \ip_exec_count_reg_n_0_[1] ;
  wire \ip_exec_count_reg_n_0_[20] ;
  wire \ip_exec_count_reg_n_0_[21] ;
  wire \ip_exec_count_reg_n_0_[22] ;
  wire \ip_exec_count_reg_n_0_[23] ;
  wire \ip_exec_count_reg_n_0_[24] ;
  wire \ip_exec_count_reg_n_0_[25] ;
  wire \ip_exec_count_reg_n_0_[26] ;
  wire \ip_exec_count_reg_n_0_[27] ;
  wire \ip_exec_count_reg_n_0_[28] ;
  wire \ip_exec_count_reg_n_0_[29] ;
  wire \ip_exec_count_reg_n_0_[2] ;
  wire \ip_exec_count_reg_n_0_[30] ;
  wire \ip_exec_count_reg_n_0_[31] ;
  wire \ip_exec_count_reg_n_0_[3] ;
  wire \ip_exec_count_reg_n_0_[4] ;
  wire \ip_exec_count_reg_n_0_[5] ;
  wire \ip_exec_count_reg_n_0_[6] ;
  wire \ip_exec_count_reg_n_0_[7] ;
  wire \ip_exec_count_reg_n_0_[8] ;
  wire \ip_exec_count_reg_n_0_[9] ;
  wire ip_idle;
  wire ip_idle_carry__0_i_1_n_0;
  wire ip_idle_carry__0_i_2_n_0;
  wire ip_idle_carry__0_i_3_n_0;
  wire ip_idle_carry__0_i_4_n_0;
  wire ip_idle_carry__0_i_5_n_0;
  wire ip_idle_carry__0_i_6_n_0;
  wire ip_idle_carry__0_i_7_n_0;
  wire ip_idle_carry__0_i_8_n_0;
  wire ip_idle_carry__0_n_0;
  wire ip_idle_carry__0_n_1;
  wire ip_idle_carry__0_n_2;
  wire ip_idle_carry__0_n_3;
  wire ip_idle_carry__0_n_4;
  wire ip_idle_carry__0_n_5;
  wire ip_idle_carry__0_n_6;
  wire ip_idle_carry__0_n_7;
  wire ip_idle_carry__1_i_1_n_0;
  wire ip_idle_carry__1_i_2_n_0;
  wire ip_idle_carry__1_i_3_n_0;
  wire ip_idle_carry__1_i_4_n_0;
  wire ip_idle_carry__1_i_5_n_0;
  wire ip_idle_carry__1_i_6_n_0;
  wire ip_idle_carry__1_n_3;
  wire ip_idle_carry__1_n_4;
  wire ip_idle_carry__1_n_5;
  wire ip_idle_carry__1_n_6;
  wire ip_idle_carry__1_n_7;
  wire ip_idle_carry_i_1_n_0;
  wire ip_idle_carry_i_2_n_0;
  wire ip_idle_carry_i_3_n_0;
  wire ip_idle_carry_i_4_n_0;
  wire ip_idle_carry_i_5_n_0;
  wire ip_idle_carry_i_6_n_0;
  wire ip_idle_carry_i_7_n_0;
  wire ip_idle_carry_i_8_n_0;
  wire ip_idle_carry_n_0;
  wire ip_idle_carry_n_1;
  wire ip_idle_carry_n_2;
  wire ip_idle_carry_n_3;
  wire ip_idle_carry_n_4;
  wire ip_idle_carry_n_5;
  wire ip_idle_carry_n_6;
  wire ip_idle_carry_n_7;
  wire ip_max_parallel_tranx1_carry__0_i_10_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_11_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_12_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_13_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_14_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_15_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_16_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_1_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_2_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_3_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_4_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_5_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_6_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_7_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_8_n_0;
  wire ip_max_parallel_tranx1_carry__0_i_9_n_0;
  wire ip_max_parallel_tranx1_carry__0_n_0;
  wire ip_max_parallel_tranx1_carry__0_n_1;
  wire ip_max_parallel_tranx1_carry__0_n_2;
  wire ip_max_parallel_tranx1_carry__0_n_3;
  wire ip_max_parallel_tranx1_carry__0_n_4;
  wire ip_max_parallel_tranx1_carry__0_n_5;
  wire ip_max_parallel_tranx1_carry__0_n_6;
  wire ip_max_parallel_tranx1_carry__0_n_7;
  wire ip_max_parallel_tranx1_carry__1_i_10_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_11_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_12_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_13_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_14_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_15_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_16_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_1_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_2_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_3_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_4_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_5_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_6_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_7_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_8_n_0;
  wire ip_max_parallel_tranx1_carry__1_i_9_n_0;
  wire ip_max_parallel_tranx1_carry__1_n_0;
  wire ip_max_parallel_tranx1_carry__1_n_1;
  wire ip_max_parallel_tranx1_carry__1_n_2;
  wire ip_max_parallel_tranx1_carry__1_n_3;
  wire ip_max_parallel_tranx1_carry__1_n_4;
  wire ip_max_parallel_tranx1_carry__1_n_5;
  wire ip_max_parallel_tranx1_carry__1_n_6;
  wire ip_max_parallel_tranx1_carry__1_n_7;
  wire ip_max_parallel_tranx1_carry__2_i_10_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_11_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_12_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_13_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_14_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_15_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_16_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_1_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_2_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_3_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_4_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_5_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_6_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_7_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_8_n_0;
  wire ip_max_parallel_tranx1_carry__2_i_9_n_0;
  wire ip_max_parallel_tranx1_carry__2_n_0;
  wire ip_max_parallel_tranx1_carry__2_n_1;
  wire ip_max_parallel_tranx1_carry__2_n_2;
  wire ip_max_parallel_tranx1_carry__2_n_3;
  wire ip_max_parallel_tranx1_carry__2_n_4;
  wire ip_max_parallel_tranx1_carry__2_n_5;
  wire ip_max_parallel_tranx1_carry__2_n_6;
  wire ip_max_parallel_tranx1_carry__2_n_7;
  wire ip_max_parallel_tranx1_carry_i_10_n_0;
  wire ip_max_parallel_tranx1_carry_i_11_n_0;
  wire ip_max_parallel_tranx1_carry_i_12_n_0;
  wire ip_max_parallel_tranx1_carry_i_13_n_0;
  wire ip_max_parallel_tranx1_carry_i_14_n_0;
  wire ip_max_parallel_tranx1_carry_i_15_n_0;
  wire ip_max_parallel_tranx1_carry_i_16_n_0;
  wire ip_max_parallel_tranx1_carry_i_1_n_0;
  wire ip_max_parallel_tranx1_carry_i_2_n_0;
  wire ip_max_parallel_tranx1_carry_i_3_n_0;
  wire ip_max_parallel_tranx1_carry_i_4_n_0;
  wire ip_max_parallel_tranx1_carry_i_5_n_0;
  wire ip_max_parallel_tranx1_carry_i_6_n_0;
  wire ip_max_parallel_tranx1_carry_i_7_n_0;
  wire ip_max_parallel_tranx1_carry_i_8_n_0;
  wire ip_max_parallel_tranx1_carry_i_9_n_0;
  wire ip_max_parallel_tranx1_carry_n_0;
  wire ip_max_parallel_tranx1_carry_n_1;
  wire ip_max_parallel_tranx1_carry_n_2;
  wire ip_max_parallel_tranx1_carry_n_3;
  wire ip_max_parallel_tranx1_carry_n_4;
  wire ip_max_parallel_tranx1_carry_n_5;
  wire ip_max_parallel_tranx1_carry_n_6;
  wire ip_max_parallel_tranx1_carry_n_7;
  wire \ip_max_parallel_tranx[0]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[10]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[11]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[12]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[13]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[14]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[15]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[16]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[17]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[18]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[19]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[1]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[20]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[21]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[22]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[23]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[24]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[25]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[26]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[27]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[28]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[29]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[2]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[30]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[31]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[32]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[33]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[34]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[35]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[36]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[37]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[38]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[39]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[3]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[40]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[41]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[42]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[43]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[44]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[45]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[46]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[47]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[48]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[49]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[4]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[50]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[51]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[52]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[53]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[54]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[55]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[56]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[57]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[58]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[59]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[5]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[60]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[61]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[62]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[63]_i_2_n_0 ;
  wire \ip_max_parallel_tranx[6]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[7]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[8]_i_1_n_0 ;
  wire \ip_max_parallel_tranx[9]_i_1_n_0 ;
  wire \ip_max_parallel_tranx_reg[0]_0 ;
  wire \ip_max_parallel_tranx_reg[31]_0 ;
  wire \ip_max_parallel_tranx_reg[32]_0 ;
  wire \ip_max_parallel_tranx_reg[33]_0 ;
  wire \ip_max_parallel_tranx_reg[34]_0 ;
  wire \ip_max_parallel_tranx_reg[35]_0 ;
  wire \ip_max_parallel_tranx_reg[36]_0 ;
  wire \ip_max_parallel_tranx_reg[37]_0 ;
  wire \ip_max_parallel_tranx_reg[38]_0 ;
  wire \ip_max_parallel_tranx_reg[39]_0 ;
  wire \ip_max_parallel_tranx_reg[40]_0 ;
  wire \ip_max_parallel_tranx_reg[41]_0 ;
  wire \ip_max_parallel_tranx_reg[42]_0 ;
  wire \ip_max_parallel_tranx_reg[43]_0 ;
  wire \ip_max_parallel_tranx_reg[44]_0 ;
  wire \ip_max_parallel_tranx_reg[45]_0 ;
  wire \ip_max_parallel_tranx_reg[46]_0 ;
  wire \ip_max_parallel_tranx_reg[47]_0 ;
  wire \ip_max_parallel_tranx_reg[48]_0 ;
  wire \ip_max_parallel_tranx_reg[49]_0 ;
  wire \ip_max_parallel_tranx_reg[50]_0 ;
  wire \ip_max_parallel_tranx_reg[51]_0 ;
  wire \ip_max_parallel_tranx_reg[52]_0 ;
  wire \ip_max_parallel_tranx_reg[53]_0 ;
  wire \ip_max_parallel_tranx_reg[54]_0 ;
  wire \ip_max_parallel_tranx_reg[55]_0 ;
  wire \ip_max_parallel_tranx_reg[56]_0 ;
  wire \ip_max_parallel_tranx_reg[57]_0 ;
  wire \ip_max_parallel_tranx_reg[58]_0 ;
  wire \ip_max_parallel_tranx_reg[59]_0 ;
  wire \ip_max_parallel_tranx_reg[60]_0 ;
  wire \ip_max_parallel_tranx_reg[61]_0 ;
  wire \ip_max_parallel_tranx_reg[62]_0 ;
  wire \ip_max_parallel_tranx_reg_n_0_[0] ;
  wire \ip_max_parallel_tranx_reg_n_0_[10] ;
  wire \ip_max_parallel_tranx_reg_n_0_[11] ;
  wire \ip_max_parallel_tranx_reg_n_0_[12] ;
  wire \ip_max_parallel_tranx_reg_n_0_[13] ;
  wire \ip_max_parallel_tranx_reg_n_0_[14] ;
  wire \ip_max_parallel_tranx_reg_n_0_[15] ;
  wire \ip_max_parallel_tranx_reg_n_0_[16] ;
  wire \ip_max_parallel_tranx_reg_n_0_[17] ;
  wire \ip_max_parallel_tranx_reg_n_0_[18] ;
  wire \ip_max_parallel_tranx_reg_n_0_[19] ;
  wire \ip_max_parallel_tranx_reg_n_0_[1] ;
  wire \ip_max_parallel_tranx_reg_n_0_[20] ;
  wire \ip_max_parallel_tranx_reg_n_0_[21] ;
  wire \ip_max_parallel_tranx_reg_n_0_[22] ;
  wire \ip_max_parallel_tranx_reg_n_0_[23] ;
  wire \ip_max_parallel_tranx_reg_n_0_[24] ;
  wire \ip_max_parallel_tranx_reg_n_0_[25] ;
  wire \ip_max_parallel_tranx_reg_n_0_[26] ;
  wire \ip_max_parallel_tranx_reg_n_0_[27] ;
  wire \ip_max_parallel_tranx_reg_n_0_[28] ;
  wire \ip_max_parallel_tranx_reg_n_0_[29] ;
  wire \ip_max_parallel_tranx_reg_n_0_[2] ;
  wire \ip_max_parallel_tranx_reg_n_0_[30] ;
  wire \ip_max_parallel_tranx_reg_n_0_[31] ;
  wire \ip_max_parallel_tranx_reg_n_0_[3] ;
  wire \ip_max_parallel_tranx_reg_n_0_[4] ;
  wire \ip_max_parallel_tranx_reg_n_0_[5] ;
  wire \ip_max_parallel_tranx_reg_n_0_[6] ;
  wire \ip_max_parallel_tranx_reg_n_0_[7] ;
  wire \ip_max_parallel_tranx_reg_n_0_[8] ;
  wire \ip_max_parallel_tranx_reg_n_0_[9] ;
  wire ip_start_count0;
  wire \ip_start_count_reg_n_0_[0] ;
  wire \ip_start_count_reg_n_0_[10] ;
  wire \ip_start_count_reg_n_0_[11] ;
  wire \ip_start_count_reg_n_0_[12] ;
  wire \ip_start_count_reg_n_0_[13] ;
  wire \ip_start_count_reg_n_0_[14] ;
  wire \ip_start_count_reg_n_0_[15] ;
  wire \ip_start_count_reg_n_0_[16] ;
  wire \ip_start_count_reg_n_0_[17] ;
  wire \ip_start_count_reg_n_0_[18] ;
  wire \ip_start_count_reg_n_0_[19] ;
  wire \ip_start_count_reg_n_0_[1] ;
  wire \ip_start_count_reg_n_0_[20] ;
  wire \ip_start_count_reg_n_0_[21] ;
  wire \ip_start_count_reg_n_0_[22] ;
  wire \ip_start_count_reg_n_0_[23] ;
  wire \ip_start_count_reg_n_0_[24] ;
  wire \ip_start_count_reg_n_0_[25] ;
  wire \ip_start_count_reg_n_0_[26] ;
  wire \ip_start_count_reg_n_0_[27] ;
  wire \ip_start_count_reg_n_0_[28] ;
  wire \ip_start_count_reg_n_0_[29] ;
  wire \ip_start_count_reg_n_0_[2] ;
  wire \ip_start_count_reg_n_0_[30] ;
  wire \ip_start_count_reg_n_0_[31] ;
  wire \ip_start_count_reg_n_0_[3] ;
  wire \ip_start_count_reg_n_0_[4] ;
  wire \ip_start_count_reg_n_0_[5] ;
  wire \ip_start_count_reg_n_0_[6] ;
  wire \ip_start_count_reg_n_0_[7] ;
  wire \ip_start_count_reg_n_0_[8] ;
  wire \ip_start_count_reg_n_0_[9] ;
  wire min_max_ctr_i_n_1;
  wire min_max_ctr_i_n_10;
  wire min_max_ctr_i_n_11;
  wire min_max_ctr_i_n_12;
  wire min_max_ctr_i_n_13;
  wire min_max_ctr_i_n_14;
  wire min_max_ctr_i_n_15;
  wire min_max_ctr_i_n_16;
  wire min_max_ctr_i_n_17;
  wire min_max_ctr_i_n_18;
  wire min_max_ctr_i_n_19;
  wire min_max_ctr_i_n_2;
  wire min_max_ctr_i_n_20;
  wire min_max_ctr_i_n_21;
  wire min_max_ctr_i_n_22;
  wire min_max_ctr_i_n_23;
  wire min_max_ctr_i_n_24;
  wire min_max_ctr_i_n_25;
  wire min_max_ctr_i_n_26;
  wire min_max_ctr_i_n_27;
  wire min_max_ctr_i_n_28;
  wire min_max_ctr_i_n_29;
  wire min_max_ctr_i_n_3;
  wire min_max_ctr_i_n_30;
  wire min_max_ctr_i_n_31;
  wire min_max_ctr_i_n_32;
  wire min_max_ctr_i_n_33;
  wire min_max_ctr_i_n_34;
  wire min_max_ctr_i_n_35;
  wire min_max_ctr_i_n_36;
  wire min_max_ctr_i_n_37;
  wire min_max_ctr_i_n_38;
  wire min_max_ctr_i_n_39;
  wire min_max_ctr_i_n_4;
  wire min_max_ctr_i_n_40;
  wire min_max_ctr_i_n_41;
  wire min_max_ctr_i_n_42;
  wire min_max_ctr_i_n_43;
  wire min_max_ctr_i_n_44;
  wire min_max_ctr_i_n_45;
  wire min_max_ctr_i_n_46;
  wire min_max_ctr_i_n_47;
  wire min_max_ctr_i_n_48;
  wire min_max_ctr_i_n_49;
  wire min_max_ctr_i_n_5;
  wire min_max_ctr_i_n_50;
  wire min_max_ctr_i_n_51;
  wire min_max_ctr_i_n_52;
  wire min_max_ctr_i_n_53;
  wire min_max_ctr_i_n_54;
  wire min_max_ctr_i_n_55;
  wire min_max_ctr_i_n_56;
  wire min_max_ctr_i_n_57;
  wire min_max_ctr_i_n_58;
  wire min_max_ctr_i_n_59;
  wire min_max_ctr_i_n_6;
  wire min_max_ctr_i_n_60;
  wire min_max_ctr_i_n_61;
  wire min_max_ctr_i_n_62;
  wire min_max_ctr_i_n_63;
  wire min_max_ctr_i_n_64;
  wire min_max_ctr_i_n_7;
  wire min_max_ctr_i_n_8;
  wire min_max_ctr_i_n_9;
  wire mon_clk;
  wire rd_en;
  wire \s_axi_awaddr[5] ;
  wire \s_axi_awaddr[5]_0 ;
  wire \s_axi_awaddr[5]_1 ;
  wire \s_axi_awaddr[5]_10 ;
  wire \s_axi_awaddr[5]_11 ;
  wire \s_axi_awaddr[5]_12 ;
  wire \s_axi_awaddr[5]_13 ;
  wire \s_axi_awaddr[5]_14 ;
  wire \s_axi_awaddr[5]_15 ;
  wire \s_axi_awaddr[5]_16 ;
  wire \s_axi_awaddr[5]_17 ;
  wire \s_axi_awaddr[5]_18 ;
  wire \s_axi_awaddr[5]_19 ;
  wire \s_axi_awaddr[5]_2 ;
  wire \s_axi_awaddr[5]_20 ;
  wire \s_axi_awaddr[5]_21 ;
  wire \s_axi_awaddr[5]_22 ;
  wire \s_axi_awaddr[5]_23 ;
  wire \s_axi_awaddr[5]_24 ;
  wire \s_axi_awaddr[5]_25 ;
  wire \s_axi_awaddr[5]_26 ;
  wire \s_axi_awaddr[5]_27 ;
  wire \s_axi_awaddr[5]_28 ;
  wire \s_axi_awaddr[5]_29 ;
  wire \s_axi_awaddr[5]_3 ;
  wire \s_axi_awaddr[5]_30 ;
  wire \s_axi_awaddr[5]_4 ;
  wire \s_axi_awaddr[5]_5 ;
  wire \s_axi_awaddr[5]_6 ;
  wire \s_axi_awaddr[5]_7 ;
  wire \s_axi_awaddr[5]_8 ;
  wire \s_axi_awaddr[5]_9 ;
  wire \sample_data_reg[0]_i_3 ;
  wire \sample_data_reg[31]_0 ;
  wire \sample_data_reg[31]_1 ;
  wire \sample_data_reg[31]_2 ;
  wire stall_done_ext;
  wire stall_done_int;
  wire stall_done_str;
  wire stall_start_ext;
  wire stall_start_int;
  wire stall_start_str;
  wire start_pulse;
  wire [7:7]\NLW_i_/i_/i___1014_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___189_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___316_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___506_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___633_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___760_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i___887_carry__6_CO_UNCONNECTED ;
  wire [7:7]\NLW_i_/i_/i__carry__6_CO_UNCONNECTED ;
  wire [7:0]NLW_ip_idle_carry_O_UNCONNECTED;
  wire [7:0]NLW_ip_idle_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_ip_idle_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_ip_idle_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_ip_max_parallel_tranx1_carry_O_UNCONNECTED;
  wire [7:0]NLW_ip_max_parallel_tranx1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_ip_max_parallel_tranx1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_ip_max_parallel_tranx1_carry__2_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon \GEN_EVENT_MONITORS[0].event_mon_i 
       (.D(event_ctr_val_reg),
        .E(E),
        .O({\i_/i_/i___633_carry_n_8 ,\i_/i_/i___633_carry_n_9 ,\i_/i_/i___633_carry_n_10 ,\i_/i_/i___633_carry_n_11 ,\i_/i_/i___633_carry_n_12 ,\i_/i_/i___633_carry_n_13 ,\i_/i_/i___633_carry_n_14 ,\i_/i_/i___633_carry_n_15 }),
        .Q({data14,\GEN_EVENT_MONITORS[1].event_mon_i_n_96 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_97 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_98 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_99 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_100 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_101 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_102 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_103 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_104 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_105 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_106 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_107 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_108 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_109 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_110 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_111 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_112 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_113 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_114 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_115 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_116 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_117 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_118 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_119 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_120 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_121 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_122 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_123 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_124 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_125 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_126 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_127 }),
        .RST_ACTIVE(RST_ACTIVE),
        .S(\GEN_EVENT_MONITORS[0].event_mon_i_n_64 ),
        .cnt_enabled_reg_0(cnt_enabled_reg),
        .data8(data8),
        .data9(data9),
        .\event_ctr_val_reg[15]_0 ({\i_/i_/i___633_carry__0_n_8 ,\i_/i_/i___633_carry__0_n_9 ,\i_/i_/i___633_carry__0_n_10 ,\i_/i_/i___633_carry__0_n_11 ,\i_/i_/i___633_carry__0_n_12 ,\i_/i_/i___633_carry__0_n_13 ,\i_/i_/i___633_carry__0_n_14 ,\i_/i_/i___633_carry__0_n_15 }),
        .\event_ctr_val_reg[23]_0 ({\i_/i_/i___633_carry__1_n_8 ,\i_/i_/i___633_carry__1_n_9 ,\i_/i_/i___633_carry__1_n_10 ,\i_/i_/i___633_carry__1_n_11 ,\i_/i_/i___633_carry__1_n_12 ,\i_/i_/i___633_carry__1_n_13 ,\i_/i_/i___633_carry__1_n_14 ,\i_/i_/i___633_carry__1_n_15 }),
        .\event_ctr_val_reg[31]_0 ({\i_/i_/i___633_carry__2_n_8 ,\i_/i_/i___633_carry__2_n_9 ,\i_/i_/i___633_carry__2_n_10 ,\i_/i_/i___633_carry__2_n_11 ,\i_/i_/i___633_carry__2_n_12 ,\i_/i_/i___633_carry__2_n_13 ,\i_/i_/i___633_carry__2_n_14 ,\i_/i_/i___633_carry__2_n_15 }),
        .\event_ctr_val_reg[39]_0 ({\i_/i_/i___633_carry__3_n_8 ,\i_/i_/i___633_carry__3_n_9 ,\i_/i_/i___633_carry__3_n_10 ,\i_/i_/i___633_carry__3_n_11 ,\i_/i_/i___633_carry__3_n_12 ,\i_/i_/i___633_carry__3_n_13 ,\i_/i_/i___633_carry__3_n_14 ,\i_/i_/i___633_carry__3_n_15 }),
        .\event_ctr_val_reg[47]_0 ({\i_/i_/i___633_carry__4_n_8 ,\i_/i_/i___633_carry__4_n_9 ,\i_/i_/i___633_carry__4_n_10 ,\i_/i_/i___633_carry__4_n_11 ,\i_/i_/i___633_carry__4_n_12 ,\i_/i_/i___633_carry__4_n_13 ,\i_/i_/i___633_carry__4_n_14 ,\i_/i_/i___633_carry__4_n_15 }),
        .\event_ctr_val_reg[55]_0 ({\i_/i_/i___633_carry__5_n_8 ,\i_/i_/i___633_carry__5_n_9 ,\i_/i_/i___633_carry__5_n_10 ,\i_/i_/i___633_carry__5_n_11 ,\i_/i_/i___633_carry__5_n_12 ,\i_/i_/i___633_carry__5_n_13 ,\i_/i_/i___633_carry__5_n_14 ,\i_/i_/i___633_carry__5_n_15 }),
        .\event_ctr_val_reg[63]_0 ({\i_/i_/i___633_carry__6_n_8 ,\i_/i_/i___633_carry__6_n_9 ,\i_/i_/i___633_carry__6_n_10 ,\i_/i_/i___633_carry__6_n_11 ,\i_/i_/i___633_carry__6_n_12 ,\i_/i_/i___633_carry__6_n_13 ,\i_/i_/i___633_carry__6_n_14 ,\i_/i_/i___633_carry__6_n_15 }),
        .mon_clk(mon_clk),
        .\s_axi_awaddr[5] (\s_axi_awaddr[5] ),
        .\s_axi_awaddr[5]_0 (\s_axi_awaddr[5]_0 ),
        .\s_axi_awaddr[5]_1 (\s_axi_awaddr[5]_1 ),
        .\s_axi_awaddr[5]_10 (\s_axi_awaddr[5]_10 ),
        .\s_axi_awaddr[5]_11 (\s_axi_awaddr[5]_11 ),
        .\s_axi_awaddr[5]_12 (\s_axi_awaddr[5]_12 ),
        .\s_axi_awaddr[5]_13 (\s_axi_awaddr[5]_13 ),
        .\s_axi_awaddr[5]_14 (\s_axi_awaddr[5]_14 ),
        .\s_axi_awaddr[5]_15 (\s_axi_awaddr[5]_15 ),
        .\s_axi_awaddr[5]_16 (\s_axi_awaddr[5]_16 ),
        .\s_axi_awaddr[5]_17 (\s_axi_awaddr[5]_17 ),
        .\s_axi_awaddr[5]_18 (\s_axi_awaddr[5]_18 ),
        .\s_axi_awaddr[5]_19 (\s_axi_awaddr[5]_19 ),
        .\s_axi_awaddr[5]_2 (\s_axi_awaddr[5]_2 ),
        .\s_axi_awaddr[5]_20 (\s_axi_awaddr[5]_20 ),
        .\s_axi_awaddr[5]_21 (\s_axi_awaddr[5]_21 ),
        .\s_axi_awaddr[5]_22 (\s_axi_awaddr[5]_22 ),
        .\s_axi_awaddr[5]_23 (\s_axi_awaddr[5]_23 ),
        .\s_axi_awaddr[5]_24 (\s_axi_awaddr[5]_24 ),
        .\s_axi_awaddr[5]_25 (\s_axi_awaddr[5]_25 ),
        .\s_axi_awaddr[5]_26 (\s_axi_awaddr[5]_26 ),
        .\s_axi_awaddr[5]_27 (\s_axi_awaddr[5]_27 ),
        .\s_axi_awaddr[5]_28 (\s_axi_awaddr[5]_28 ),
        .\s_axi_awaddr[5]_29 (\s_axi_awaddr[5]_29 ),
        .\s_axi_awaddr[5]_3 (\s_axi_awaddr[5]_3 ),
        .\s_axi_awaddr[5]_30 (\s_axi_awaddr[5]_30 ),
        .\s_axi_awaddr[5]_4 (\s_axi_awaddr[5]_4 ),
        .\s_axi_awaddr[5]_5 (\s_axi_awaddr[5]_5 ),
        .\s_axi_awaddr[5]_6 (\s_axi_awaddr[5]_6 ),
        .\s_axi_awaddr[5]_7 (\s_axi_awaddr[5]_7 ),
        .\s_axi_awaddr[5]_8 (\s_axi_awaddr[5]_8 ),
        .\s_axi_awaddr[5]_9 (\s_axi_awaddr[5]_9 ),
        .\sample_data_reg[0]_i_3_0 (\sample_data_reg[0]_i_3 ),
        .\sample_data_reg[0]_i_3_1 (min_max_ctr_i_n_1),
        .\sample_data_reg[0]_i_3_2 (min_max_ctr_i_n_2),
        .\sample_data_reg[0]_i_4_0 (\sample_data_reg[31]_1 ),
        .\sample_data_reg[0]_i_4_1 (\ip_exec_count_reg_n_0_[0] ),
        .\sample_data_reg[0]_i_4_2 (\sample_data_reg[31]_2 ),
        .\sample_data_reg[0]_i_4_3 (\ip_cycles_avg_reg_n_0_[0] ),
        .\sample_data_reg[10]_i_3_0 (min_max_ctr_i_n_21),
        .\sample_data_reg[10]_i_3_1 (min_max_ctr_i_n_22),
        .\sample_data_reg[10]_i_4_0 (\ip_cycles_avg_reg_n_0_[10] ),
        .\sample_data_reg[11]_i_3_0 (min_max_ctr_i_n_23),
        .\sample_data_reg[11]_i_3_1 (min_max_ctr_i_n_24),
        .\sample_data_reg[11]_i_4_0 (\ip_cycles_avg_reg_n_0_[11] ),
        .\sample_data_reg[12]_i_3_0 (min_max_ctr_i_n_25),
        .\sample_data_reg[12]_i_3_1 (min_max_ctr_i_n_26),
        .\sample_data_reg[12]_i_4_0 (\ip_cycles_avg_reg_n_0_[12] ),
        .\sample_data_reg[13]_i_3_0 (min_max_ctr_i_n_27),
        .\sample_data_reg[13]_i_3_1 (min_max_ctr_i_n_28),
        .\sample_data_reg[13]_i_4_0 (\ip_cycles_avg_reg_n_0_[13] ),
        .\sample_data_reg[14]_i_3_0 (min_max_ctr_i_n_29),
        .\sample_data_reg[14]_i_3_1 (min_max_ctr_i_n_30),
        .\sample_data_reg[14]_i_4_0 (\ip_cycles_avg_reg_n_0_[14] ),
        .\sample_data_reg[15]_i_3_0 (min_max_ctr_i_n_31),
        .\sample_data_reg[15]_i_3_1 (min_max_ctr_i_n_32),
        .\sample_data_reg[15]_i_4_0 ({\ip_exec_count_reg_n_0_[15] ,\ip_exec_count_reg_n_0_[14] ,\ip_exec_count_reg_n_0_[13] ,\ip_exec_count_reg_n_0_[12] ,\ip_exec_count_reg_n_0_[11] ,\ip_exec_count_reg_n_0_[10] ,\ip_exec_count_reg_n_0_[9] ,\ip_exec_count_reg_n_0_[8] }),
        .\sample_data_reg[15]_i_4_1 (\ip_cycles_avg_reg_n_0_[15] ),
        .\sample_data_reg[16]_i_3_0 (min_max_ctr_i_n_33),
        .\sample_data_reg[16]_i_3_1 (min_max_ctr_i_n_34),
        .\sample_data_reg[16]_i_4_0 (\ip_cycles_avg_reg_n_0_[16] ),
        .\sample_data_reg[17]_i_3_0 (min_max_ctr_i_n_35),
        .\sample_data_reg[17]_i_3_1 (min_max_ctr_i_n_36),
        .\sample_data_reg[17]_i_4_0 (\ip_cycles_avg_reg_n_0_[17] ),
        .\sample_data_reg[18]_i_3_0 (min_max_ctr_i_n_37),
        .\sample_data_reg[18]_i_3_1 (min_max_ctr_i_n_38),
        .\sample_data_reg[18]_i_4_0 (\ip_cycles_avg_reg_n_0_[18] ),
        .\sample_data_reg[19]_i_3_0 (min_max_ctr_i_n_39),
        .\sample_data_reg[19]_i_3_1 (min_max_ctr_i_n_40),
        .\sample_data_reg[19]_i_4_0 (\ip_cycles_avg_reg_n_0_[19] ),
        .\sample_data_reg[1]_i_3_0 (min_max_ctr_i_n_3),
        .\sample_data_reg[1]_i_3_1 (min_max_ctr_i_n_4),
        .\sample_data_reg[1]_i_4_0 (\ip_cycles_avg_reg_n_0_[1] ),
        .\sample_data_reg[20]_i_3_0 (min_max_ctr_i_n_41),
        .\sample_data_reg[20]_i_3_1 (min_max_ctr_i_n_42),
        .\sample_data_reg[20]_i_4_0 (\ip_cycles_avg_reg_n_0_[20] ),
        .\sample_data_reg[21]_i_3_0 (min_max_ctr_i_n_43),
        .\sample_data_reg[21]_i_3_1 (min_max_ctr_i_n_44),
        .\sample_data_reg[21]_i_4_0 (\ip_cycles_avg_reg_n_0_[21] ),
        .\sample_data_reg[22]_i_3_0 (min_max_ctr_i_n_45),
        .\sample_data_reg[22]_i_3_1 (min_max_ctr_i_n_46),
        .\sample_data_reg[22]_i_4_0 (\ip_cycles_avg_reg_n_0_[22] ),
        .\sample_data_reg[23]_i_3_0 (min_max_ctr_i_n_47),
        .\sample_data_reg[23]_i_3_1 (min_max_ctr_i_n_48),
        .\sample_data_reg[23]_i_4_0 ({\ip_exec_count_reg_n_0_[23] ,\ip_exec_count_reg_n_0_[22] ,\ip_exec_count_reg_n_0_[21] ,\ip_exec_count_reg_n_0_[20] ,\ip_exec_count_reg_n_0_[19] ,\ip_exec_count_reg_n_0_[18] ,\ip_exec_count_reg_n_0_[17] ,\ip_exec_count_reg_n_0_[16] }),
        .\sample_data_reg[23]_i_4_1 (\ip_cycles_avg_reg_n_0_[23] ),
        .\sample_data_reg[24]_i_3_0 (min_max_ctr_i_n_49),
        .\sample_data_reg[24]_i_3_1 (min_max_ctr_i_n_50),
        .\sample_data_reg[24]_i_4_0 (\ip_cycles_avg_reg_n_0_[24] ),
        .\sample_data_reg[25]_i_3_0 (min_max_ctr_i_n_51),
        .\sample_data_reg[25]_i_3_1 (min_max_ctr_i_n_52),
        .\sample_data_reg[25]_i_4_0 (\ip_cycles_avg_reg_n_0_[25] ),
        .\sample_data_reg[26]_i_3_0 (min_max_ctr_i_n_53),
        .\sample_data_reg[26]_i_3_1 (min_max_ctr_i_n_54),
        .\sample_data_reg[26]_i_4_0 (\ip_cycles_avg_reg_n_0_[26] ),
        .\sample_data_reg[27]_i_3_0 (min_max_ctr_i_n_55),
        .\sample_data_reg[27]_i_3_1 (min_max_ctr_i_n_56),
        .\sample_data_reg[27]_i_4_0 (\ip_cycles_avg_reg_n_0_[27] ),
        .\sample_data_reg[28]_i_3_0 (min_max_ctr_i_n_57),
        .\sample_data_reg[28]_i_3_1 (min_max_ctr_i_n_58),
        .\sample_data_reg[28]_i_4_0 (\ip_cycles_avg_reg_n_0_[28] ),
        .\sample_data_reg[29]_i_3_0 (min_max_ctr_i_n_59),
        .\sample_data_reg[29]_i_3_1 (min_max_ctr_i_n_60),
        .\sample_data_reg[29]_i_4_0 (\ip_cycles_avg_reg_n_0_[29] ),
        .\sample_data_reg[2]_i_3_0 (min_max_ctr_i_n_5),
        .\sample_data_reg[2]_i_3_1 (min_max_ctr_i_n_6),
        .\sample_data_reg[2]_i_4_0 (\ip_cycles_avg_reg_n_0_[2] ),
        .\sample_data_reg[30]_i_3_0 (min_max_ctr_i_n_61),
        .\sample_data_reg[30]_i_3_1 (min_max_ctr_i_n_62),
        .\sample_data_reg[30]_i_4_0 (\ip_cycles_avg_reg_n_0_[30] ),
        .\sample_data_reg[31] (\sample_data_reg[31]_0 ),
        .\sample_data_reg[31]_i_10_0 ({\ip_exec_count_reg_n_0_[31] ,\ip_exec_count_reg_n_0_[30] ,\ip_exec_count_reg_n_0_[29] ,\ip_exec_count_reg_n_0_[28] ,\ip_exec_count_reg_n_0_[27] ,\ip_exec_count_reg_n_0_[26] ,\ip_exec_count_reg_n_0_[25] ,\ip_exec_count_reg_n_0_[24] }),
        .\sample_data_reg[31]_i_10_1 (\ip_cycles_avg_reg_n_0_[31] ),
        .\sample_data_reg[31]_i_7_0 (min_max_ctr_i_n_63),
        .\sample_data_reg[31]_i_7_1 (min_max_ctr_i_n_64),
        .\sample_data_reg[3]_i_3_0 (min_max_ctr_i_n_7),
        .\sample_data_reg[3]_i_3_1 (min_max_ctr_i_n_8),
        .\sample_data_reg[3]_i_4_0 (\ip_cycles_avg_reg_n_0_[3] ),
        .\sample_data_reg[4]_i_3_0 (min_max_ctr_i_n_9),
        .\sample_data_reg[4]_i_3_1 (min_max_ctr_i_n_10),
        .\sample_data_reg[4]_i_4_0 (\ip_cycles_avg_reg_n_0_[4] ),
        .\sample_data_reg[5]_i_3_0 (min_max_ctr_i_n_11),
        .\sample_data_reg[5]_i_3_1 (min_max_ctr_i_n_12),
        .\sample_data_reg[5]_i_4_0 (\ip_cycles_avg_reg_n_0_[5] ),
        .\sample_data_reg[6]_i_3_0 (min_max_ctr_i_n_13),
        .\sample_data_reg[6]_i_3_1 (min_max_ctr_i_n_14),
        .\sample_data_reg[6]_i_4_0 (\ip_cycles_avg_reg_n_0_[6] ),
        .\sample_data_reg[7]_i_3_0 (min_max_ctr_i_n_15),
        .\sample_data_reg[7]_i_3_1 (min_max_ctr_i_n_16),
        .\sample_data_reg[7]_i_4_0 ({\ip_exec_count_reg_n_0_[7] ,\ip_exec_count_reg_n_0_[6] ,\ip_exec_count_reg_n_0_[5] ,\ip_exec_count_reg_n_0_[4] ,\ip_exec_count_reg_n_0_[3] ,\ip_exec_count_reg_n_0_[2] ,\ip_exec_count_reg_n_0_[1] }),
        .\sample_data_reg[7]_i_4_1 (\ip_cycles_avg_reg_n_0_[7] ),
        .\sample_data_reg[8]_i_3_0 (min_max_ctr_i_n_17),
        .\sample_data_reg[8]_i_3_1 (min_max_ctr_i_n_18),
        .\sample_data_reg[8]_i_4_0 (\ip_cycles_avg_reg_n_0_[8] ),
        .\sample_data_reg[9]_i_3_0 (min_max_ctr_i_n_19),
        .\sample_data_reg[9]_i_3_1 (min_max_ctr_i_n_20),
        .\sample_data_reg[9]_i_4_0 (\ip_cycles_avg_reg_n_0_[9] ),
        .stall_done_int(stall_done_int),
        .stall_start_int(stall_start_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon_4 \GEN_EVENT_MONITORS[1].event_mon_i 
       (.D(event_ctr_val_reg_0),
        .E(E),
        .O({\i_/i_/i___760_carry_n_8 ,\i_/i_/i___760_carry_n_9 ,\i_/i_/i___760_carry_n_10 ,\i_/i_/i___760_carry_n_11 ,\i_/i_/i___760_carry_n_12 ,\i_/i_/i___760_carry_n_13 ,\i_/i_/i___760_carry_n_14 ,\i_/i_/i___760_carry_n_15 }),
        .Q({data14,\GEN_EVENT_MONITORS[1].event_mon_i_n_96 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_97 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_98 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_99 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_100 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_101 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_102 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_103 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_104 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_105 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_106 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_107 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_108 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_109 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_110 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_111 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_112 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_113 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_114 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_115 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_116 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_117 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_118 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_119 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_120 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_121 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_122 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_123 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_124 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_125 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_126 ,\GEN_EVENT_MONITORS[1].event_mon_i_n_127 }),
        .RST_ACTIVE(RST_ACTIVE),
        .S(\GEN_EVENT_MONITORS[1].event_mon_i_n_63 ),
        .cnt_enabled_reg_0(cnt_enabled_reg),
        .\event_ctr_val_reg[15]_0 ({\i_/i_/i___760_carry__0_n_8 ,\i_/i_/i___760_carry__0_n_9 ,\i_/i_/i___760_carry__0_n_10 ,\i_/i_/i___760_carry__0_n_11 ,\i_/i_/i___760_carry__0_n_12 ,\i_/i_/i___760_carry__0_n_13 ,\i_/i_/i___760_carry__0_n_14 ,\i_/i_/i___760_carry__0_n_15 }),
        .\event_ctr_val_reg[23]_0 ({\i_/i_/i___760_carry__1_n_8 ,\i_/i_/i___760_carry__1_n_9 ,\i_/i_/i___760_carry__1_n_10 ,\i_/i_/i___760_carry__1_n_11 ,\i_/i_/i___760_carry__1_n_12 ,\i_/i_/i___760_carry__1_n_13 ,\i_/i_/i___760_carry__1_n_14 ,\i_/i_/i___760_carry__1_n_15 }),
        .\event_ctr_val_reg[31]_0 ({\i_/i_/i___760_carry__2_n_8 ,\i_/i_/i___760_carry__2_n_9 ,\i_/i_/i___760_carry__2_n_10 ,\i_/i_/i___760_carry__2_n_11 ,\i_/i_/i___760_carry__2_n_12 ,\i_/i_/i___760_carry__2_n_13 ,\i_/i_/i___760_carry__2_n_14 ,\i_/i_/i___760_carry__2_n_15 }),
        .\event_ctr_val_reg[39]_0 ({\i_/i_/i___760_carry__3_n_8 ,\i_/i_/i___760_carry__3_n_9 ,\i_/i_/i___760_carry__3_n_10 ,\i_/i_/i___760_carry__3_n_11 ,\i_/i_/i___760_carry__3_n_12 ,\i_/i_/i___760_carry__3_n_13 ,\i_/i_/i___760_carry__3_n_14 ,\i_/i_/i___760_carry__3_n_15 }),
        .\event_ctr_val_reg[47]_0 ({\i_/i_/i___760_carry__4_n_8 ,\i_/i_/i___760_carry__4_n_9 ,\i_/i_/i___760_carry__4_n_10 ,\i_/i_/i___760_carry__4_n_11 ,\i_/i_/i___760_carry__4_n_12 ,\i_/i_/i___760_carry__4_n_13 ,\i_/i_/i___760_carry__4_n_14 ,\i_/i_/i___760_carry__4_n_15 }),
        .\event_ctr_val_reg[55]_0 ({\i_/i_/i___760_carry__5_n_8 ,\i_/i_/i___760_carry__5_n_9 ,\i_/i_/i___760_carry__5_n_10 ,\i_/i_/i___760_carry__5_n_11 ,\i_/i_/i___760_carry__5_n_12 ,\i_/i_/i___760_carry__5_n_13 ,\i_/i_/i___760_carry__5_n_14 ,\i_/i_/i___760_carry__5_n_15 }),
        .\event_ctr_val_reg[63]_0 ({\i_/i_/i___760_carry__6_n_8 ,\i_/i_/i___760_carry__6_n_9 ,\i_/i_/i___760_carry__6_n_10 ,\i_/i_/i___760_carry__6_n_11 ,\i_/i_/i___760_carry__6_n_12 ,\i_/i_/i___760_carry__6_n_13 ,\i_/i_/i___760_carry__6_n_14 ,\i_/i_/i___760_carry__6_n_15 }),
        .mon_clk(mon_clk),
        .stall_done_str(stall_done_str),
        .stall_start_str(stall_start_str));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon_5 \GEN_EVENT_MONITORS[2].event_mon_i 
       (.D(event_ctr_val_reg_1),
        .E(E),
        .O({\i_/i_/i___887_carry_n_8 ,\i_/i_/i___887_carry_n_9 ,\i_/i_/i___887_carry_n_10 ,\i_/i_/i___887_carry_n_11 ,\i_/i_/i___887_carry_n_12 ,\i_/i_/i___887_carry_n_13 ,\i_/i_/i___887_carry_n_14 ,\i_/i_/i___887_carry_n_15 }),
        .Q({data15,\GEN_EVENT_MONITORS[2].event_mon_i_n_96 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_97 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_98 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_99 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_100 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_101 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_102 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_103 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_104 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_105 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_106 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_107 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_108 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_109 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_110 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_111 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_112 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_113 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_114 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_115 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_116 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_117 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_118 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_119 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_120 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_121 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_122 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_123 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_124 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_125 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_126 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_127 }),
        .RST_ACTIVE(RST_ACTIVE),
        .S(\GEN_EVENT_MONITORS[2].event_mon_i_n_63 ),
        .cnt_enabled_reg_0(cnt_enabled_reg),
        .\event_ctr_val_reg[15]_0 ({\i_/i_/i___887_carry__0_n_8 ,\i_/i_/i___887_carry__0_n_9 ,\i_/i_/i___887_carry__0_n_10 ,\i_/i_/i___887_carry__0_n_11 ,\i_/i_/i___887_carry__0_n_12 ,\i_/i_/i___887_carry__0_n_13 ,\i_/i_/i___887_carry__0_n_14 ,\i_/i_/i___887_carry__0_n_15 }),
        .\event_ctr_val_reg[23]_0 ({\i_/i_/i___887_carry__1_n_8 ,\i_/i_/i___887_carry__1_n_9 ,\i_/i_/i___887_carry__1_n_10 ,\i_/i_/i___887_carry__1_n_11 ,\i_/i_/i___887_carry__1_n_12 ,\i_/i_/i___887_carry__1_n_13 ,\i_/i_/i___887_carry__1_n_14 ,\i_/i_/i___887_carry__1_n_15 }),
        .\event_ctr_val_reg[31]_0 ({\i_/i_/i___887_carry__2_n_8 ,\i_/i_/i___887_carry__2_n_9 ,\i_/i_/i___887_carry__2_n_10 ,\i_/i_/i___887_carry__2_n_11 ,\i_/i_/i___887_carry__2_n_12 ,\i_/i_/i___887_carry__2_n_13 ,\i_/i_/i___887_carry__2_n_14 ,\i_/i_/i___887_carry__2_n_15 }),
        .\event_ctr_val_reg[39]_0 ({\i_/i_/i___887_carry__3_n_8 ,\i_/i_/i___887_carry__3_n_9 ,\i_/i_/i___887_carry__3_n_10 ,\i_/i_/i___887_carry__3_n_11 ,\i_/i_/i___887_carry__3_n_12 ,\i_/i_/i___887_carry__3_n_13 ,\i_/i_/i___887_carry__3_n_14 ,\i_/i_/i___887_carry__3_n_15 }),
        .\event_ctr_val_reg[47]_0 ({\i_/i_/i___887_carry__4_n_8 ,\i_/i_/i___887_carry__4_n_9 ,\i_/i_/i___887_carry__4_n_10 ,\i_/i_/i___887_carry__4_n_11 ,\i_/i_/i___887_carry__4_n_12 ,\i_/i_/i___887_carry__4_n_13 ,\i_/i_/i___887_carry__4_n_14 ,\i_/i_/i___887_carry__4_n_15 }),
        .\event_ctr_val_reg[55]_0 ({\i_/i_/i___887_carry__5_n_8 ,\i_/i_/i___887_carry__5_n_9 ,\i_/i_/i___887_carry__5_n_10 ,\i_/i_/i___887_carry__5_n_11 ,\i_/i_/i___887_carry__5_n_12 ,\i_/i_/i___887_carry__5_n_13 ,\i_/i_/i___887_carry__5_n_14 ,\i_/i_/i___887_carry__5_n_15 }),
        .\event_ctr_val_reg[63]_0 ({\i_/i_/i___887_carry__6_n_8 ,\i_/i_/i___887_carry__6_n_9 ,\i_/i_/i___887_carry__6_n_10 ,\i_/i_/i___887_carry__6_n_11 ,\i_/i_/i___887_carry__6_n_12 ,\i_/i_/i___887_carry__6_n_13 ,\i_/i_/i___887_carry__6_n_14 ,\i_/i_/i___887_carry__6_n_15 }),
        .mon_clk(mon_clk),
        .stall_done_ext(stall_done_ext),
        .stall_start_ext(stall_start_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon_6 event_mon_cu_i
       (.CO(ip_idle),
        .D(event_ctr_val_reg_2),
        .E(E),
        .O({\i_/i_/i___1014_carry_n_8 ,\i_/i_/i___1014_carry_n_9 ,\i_/i_/i___1014_carry_n_10 ,\i_/i_/i___1014_carry_n_11 ,\i_/i_/i___1014_carry_n_12 ,\i_/i_/i___1014_carry_n_13 ,\i_/i_/i___1014_carry_n_14 ,\i_/i_/i___1014_carry_n_15 }),
        .RST_ACTIVE(RST_ACTIVE),
        .S(event_mon_cu_i_n_63),
        .cnt_enabled_reg_0(cnt_enabled_reg),
        .data19(data19),
        .\event_ctr_val_reg[15]_0 ({\i_/i_/i___1014_carry__0_n_8 ,\i_/i_/i___1014_carry__0_n_9 ,\i_/i_/i___1014_carry__0_n_10 ,\i_/i_/i___1014_carry__0_n_11 ,\i_/i_/i___1014_carry__0_n_12 ,\i_/i_/i___1014_carry__0_n_13 ,\i_/i_/i___1014_carry__0_n_14 ,\i_/i_/i___1014_carry__0_n_15 }),
        .\event_ctr_val_reg[23]_0 ({\i_/i_/i___1014_carry__1_n_8 ,\i_/i_/i___1014_carry__1_n_9 ,\i_/i_/i___1014_carry__1_n_10 ,\i_/i_/i___1014_carry__1_n_11 ,\i_/i_/i___1014_carry__1_n_12 ,\i_/i_/i___1014_carry__1_n_13 ,\i_/i_/i___1014_carry__1_n_14 ,\i_/i_/i___1014_carry__1_n_15 }),
        .\event_ctr_val_reg[31]_0 ({\i_/i_/i___1014_carry__2_n_8 ,\i_/i_/i___1014_carry__2_n_9 ,\i_/i_/i___1014_carry__2_n_10 ,\i_/i_/i___1014_carry__2_n_11 ,\i_/i_/i___1014_carry__2_n_12 ,\i_/i_/i___1014_carry__2_n_13 ,\i_/i_/i___1014_carry__2_n_14 ,\i_/i_/i___1014_carry__2_n_15 }),
        .\event_ctr_val_reg[39]_0 ({\i_/i_/i___1014_carry__3_n_8 ,\i_/i_/i___1014_carry__3_n_9 ,\i_/i_/i___1014_carry__3_n_10 ,\i_/i_/i___1014_carry__3_n_11 ,\i_/i_/i___1014_carry__3_n_12 ,\i_/i_/i___1014_carry__3_n_13 ,\i_/i_/i___1014_carry__3_n_14 ,\i_/i_/i___1014_carry__3_n_15 }),
        .\event_ctr_val_reg[47]_0 ({\i_/i_/i___1014_carry__4_n_8 ,\i_/i_/i___1014_carry__4_n_9 ,\i_/i_/i___1014_carry__4_n_10 ,\i_/i_/i___1014_carry__4_n_11 ,\i_/i_/i___1014_carry__4_n_12 ,\i_/i_/i___1014_carry__4_n_13 ,\i_/i_/i___1014_carry__4_n_14 ,\i_/i_/i___1014_carry__4_n_15 }),
        .\event_ctr_val_reg[55]_0 ({\i_/i_/i___1014_carry__5_n_8 ,\i_/i_/i___1014_carry__5_n_9 ,\i_/i_/i___1014_carry__5_n_10 ,\i_/i_/i___1014_carry__5_n_11 ,\i_/i_/i___1014_carry__5_n_12 ,\i_/i_/i___1014_carry__5_n_13 ,\i_/i_/i___1014_carry__5_n_14 ,\i_/i_/i___1014_carry__5_n_15 }),
        .\event_ctr_val_reg[63]_0 ({\i_/i_/i___1014_carry__6_n_8 ,\i_/i_/i___1014_carry__6_n_9 ,\i_/i_/i___1014_carry__6_n_10 ,\i_/i_/i___1014_carry__6_n_11 ,\i_/i_/i___1014_carry__6_n_12 ,\i_/i_/i___1014_carry__6_n_13 ,\i_/i_/i___1014_carry__6_n_14 ,\i_/i_/i___1014_carry__6_n_15 }),
        .\ip_max_parallel_tranx_reg[31] (\ip_max_parallel_tranx_reg[31]_0 ),
        .\ip_max_parallel_tranx_reg[32] (\ip_max_parallel_tranx_reg[32]_0 ),
        .\ip_max_parallel_tranx_reg[33] (\ip_max_parallel_tranx_reg[33]_0 ),
        .\ip_max_parallel_tranx_reg[34] (\ip_max_parallel_tranx_reg[34]_0 ),
        .\ip_max_parallel_tranx_reg[35] (\ip_max_parallel_tranx_reg[35]_0 ),
        .\ip_max_parallel_tranx_reg[36] (\ip_max_parallel_tranx_reg[36]_0 ),
        .\ip_max_parallel_tranx_reg[37] (\ip_max_parallel_tranx_reg[37]_0 ),
        .\ip_max_parallel_tranx_reg[38] (\ip_max_parallel_tranx_reg[38]_0 ),
        .\ip_max_parallel_tranx_reg[39] (\ip_max_parallel_tranx_reg[39]_0 ),
        .\ip_max_parallel_tranx_reg[40] (\ip_max_parallel_tranx_reg[40]_0 ),
        .\ip_max_parallel_tranx_reg[41] (\ip_max_parallel_tranx_reg[41]_0 ),
        .\ip_max_parallel_tranx_reg[42] (\ip_max_parallel_tranx_reg[42]_0 ),
        .\ip_max_parallel_tranx_reg[43] (\ip_max_parallel_tranx_reg[43]_0 ),
        .\ip_max_parallel_tranx_reg[44] (\ip_max_parallel_tranx_reg[44]_0 ),
        .\ip_max_parallel_tranx_reg[45] (\ip_max_parallel_tranx_reg[45]_0 ),
        .\ip_max_parallel_tranx_reg[46] (\ip_max_parallel_tranx_reg[46]_0 ),
        .\ip_max_parallel_tranx_reg[47] (\ip_max_parallel_tranx_reg[47]_0 ),
        .\ip_max_parallel_tranx_reg[48] (\ip_max_parallel_tranx_reg[48]_0 ),
        .\ip_max_parallel_tranx_reg[49] (\ip_max_parallel_tranx_reg[49]_0 ),
        .\ip_max_parallel_tranx_reg[50] (\ip_max_parallel_tranx_reg[50]_0 ),
        .\ip_max_parallel_tranx_reg[51] (\ip_max_parallel_tranx_reg[51]_0 ),
        .\ip_max_parallel_tranx_reg[52] (\ip_max_parallel_tranx_reg[52]_0 ),
        .\ip_max_parallel_tranx_reg[53] (\ip_max_parallel_tranx_reg[53]_0 ),
        .\ip_max_parallel_tranx_reg[54] (\ip_max_parallel_tranx_reg[54]_0 ),
        .\ip_max_parallel_tranx_reg[55] (\ip_max_parallel_tranx_reg[55]_0 ),
        .\ip_max_parallel_tranx_reg[56] (\ip_max_parallel_tranx_reg[56]_0 ),
        .\ip_max_parallel_tranx_reg[57] (\ip_max_parallel_tranx_reg[57]_0 ),
        .\ip_max_parallel_tranx_reg[58] (\ip_max_parallel_tranx_reg[58]_0 ),
        .\ip_max_parallel_tranx_reg[59] (\ip_max_parallel_tranx_reg[59]_0 ),
        .\ip_max_parallel_tranx_reg[60] (\ip_max_parallel_tranx_reg[60]_0 ),
        .\ip_max_parallel_tranx_reg[61] (\ip_max_parallel_tranx_reg[61]_0 ),
        .\ip_max_parallel_tranx_reg[62] (\ip_max_parallel_tranx_reg[62]_0 ),
        .mon_clk(mon_clk),
        .\sample_data_reg[0] (\ip_max_parallel_tranx_reg_n_0_[0] ),
        .\sample_data_reg[10] (\ip_max_parallel_tranx_reg_n_0_[10] ),
        .\sample_data_reg[11] (\ip_max_parallel_tranx_reg_n_0_[11] ),
        .\sample_data_reg[12] (\ip_max_parallel_tranx_reg_n_0_[12] ),
        .\sample_data_reg[13] (\ip_max_parallel_tranx_reg_n_0_[13] ),
        .\sample_data_reg[14] (\ip_max_parallel_tranx_reg_n_0_[14] ),
        .\sample_data_reg[15] (\ip_max_parallel_tranx_reg_n_0_[15] ),
        .\sample_data_reg[16] (\ip_max_parallel_tranx_reg_n_0_[16] ),
        .\sample_data_reg[17] (\ip_max_parallel_tranx_reg_n_0_[17] ),
        .\sample_data_reg[18] (\ip_max_parallel_tranx_reg_n_0_[18] ),
        .\sample_data_reg[19] (\ip_max_parallel_tranx_reg_n_0_[19] ),
        .\sample_data_reg[1] (\ip_max_parallel_tranx_reg_n_0_[1] ),
        .\sample_data_reg[20] (\ip_max_parallel_tranx_reg_n_0_[20] ),
        .\sample_data_reg[21] (\ip_max_parallel_tranx_reg_n_0_[21] ),
        .\sample_data_reg[22] (\ip_max_parallel_tranx_reg_n_0_[22] ),
        .\sample_data_reg[23] (\ip_max_parallel_tranx_reg_n_0_[23] ),
        .\sample_data_reg[24] (\ip_max_parallel_tranx_reg_n_0_[24] ),
        .\sample_data_reg[25] (\ip_max_parallel_tranx_reg_n_0_[25] ),
        .\sample_data_reg[26] (\ip_max_parallel_tranx_reg_n_0_[26] ),
        .\sample_data_reg[27] (\ip_max_parallel_tranx_reg_n_0_[27] ),
        .\sample_data_reg[28] (\ip_max_parallel_tranx_reg_n_0_[28] ),
        .\sample_data_reg[29] (\ip_max_parallel_tranx_reg_n_0_[29] ),
        .\sample_data_reg[2] (\ip_max_parallel_tranx_reg_n_0_[2] ),
        .\sample_data_reg[30] (\ip_max_parallel_tranx_reg_n_0_[30] ),
        .\sample_data_reg[31] (\sample_data_reg[31]_1 ),
        .\sample_data_reg[31]_0 (\sample_data_reg[31]_2 ),
        .\sample_data_reg[31]_1 (\ip_max_parallel_tranx_reg_n_0_[31] ),
        .\sample_data_reg[3] (\ip_max_parallel_tranx_reg_n_0_[3] ),
        .\sample_data_reg[4] (\ip_max_parallel_tranx_reg_n_0_[4] ),
        .\sample_data_reg[5] (\ip_max_parallel_tranx_reg_n_0_[5] ),
        .\sample_data_reg[6] (\ip_max_parallel_tranx_reg_n_0_[6] ),
        .\sample_data_reg[7] (\ip_max_parallel_tranx_reg_n_0_[7] ),
        .\sample_data_reg[8] (\ip_max_parallel_tranx_reg_n_0_[8] ),
        .\sample_data_reg[9] (\ip_max_parallel_tranx_reg_n_0_[9] ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry_n_0 ,\i_/i_/i___1014_carry_n_1 ,\i_/i_/i___1014_carry_n_2 ,\i_/i_/i___1014_carry_n_3 ,\i_/i_/i___1014_carry_n_4 ,\i_/i_/i___1014_carry_n_5 ,\i_/i_/i___1014_carry_n_6 ,\i_/i_/i___1014_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___1014_carry_n_8 ,\i_/i_/i___1014_carry_n_9 ,\i_/i_/i___1014_carry_n_10 ,\i_/i_/i___1014_carry_n_11 ,\i_/i_/i___1014_carry_n_12 ,\i_/i_/i___1014_carry_n_13 ,\i_/i_/i___1014_carry_n_14 ,\i_/i_/i___1014_carry_n_15 }),
        .S({event_ctr_val_reg_2[7:1],event_mon_cu_i_n_63}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__0 
       (.CI(\i_/i_/i___1014_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry__0_n_0 ,\i_/i_/i___1014_carry__0_n_1 ,\i_/i_/i___1014_carry__0_n_2 ,\i_/i_/i___1014_carry__0_n_3 ,\i_/i_/i___1014_carry__0_n_4 ,\i_/i_/i___1014_carry__0_n_5 ,\i_/i_/i___1014_carry__0_n_6 ,\i_/i_/i___1014_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__0_n_8 ,\i_/i_/i___1014_carry__0_n_9 ,\i_/i_/i___1014_carry__0_n_10 ,\i_/i_/i___1014_carry__0_n_11 ,\i_/i_/i___1014_carry__0_n_12 ,\i_/i_/i___1014_carry__0_n_13 ,\i_/i_/i___1014_carry__0_n_14 ,\i_/i_/i___1014_carry__0_n_15 }),
        .S(event_ctr_val_reg_2[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__1 
       (.CI(\i_/i_/i___1014_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry__1_n_0 ,\i_/i_/i___1014_carry__1_n_1 ,\i_/i_/i___1014_carry__1_n_2 ,\i_/i_/i___1014_carry__1_n_3 ,\i_/i_/i___1014_carry__1_n_4 ,\i_/i_/i___1014_carry__1_n_5 ,\i_/i_/i___1014_carry__1_n_6 ,\i_/i_/i___1014_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__1_n_8 ,\i_/i_/i___1014_carry__1_n_9 ,\i_/i_/i___1014_carry__1_n_10 ,\i_/i_/i___1014_carry__1_n_11 ,\i_/i_/i___1014_carry__1_n_12 ,\i_/i_/i___1014_carry__1_n_13 ,\i_/i_/i___1014_carry__1_n_14 ,\i_/i_/i___1014_carry__1_n_15 }),
        .S(event_ctr_val_reg_2[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__2 
       (.CI(\i_/i_/i___1014_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry__2_n_0 ,\i_/i_/i___1014_carry__2_n_1 ,\i_/i_/i___1014_carry__2_n_2 ,\i_/i_/i___1014_carry__2_n_3 ,\i_/i_/i___1014_carry__2_n_4 ,\i_/i_/i___1014_carry__2_n_5 ,\i_/i_/i___1014_carry__2_n_6 ,\i_/i_/i___1014_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__2_n_8 ,\i_/i_/i___1014_carry__2_n_9 ,\i_/i_/i___1014_carry__2_n_10 ,\i_/i_/i___1014_carry__2_n_11 ,\i_/i_/i___1014_carry__2_n_12 ,\i_/i_/i___1014_carry__2_n_13 ,\i_/i_/i___1014_carry__2_n_14 ,\i_/i_/i___1014_carry__2_n_15 }),
        .S(event_ctr_val_reg_2[31:24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__3 
       (.CI(\i_/i_/i___1014_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry__3_n_0 ,\i_/i_/i___1014_carry__3_n_1 ,\i_/i_/i___1014_carry__3_n_2 ,\i_/i_/i___1014_carry__3_n_3 ,\i_/i_/i___1014_carry__3_n_4 ,\i_/i_/i___1014_carry__3_n_5 ,\i_/i_/i___1014_carry__3_n_6 ,\i_/i_/i___1014_carry__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__3_n_8 ,\i_/i_/i___1014_carry__3_n_9 ,\i_/i_/i___1014_carry__3_n_10 ,\i_/i_/i___1014_carry__3_n_11 ,\i_/i_/i___1014_carry__3_n_12 ,\i_/i_/i___1014_carry__3_n_13 ,\i_/i_/i___1014_carry__3_n_14 ,\i_/i_/i___1014_carry__3_n_15 }),
        .S(event_ctr_val_reg_2[39:32]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__4 
       (.CI(\i_/i_/i___1014_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry__4_n_0 ,\i_/i_/i___1014_carry__4_n_1 ,\i_/i_/i___1014_carry__4_n_2 ,\i_/i_/i___1014_carry__4_n_3 ,\i_/i_/i___1014_carry__4_n_4 ,\i_/i_/i___1014_carry__4_n_5 ,\i_/i_/i___1014_carry__4_n_6 ,\i_/i_/i___1014_carry__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__4_n_8 ,\i_/i_/i___1014_carry__4_n_9 ,\i_/i_/i___1014_carry__4_n_10 ,\i_/i_/i___1014_carry__4_n_11 ,\i_/i_/i___1014_carry__4_n_12 ,\i_/i_/i___1014_carry__4_n_13 ,\i_/i_/i___1014_carry__4_n_14 ,\i_/i_/i___1014_carry__4_n_15 }),
        .S(event_ctr_val_reg_2[47:40]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__5 
       (.CI(\i_/i_/i___1014_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___1014_carry__5_n_0 ,\i_/i_/i___1014_carry__5_n_1 ,\i_/i_/i___1014_carry__5_n_2 ,\i_/i_/i___1014_carry__5_n_3 ,\i_/i_/i___1014_carry__5_n_4 ,\i_/i_/i___1014_carry__5_n_5 ,\i_/i_/i___1014_carry__5_n_6 ,\i_/i_/i___1014_carry__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__5_n_8 ,\i_/i_/i___1014_carry__5_n_9 ,\i_/i_/i___1014_carry__5_n_10 ,\i_/i_/i___1014_carry__5_n_11 ,\i_/i_/i___1014_carry__5_n_12 ,\i_/i_/i___1014_carry__5_n_13 ,\i_/i_/i___1014_carry__5_n_14 ,\i_/i_/i___1014_carry__5_n_15 }),
        .S(event_ctr_val_reg_2[55:48]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___1014_carry__6 
       (.CI(\i_/i_/i___1014_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___1014_carry__6_CO_UNCONNECTED [7],\i_/i_/i___1014_carry__6_n_1 ,\i_/i_/i___1014_carry__6_n_2 ,\i_/i_/i___1014_carry__6_n_3 ,\i_/i_/i___1014_carry__6_n_4 ,\i_/i_/i___1014_carry__6_n_5 ,\i_/i_/i___1014_carry__6_n_6 ,\i_/i_/i___1014_carry__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___1014_carry__6_n_8 ,\i_/i_/i___1014_carry__6_n_9 ,\i_/i_/i___1014_carry__6_n_10 ,\i_/i_/i___1014_carry__6_n_11 ,\i_/i_/i___1014_carry__6_n_12 ,\i_/i_/i___1014_carry__6_n_13 ,\i_/i_/i___1014_carry__6_n_14 ,\i_/i_/i___1014_carry__6_n_15 }),
        .S(event_ctr_val_reg_2[63:56]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry_n_0 ,\i_/i_/i___189_carry_n_1 ,\i_/i_/i___189_carry_n_2 ,\i_/i_/i___189_carry_n_3 ,\i_/i_/i___189_carry_n_4 ,\i_/i_/i___189_carry_n_5 ,\i_/i_/i___189_carry_n_6 ,\i_/i_/i___189_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___189_carry_n_8 ,\i_/i_/i___189_carry_n_9 ,\i_/i_/i___189_carry_n_10 ,\i_/i_/i___189_carry_n_11 ,\i_/i_/i___189_carry_n_12 ,\i_/i_/i___189_carry_n_13 ,\i_/i_/i___189_carry_n_14 ,\i_/i_/i___189_carry_n_15 }),
        .S({\ip_exec_count_reg_n_0_[7] ,\ip_exec_count_reg_n_0_[6] ,\ip_exec_count_reg_n_0_[5] ,\ip_exec_count_reg_n_0_[4] ,\ip_exec_count_reg_n_0_[3] ,\ip_exec_count_reg_n_0_[2] ,\ip_exec_count_reg_n_0_[1] ,i___189_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__0 
       (.CI(\i_/i_/i___189_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry__0_n_0 ,\i_/i_/i___189_carry__0_n_1 ,\i_/i_/i___189_carry__0_n_2 ,\i_/i_/i___189_carry__0_n_3 ,\i_/i_/i___189_carry__0_n_4 ,\i_/i_/i___189_carry__0_n_5 ,\i_/i_/i___189_carry__0_n_6 ,\i_/i_/i___189_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__0_n_8 ,\i_/i_/i___189_carry__0_n_9 ,\i_/i_/i___189_carry__0_n_10 ,\i_/i_/i___189_carry__0_n_11 ,\i_/i_/i___189_carry__0_n_12 ,\i_/i_/i___189_carry__0_n_13 ,\i_/i_/i___189_carry__0_n_14 ,\i_/i_/i___189_carry__0_n_15 }),
        .S({\ip_exec_count_reg_n_0_[15] ,\ip_exec_count_reg_n_0_[14] ,\ip_exec_count_reg_n_0_[13] ,\ip_exec_count_reg_n_0_[12] ,\ip_exec_count_reg_n_0_[11] ,\ip_exec_count_reg_n_0_[10] ,\ip_exec_count_reg_n_0_[9] ,\ip_exec_count_reg_n_0_[8] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__1 
       (.CI(\i_/i_/i___189_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry__1_n_0 ,\i_/i_/i___189_carry__1_n_1 ,\i_/i_/i___189_carry__1_n_2 ,\i_/i_/i___189_carry__1_n_3 ,\i_/i_/i___189_carry__1_n_4 ,\i_/i_/i___189_carry__1_n_5 ,\i_/i_/i___189_carry__1_n_6 ,\i_/i_/i___189_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__1_n_8 ,\i_/i_/i___189_carry__1_n_9 ,\i_/i_/i___189_carry__1_n_10 ,\i_/i_/i___189_carry__1_n_11 ,\i_/i_/i___189_carry__1_n_12 ,\i_/i_/i___189_carry__1_n_13 ,\i_/i_/i___189_carry__1_n_14 ,\i_/i_/i___189_carry__1_n_15 }),
        .S({\ip_exec_count_reg_n_0_[23] ,\ip_exec_count_reg_n_0_[22] ,\ip_exec_count_reg_n_0_[21] ,\ip_exec_count_reg_n_0_[20] ,\ip_exec_count_reg_n_0_[19] ,\ip_exec_count_reg_n_0_[18] ,\ip_exec_count_reg_n_0_[17] ,\ip_exec_count_reg_n_0_[16] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__2 
       (.CI(\i_/i_/i___189_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry__2_n_0 ,\i_/i_/i___189_carry__2_n_1 ,\i_/i_/i___189_carry__2_n_2 ,\i_/i_/i___189_carry__2_n_3 ,\i_/i_/i___189_carry__2_n_4 ,\i_/i_/i___189_carry__2_n_5 ,\i_/i_/i___189_carry__2_n_6 ,\i_/i_/i___189_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__2_n_8 ,\i_/i_/i___189_carry__2_n_9 ,\i_/i_/i___189_carry__2_n_10 ,\i_/i_/i___189_carry__2_n_11 ,\i_/i_/i___189_carry__2_n_12 ,\i_/i_/i___189_carry__2_n_13 ,\i_/i_/i___189_carry__2_n_14 ,\i_/i_/i___189_carry__2_n_15 }),
        .S({\ip_exec_count_reg_n_0_[31] ,\ip_exec_count_reg_n_0_[30] ,\ip_exec_count_reg_n_0_[29] ,\ip_exec_count_reg_n_0_[28] ,\ip_exec_count_reg_n_0_[27] ,\ip_exec_count_reg_n_0_[26] ,\ip_exec_count_reg_n_0_[25] ,\ip_exec_count_reg_n_0_[24] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__3 
       (.CI(\i_/i_/i___189_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry__3_n_0 ,\i_/i_/i___189_carry__3_n_1 ,\i_/i_/i___189_carry__3_n_2 ,\i_/i_/i___189_carry__3_n_3 ,\i_/i_/i___189_carry__3_n_4 ,\i_/i_/i___189_carry__3_n_5 ,\i_/i_/i___189_carry__3_n_6 ,\i_/i_/i___189_carry__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__3_n_8 ,\i_/i_/i___189_carry__3_n_9 ,\i_/i_/i___189_carry__3_n_10 ,\i_/i_/i___189_carry__3_n_11 ,\i_/i_/i___189_carry__3_n_12 ,\i_/i_/i___189_carry__3_n_13 ,\i_/i_/i___189_carry__3_n_14 ,\i_/i_/i___189_carry__3_n_15 }),
        .S(data8[7:0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__4 
       (.CI(\i_/i_/i___189_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry__4_n_0 ,\i_/i_/i___189_carry__4_n_1 ,\i_/i_/i___189_carry__4_n_2 ,\i_/i_/i___189_carry__4_n_3 ,\i_/i_/i___189_carry__4_n_4 ,\i_/i_/i___189_carry__4_n_5 ,\i_/i_/i___189_carry__4_n_6 ,\i_/i_/i___189_carry__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__4_n_8 ,\i_/i_/i___189_carry__4_n_9 ,\i_/i_/i___189_carry__4_n_10 ,\i_/i_/i___189_carry__4_n_11 ,\i_/i_/i___189_carry__4_n_12 ,\i_/i_/i___189_carry__4_n_13 ,\i_/i_/i___189_carry__4_n_14 ,\i_/i_/i___189_carry__4_n_15 }),
        .S(data8[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__5 
       (.CI(\i_/i_/i___189_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___189_carry__5_n_0 ,\i_/i_/i___189_carry__5_n_1 ,\i_/i_/i___189_carry__5_n_2 ,\i_/i_/i___189_carry__5_n_3 ,\i_/i_/i___189_carry__5_n_4 ,\i_/i_/i___189_carry__5_n_5 ,\i_/i_/i___189_carry__5_n_6 ,\i_/i_/i___189_carry__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__5_n_8 ,\i_/i_/i___189_carry__5_n_9 ,\i_/i_/i___189_carry__5_n_10 ,\i_/i_/i___189_carry__5_n_11 ,\i_/i_/i___189_carry__5_n_12 ,\i_/i_/i___189_carry__5_n_13 ,\i_/i_/i___189_carry__5_n_14 ,\i_/i_/i___189_carry__5_n_15 }),
        .S(data8[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___189_carry__6 
       (.CI(\i_/i_/i___189_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___189_carry__6_CO_UNCONNECTED [7],\i_/i_/i___189_carry__6_n_1 ,\i_/i_/i___189_carry__6_n_2 ,\i_/i_/i___189_carry__6_n_3 ,\i_/i_/i___189_carry__6_n_4 ,\i_/i_/i___189_carry__6_n_5 ,\i_/i_/i___189_carry__6_n_6 ,\i_/i_/i___189_carry__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___189_carry__6_n_8 ,\i_/i_/i___189_carry__6_n_9 ,\i_/i_/i___189_carry__6_n_10 ,\i_/i_/i___189_carry__6_n_11 ,\i_/i_/i___189_carry__6_n_12 ,\i_/i_/i___189_carry__6_n_13 ,\i_/i_/i___189_carry__6_n_14 ,\i_/i_/i___189_carry__6_n_15 }),
        .S(data8[31:24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry_n_0 ,\i_/i_/i___316_carry_n_1 ,\i_/i_/i___316_carry_n_2 ,\i_/i_/i___316_carry_n_3 ,\i_/i_/i___316_carry_n_4 ,\i_/i_/i___316_carry_n_5 ,\i_/i_/i___316_carry_n_6 ,\i_/i_/i___316_carry_n_7 }),
        .DI(ip_cur_tranx_reg[7:0]),
        .O({\i_/i_/i___316_carry_n_8 ,\i_/i_/i___316_carry_n_9 ,\i_/i_/i___316_carry_n_10 ,\i_/i_/i___316_carry_n_11 ,\i_/i_/i___316_carry_n_12 ,\i_/i_/i___316_carry_n_13 ,\i_/i_/i___316_carry_n_14 ,\i_/i_/i___316_carry_n_15 }),
        .S({i___316_carry_i_1_n_0,i___316_carry_i_2_n_0,i___316_carry_i_3_n_0,i___316_carry_i_4_n_0,i___316_carry_i_5_n_0,i___316_carry_i_6_n_0,i___316_carry_i_7_n_0,i___316_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__0 
       (.CI(\i_/i_/i___316_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry__0_n_0 ,\i_/i_/i___316_carry__0_n_1 ,\i_/i_/i___316_carry__0_n_2 ,\i_/i_/i___316_carry__0_n_3 ,\i_/i_/i___316_carry__0_n_4 ,\i_/i_/i___316_carry__0_n_5 ,\i_/i_/i___316_carry__0_n_6 ,\i_/i_/i___316_carry__0_n_7 }),
        .DI(ip_cur_tranx_reg[15:8]),
        .O({\i_/i_/i___316_carry__0_n_8 ,\i_/i_/i___316_carry__0_n_9 ,\i_/i_/i___316_carry__0_n_10 ,\i_/i_/i___316_carry__0_n_11 ,\i_/i_/i___316_carry__0_n_12 ,\i_/i_/i___316_carry__0_n_13 ,\i_/i_/i___316_carry__0_n_14 ,\i_/i_/i___316_carry__0_n_15 }),
        .S({i___316_carry__0_i_1_n_0,i___316_carry__0_i_2_n_0,i___316_carry__0_i_3_n_0,i___316_carry__0_i_4_n_0,i___316_carry__0_i_5_n_0,i___316_carry__0_i_6_n_0,i___316_carry__0_i_7_n_0,i___316_carry__0_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__1 
       (.CI(\i_/i_/i___316_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry__1_n_0 ,\i_/i_/i___316_carry__1_n_1 ,\i_/i_/i___316_carry__1_n_2 ,\i_/i_/i___316_carry__1_n_3 ,\i_/i_/i___316_carry__1_n_4 ,\i_/i_/i___316_carry__1_n_5 ,\i_/i_/i___316_carry__1_n_6 ,\i_/i_/i___316_carry__1_n_7 }),
        .DI(ip_cur_tranx_reg[23:16]),
        .O({\i_/i_/i___316_carry__1_n_8 ,\i_/i_/i___316_carry__1_n_9 ,\i_/i_/i___316_carry__1_n_10 ,\i_/i_/i___316_carry__1_n_11 ,\i_/i_/i___316_carry__1_n_12 ,\i_/i_/i___316_carry__1_n_13 ,\i_/i_/i___316_carry__1_n_14 ,\i_/i_/i___316_carry__1_n_15 }),
        .S({i___316_carry__1_i_1_n_0,i___316_carry__1_i_2_n_0,i___316_carry__1_i_3_n_0,i___316_carry__1_i_4_n_0,i___316_carry__1_i_5_n_0,i___316_carry__1_i_6_n_0,i___316_carry__1_i_7_n_0,i___316_carry__1_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__2 
       (.CI(\i_/i_/i___316_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry__2_n_0 ,\i_/i_/i___316_carry__2_n_1 ,\i_/i_/i___316_carry__2_n_2 ,\i_/i_/i___316_carry__2_n_3 ,\i_/i_/i___316_carry__2_n_4 ,\i_/i_/i___316_carry__2_n_5 ,\i_/i_/i___316_carry__2_n_6 ,\i_/i_/i___316_carry__2_n_7 }),
        .DI(ip_cur_tranx_reg[31:24]),
        .O({\i_/i_/i___316_carry__2_n_8 ,\i_/i_/i___316_carry__2_n_9 ,\i_/i_/i___316_carry__2_n_10 ,\i_/i_/i___316_carry__2_n_11 ,\i_/i_/i___316_carry__2_n_12 ,\i_/i_/i___316_carry__2_n_13 ,\i_/i_/i___316_carry__2_n_14 ,\i_/i_/i___316_carry__2_n_15 }),
        .S({i___316_carry__2_i_1_n_0,i___316_carry__2_i_2_n_0,i___316_carry__2_i_3_n_0,i___316_carry__2_i_4_n_0,i___316_carry__2_i_5_n_0,i___316_carry__2_i_6_n_0,i___316_carry__2_i_7_n_0,i___316_carry__2_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__3 
       (.CI(\i_/i_/i___316_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry__3_n_0 ,\i_/i_/i___316_carry__3_n_1 ,\i_/i_/i___316_carry__3_n_2 ,\i_/i_/i___316_carry__3_n_3 ,\i_/i_/i___316_carry__3_n_4 ,\i_/i_/i___316_carry__3_n_5 ,\i_/i_/i___316_carry__3_n_6 ,\i_/i_/i___316_carry__3_n_7 }),
        .DI(ip_cur_tranx_reg[39:32]),
        .O({\i_/i_/i___316_carry__3_n_8 ,\i_/i_/i___316_carry__3_n_9 ,\i_/i_/i___316_carry__3_n_10 ,\i_/i_/i___316_carry__3_n_11 ,\i_/i_/i___316_carry__3_n_12 ,\i_/i_/i___316_carry__3_n_13 ,\i_/i_/i___316_carry__3_n_14 ,\i_/i_/i___316_carry__3_n_15 }),
        .S({i___316_carry__3_i_1_n_0,i___316_carry__3_i_2_n_0,i___316_carry__3_i_3_n_0,i___316_carry__3_i_4_n_0,i___316_carry__3_i_5_n_0,i___316_carry__3_i_6_n_0,i___316_carry__3_i_7_n_0,i___316_carry__3_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__4 
       (.CI(\i_/i_/i___316_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry__4_n_0 ,\i_/i_/i___316_carry__4_n_1 ,\i_/i_/i___316_carry__4_n_2 ,\i_/i_/i___316_carry__4_n_3 ,\i_/i_/i___316_carry__4_n_4 ,\i_/i_/i___316_carry__4_n_5 ,\i_/i_/i___316_carry__4_n_6 ,\i_/i_/i___316_carry__4_n_7 }),
        .DI(ip_cur_tranx_reg[47:40]),
        .O({\i_/i_/i___316_carry__4_n_8 ,\i_/i_/i___316_carry__4_n_9 ,\i_/i_/i___316_carry__4_n_10 ,\i_/i_/i___316_carry__4_n_11 ,\i_/i_/i___316_carry__4_n_12 ,\i_/i_/i___316_carry__4_n_13 ,\i_/i_/i___316_carry__4_n_14 ,\i_/i_/i___316_carry__4_n_15 }),
        .S({i___316_carry__4_i_1_n_0,i___316_carry__4_i_2_n_0,i___316_carry__4_i_3_n_0,i___316_carry__4_i_4_n_0,i___316_carry__4_i_5_n_0,i___316_carry__4_i_6_n_0,i___316_carry__4_i_7_n_0,i___316_carry__4_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__5 
       (.CI(\i_/i_/i___316_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___316_carry__5_n_0 ,\i_/i_/i___316_carry__5_n_1 ,\i_/i_/i___316_carry__5_n_2 ,\i_/i_/i___316_carry__5_n_3 ,\i_/i_/i___316_carry__5_n_4 ,\i_/i_/i___316_carry__5_n_5 ,\i_/i_/i___316_carry__5_n_6 ,\i_/i_/i___316_carry__5_n_7 }),
        .DI(ip_cur_tranx_reg[55:48]),
        .O({\i_/i_/i___316_carry__5_n_8 ,\i_/i_/i___316_carry__5_n_9 ,\i_/i_/i___316_carry__5_n_10 ,\i_/i_/i___316_carry__5_n_11 ,\i_/i_/i___316_carry__5_n_12 ,\i_/i_/i___316_carry__5_n_13 ,\i_/i_/i___316_carry__5_n_14 ,\i_/i_/i___316_carry__5_n_15 }),
        .S({i___316_carry__5_i_1_n_0,i___316_carry__5_i_2_n_0,i___316_carry__5_i_3_n_0,i___316_carry__5_i_4_n_0,i___316_carry__5_i_5_n_0,i___316_carry__5_i_6_n_0,i___316_carry__5_i_7_n_0,i___316_carry__5_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___316_carry__6 
       (.CI(\i_/i_/i___316_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___316_carry__6_CO_UNCONNECTED [7],\i_/i_/i___316_carry__6_n_1 ,\i_/i_/i___316_carry__6_n_2 ,\i_/i_/i___316_carry__6_n_3 ,\i_/i_/i___316_carry__6_n_4 ,\i_/i_/i___316_carry__6_n_5 ,\i_/i_/i___316_carry__6_n_6 ,\i_/i_/i___316_carry__6_n_7 }),
        .DI({1'b0,ip_cur_tranx_reg[62:56]}),
        .O({\i_/i_/i___316_carry__6_n_8 ,\i_/i_/i___316_carry__6_n_9 ,\i_/i_/i___316_carry__6_n_10 ,\i_/i_/i___316_carry__6_n_11 ,\i_/i_/i___316_carry__6_n_12 ,\i_/i_/i___316_carry__6_n_13 ,\i_/i_/i___316_carry__6_n_14 ,\i_/i_/i___316_carry__6_n_15 }),
        .S({i___316_carry__6_i_1_n_0,i___316_carry__6_i_2_n_0,i___316_carry__6_i_3_n_0,i___316_carry__6_i_4_n_0,i___316_carry__6_i_5_n_0,i___316_carry__6_i_6_n_0,i___316_carry__6_i_7_n_0,i___316_carry__6_i_8_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry_n_0 ,\i_/i_/i___506_carry_n_1 ,\i_/i_/i___506_carry_n_2 ,\i_/i_/i___506_carry_n_3 ,\i_/i_/i___506_carry_n_4 ,\i_/i_/i___506_carry_n_5 ,\i_/i_/i___506_carry_n_6 ,\i_/i_/i___506_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___506_carry_n_8 ,\i_/i_/i___506_carry_n_9 ,\i_/i_/i___506_carry_n_10 ,\i_/i_/i___506_carry_n_11 ,\i_/i_/i___506_carry_n_12 ,\i_/i_/i___506_carry_n_13 ,\i_/i_/i___506_carry_n_14 ,\i_/i_/i___506_carry_n_15 }),
        .S({\ip_start_count_reg_n_0_[7] ,\ip_start_count_reg_n_0_[6] ,\ip_start_count_reg_n_0_[5] ,\ip_start_count_reg_n_0_[4] ,\ip_start_count_reg_n_0_[3] ,\ip_start_count_reg_n_0_[2] ,\ip_start_count_reg_n_0_[1] ,i___506_carry_i_1_n_0}));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__0 
       (.CI(\i_/i_/i___506_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry__0_n_0 ,\i_/i_/i___506_carry__0_n_1 ,\i_/i_/i___506_carry__0_n_2 ,\i_/i_/i___506_carry__0_n_3 ,\i_/i_/i___506_carry__0_n_4 ,\i_/i_/i___506_carry__0_n_5 ,\i_/i_/i___506_carry__0_n_6 ,\i_/i_/i___506_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__0_n_8 ,\i_/i_/i___506_carry__0_n_9 ,\i_/i_/i___506_carry__0_n_10 ,\i_/i_/i___506_carry__0_n_11 ,\i_/i_/i___506_carry__0_n_12 ,\i_/i_/i___506_carry__0_n_13 ,\i_/i_/i___506_carry__0_n_14 ,\i_/i_/i___506_carry__0_n_15 }),
        .S({\ip_start_count_reg_n_0_[15] ,\ip_start_count_reg_n_0_[14] ,\ip_start_count_reg_n_0_[13] ,\ip_start_count_reg_n_0_[12] ,\ip_start_count_reg_n_0_[11] ,\ip_start_count_reg_n_0_[10] ,\ip_start_count_reg_n_0_[9] ,\ip_start_count_reg_n_0_[8] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__1 
       (.CI(\i_/i_/i___506_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry__1_n_0 ,\i_/i_/i___506_carry__1_n_1 ,\i_/i_/i___506_carry__1_n_2 ,\i_/i_/i___506_carry__1_n_3 ,\i_/i_/i___506_carry__1_n_4 ,\i_/i_/i___506_carry__1_n_5 ,\i_/i_/i___506_carry__1_n_6 ,\i_/i_/i___506_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__1_n_8 ,\i_/i_/i___506_carry__1_n_9 ,\i_/i_/i___506_carry__1_n_10 ,\i_/i_/i___506_carry__1_n_11 ,\i_/i_/i___506_carry__1_n_12 ,\i_/i_/i___506_carry__1_n_13 ,\i_/i_/i___506_carry__1_n_14 ,\i_/i_/i___506_carry__1_n_15 }),
        .S({\ip_start_count_reg_n_0_[23] ,\ip_start_count_reg_n_0_[22] ,\ip_start_count_reg_n_0_[21] ,\ip_start_count_reg_n_0_[20] ,\ip_start_count_reg_n_0_[19] ,\ip_start_count_reg_n_0_[18] ,\ip_start_count_reg_n_0_[17] ,\ip_start_count_reg_n_0_[16] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__2 
       (.CI(\i_/i_/i___506_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry__2_n_0 ,\i_/i_/i___506_carry__2_n_1 ,\i_/i_/i___506_carry__2_n_2 ,\i_/i_/i___506_carry__2_n_3 ,\i_/i_/i___506_carry__2_n_4 ,\i_/i_/i___506_carry__2_n_5 ,\i_/i_/i___506_carry__2_n_6 ,\i_/i_/i___506_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__2_n_8 ,\i_/i_/i___506_carry__2_n_9 ,\i_/i_/i___506_carry__2_n_10 ,\i_/i_/i___506_carry__2_n_11 ,\i_/i_/i___506_carry__2_n_12 ,\i_/i_/i___506_carry__2_n_13 ,\i_/i_/i___506_carry__2_n_14 ,\i_/i_/i___506_carry__2_n_15 }),
        .S({\ip_start_count_reg_n_0_[31] ,\ip_start_count_reg_n_0_[30] ,\ip_start_count_reg_n_0_[29] ,\ip_start_count_reg_n_0_[28] ,\ip_start_count_reg_n_0_[27] ,\ip_start_count_reg_n_0_[26] ,\ip_start_count_reg_n_0_[25] ,\ip_start_count_reg_n_0_[24] }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__3 
       (.CI(\i_/i_/i___506_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry__3_n_0 ,\i_/i_/i___506_carry__3_n_1 ,\i_/i_/i___506_carry__3_n_2 ,\i_/i_/i___506_carry__3_n_3 ,\i_/i_/i___506_carry__3_n_4 ,\i_/i_/i___506_carry__3_n_5 ,\i_/i_/i___506_carry__3_n_6 ,\i_/i_/i___506_carry__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__3_n_8 ,\i_/i_/i___506_carry__3_n_9 ,\i_/i_/i___506_carry__3_n_10 ,\i_/i_/i___506_carry__3_n_11 ,\i_/i_/i___506_carry__3_n_12 ,\i_/i_/i___506_carry__3_n_13 ,\i_/i_/i___506_carry__3_n_14 ,\i_/i_/i___506_carry__3_n_15 }),
        .S(data12[7:0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__4 
       (.CI(\i_/i_/i___506_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry__4_n_0 ,\i_/i_/i___506_carry__4_n_1 ,\i_/i_/i___506_carry__4_n_2 ,\i_/i_/i___506_carry__4_n_3 ,\i_/i_/i___506_carry__4_n_4 ,\i_/i_/i___506_carry__4_n_5 ,\i_/i_/i___506_carry__4_n_6 ,\i_/i_/i___506_carry__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__4_n_8 ,\i_/i_/i___506_carry__4_n_9 ,\i_/i_/i___506_carry__4_n_10 ,\i_/i_/i___506_carry__4_n_11 ,\i_/i_/i___506_carry__4_n_12 ,\i_/i_/i___506_carry__4_n_13 ,\i_/i_/i___506_carry__4_n_14 ,\i_/i_/i___506_carry__4_n_15 }),
        .S(data12[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__5 
       (.CI(\i_/i_/i___506_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___506_carry__5_n_0 ,\i_/i_/i___506_carry__5_n_1 ,\i_/i_/i___506_carry__5_n_2 ,\i_/i_/i___506_carry__5_n_3 ,\i_/i_/i___506_carry__5_n_4 ,\i_/i_/i___506_carry__5_n_5 ,\i_/i_/i___506_carry__5_n_6 ,\i_/i_/i___506_carry__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__5_n_8 ,\i_/i_/i___506_carry__5_n_9 ,\i_/i_/i___506_carry__5_n_10 ,\i_/i_/i___506_carry__5_n_11 ,\i_/i_/i___506_carry__5_n_12 ,\i_/i_/i___506_carry__5_n_13 ,\i_/i_/i___506_carry__5_n_14 ,\i_/i_/i___506_carry__5_n_15 }),
        .S(data12[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___506_carry__6 
       (.CI(\i_/i_/i___506_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___506_carry__6_CO_UNCONNECTED [7],\i_/i_/i___506_carry__6_n_1 ,\i_/i_/i___506_carry__6_n_2 ,\i_/i_/i___506_carry__6_n_3 ,\i_/i_/i___506_carry__6_n_4 ,\i_/i_/i___506_carry__6_n_5 ,\i_/i_/i___506_carry__6_n_6 ,\i_/i_/i___506_carry__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___506_carry__6_n_8 ,\i_/i_/i___506_carry__6_n_9 ,\i_/i_/i___506_carry__6_n_10 ,\i_/i_/i___506_carry__6_n_11 ,\i_/i_/i___506_carry__6_n_12 ,\i_/i_/i___506_carry__6_n_13 ,\i_/i_/i___506_carry__6_n_14 ,\i_/i_/i___506_carry__6_n_15 }),
        .S(data12[31:24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry_n_0 ,\i_/i_/i___633_carry_n_1 ,\i_/i_/i___633_carry_n_2 ,\i_/i_/i___633_carry_n_3 ,\i_/i_/i___633_carry_n_4 ,\i_/i_/i___633_carry_n_5 ,\i_/i_/i___633_carry_n_6 ,\i_/i_/i___633_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___633_carry_n_8 ,\i_/i_/i___633_carry_n_9 ,\i_/i_/i___633_carry_n_10 ,\i_/i_/i___633_carry_n_11 ,\i_/i_/i___633_carry_n_12 ,\i_/i_/i___633_carry_n_13 ,\i_/i_/i___633_carry_n_14 ,\i_/i_/i___633_carry_n_15 }),
        .S({event_ctr_val_reg[7:1],\GEN_EVENT_MONITORS[0].event_mon_i_n_64 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__0 
       (.CI(\i_/i_/i___633_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry__0_n_0 ,\i_/i_/i___633_carry__0_n_1 ,\i_/i_/i___633_carry__0_n_2 ,\i_/i_/i___633_carry__0_n_3 ,\i_/i_/i___633_carry__0_n_4 ,\i_/i_/i___633_carry__0_n_5 ,\i_/i_/i___633_carry__0_n_6 ,\i_/i_/i___633_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__0_n_8 ,\i_/i_/i___633_carry__0_n_9 ,\i_/i_/i___633_carry__0_n_10 ,\i_/i_/i___633_carry__0_n_11 ,\i_/i_/i___633_carry__0_n_12 ,\i_/i_/i___633_carry__0_n_13 ,\i_/i_/i___633_carry__0_n_14 ,\i_/i_/i___633_carry__0_n_15 }),
        .S(event_ctr_val_reg[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__1 
       (.CI(\i_/i_/i___633_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry__1_n_0 ,\i_/i_/i___633_carry__1_n_1 ,\i_/i_/i___633_carry__1_n_2 ,\i_/i_/i___633_carry__1_n_3 ,\i_/i_/i___633_carry__1_n_4 ,\i_/i_/i___633_carry__1_n_5 ,\i_/i_/i___633_carry__1_n_6 ,\i_/i_/i___633_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__1_n_8 ,\i_/i_/i___633_carry__1_n_9 ,\i_/i_/i___633_carry__1_n_10 ,\i_/i_/i___633_carry__1_n_11 ,\i_/i_/i___633_carry__1_n_12 ,\i_/i_/i___633_carry__1_n_13 ,\i_/i_/i___633_carry__1_n_14 ,\i_/i_/i___633_carry__1_n_15 }),
        .S(event_ctr_val_reg[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__2 
       (.CI(\i_/i_/i___633_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry__2_n_0 ,\i_/i_/i___633_carry__2_n_1 ,\i_/i_/i___633_carry__2_n_2 ,\i_/i_/i___633_carry__2_n_3 ,\i_/i_/i___633_carry__2_n_4 ,\i_/i_/i___633_carry__2_n_5 ,\i_/i_/i___633_carry__2_n_6 ,\i_/i_/i___633_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__2_n_8 ,\i_/i_/i___633_carry__2_n_9 ,\i_/i_/i___633_carry__2_n_10 ,\i_/i_/i___633_carry__2_n_11 ,\i_/i_/i___633_carry__2_n_12 ,\i_/i_/i___633_carry__2_n_13 ,\i_/i_/i___633_carry__2_n_14 ,\i_/i_/i___633_carry__2_n_15 }),
        .S(event_ctr_val_reg[31:24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__3 
       (.CI(\i_/i_/i___633_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry__3_n_0 ,\i_/i_/i___633_carry__3_n_1 ,\i_/i_/i___633_carry__3_n_2 ,\i_/i_/i___633_carry__3_n_3 ,\i_/i_/i___633_carry__3_n_4 ,\i_/i_/i___633_carry__3_n_5 ,\i_/i_/i___633_carry__3_n_6 ,\i_/i_/i___633_carry__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__3_n_8 ,\i_/i_/i___633_carry__3_n_9 ,\i_/i_/i___633_carry__3_n_10 ,\i_/i_/i___633_carry__3_n_11 ,\i_/i_/i___633_carry__3_n_12 ,\i_/i_/i___633_carry__3_n_13 ,\i_/i_/i___633_carry__3_n_14 ,\i_/i_/i___633_carry__3_n_15 }),
        .S(event_ctr_val_reg[39:32]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__4 
       (.CI(\i_/i_/i___633_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry__4_n_0 ,\i_/i_/i___633_carry__4_n_1 ,\i_/i_/i___633_carry__4_n_2 ,\i_/i_/i___633_carry__4_n_3 ,\i_/i_/i___633_carry__4_n_4 ,\i_/i_/i___633_carry__4_n_5 ,\i_/i_/i___633_carry__4_n_6 ,\i_/i_/i___633_carry__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__4_n_8 ,\i_/i_/i___633_carry__4_n_9 ,\i_/i_/i___633_carry__4_n_10 ,\i_/i_/i___633_carry__4_n_11 ,\i_/i_/i___633_carry__4_n_12 ,\i_/i_/i___633_carry__4_n_13 ,\i_/i_/i___633_carry__4_n_14 ,\i_/i_/i___633_carry__4_n_15 }),
        .S(event_ctr_val_reg[47:40]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__5 
       (.CI(\i_/i_/i___633_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___633_carry__5_n_0 ,\i_/i_/i___633_carry__5_n_1 ,\i_/i_/i___633_carry__5_n_2 ,\i_/i_/i___633_carry__5_n_3 ,\i_/i_/i___633_carry__5_n_4 ,\i_/i_/i___633_carry__5_n_5 ,\i_/i_/i___633_carry__5_n_6 ,\i_/i_/i___633_carry__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__5_n_8 ,\i_/i_/i___633_carry__5_n_9 ,\i_/i_/i___633_carry__5_n_10 ,\i_/i_/i___633_carry__5_n_11 ,\i_/i_/i___633_carry__5_n_12 ,\i_/i_/i___633_carry__5_n_13 ,\i_/i_/i___633_carry__5_n_14 ,\i_/i_/i___633_carry__5_n_15 }),
        .S(event_ctr_val_reg[55:48]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___633_carry__6 
       (.CI(\i_/i_/i___633_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___633_carry__6_CO_UNCONNECTED [7],\i_/i_/i___633_carry__6_n_1 ,\i_/i_/i___633_carry__6_n_2 ,\i_/i_/i___633_carry__6_n_3 ,\i_/i_/i___633_carry__6_n_4 ,\i_/i_/i___633_carry__6_n_5 ,\i_/i_/i___633_carry__6_n_6 ,\i_/i_/i___633_carry__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___633_carry__6_n_8 ,\i_/i_/i___633_carry__6_n_9 ,\i_/i_/i___633_carry__6_n_10 ,\i_/i_/i___633_carry__6_n_11 ,\i_/i_/i___633_carry__6_n_12 ,\i_/i_/i___633_carry__6_n_13 ,\i_/i_/i___633_carry__6_n_14 ,\i_/i_/i___633_carry__6_n_15 }),
        .S(event_ctr_val_reg[63:56]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry_n_0 ,\i_/i_/i___760_carry_n_1 ,\i_/i_/i___760_carry_n_2 ,\i_/i_/i___760_carry_n_3 ,\i_/i_/i___760_carry_n_4 ,\i_/i_/i___760_carry_n_5 ,\i_/i_/i___760_carry_n_6 ,\i_/i_/i___760_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___760_carry_n_8 ,\i_/i_/i___760_carry_n_9 ,\i_/i_/i___760_carry_n_10 ,\i_/i_/i___760_carry_n_11 ,\i_/i_/i___760_carry_n_12 ,\i_/i_/i___760_carry_n_13 ,\i_/i_/i___760_carry_n_14 ,\i_/i_/i___760_carry_n_15 }),
        .S({event_ctr_val_reg_0[7:1],\GEN_EVENT_MONITORS[1].event_mon_i_n_63 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__0 
       (.CI(\i_/i_/i___760_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry__0_n_0 ,\i_/i_/i___760_carry__0_n_1 ,\i_/i_/i___760_carry__0_n_2 ,\i_/i_/i___760_carry__0_n_3 ,\i_/i_/i___760_carry__0_n_4 ,\i_/i_/i___760_carry__0_n_5 ,\i_/i_/i___760_carry__0_n_6 ,\i_/i_/i___760_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__0_n_8 ,\i_/i_/i___760_carry__0_n_9 ,\i_/i_/i___760_carry__0_n_10 ,\i_/i_/i___760_carry__0_n_11 ,\i_/i_/i___760_carry__0_n_12 ,\i_/i_/i___760_carry__0_n_13 ,\i_/i_/i___760_carry__0_n_14 ,\i_/i_/i___760_carry__0_n_15 }),
        .S(event_ctr_val_reg_0[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__1 
       (.CI(\i_/i_/i___760_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry__1_n_0 ,\i_/i_/i___760_carry__1_n_1 ,\i_/i_/i___760_carry__1_n_2 ,\i_/i_/i___760_carry__1_n_3 ,\i_/i_/i___760_carry__1_n_4 ,\i_/i_/i___760_carry__1_n_5 ,\i_/i_/i___760_carry__1_n_6 ,\i_/i_/i___760_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__1_n_8 ,\i_/i_/i___760_carry__1_n_9 ,\i_/i_/i___760_carry__1_n_10 ,\i_/i_/i___760_carry__1_n_11 ,\i_/i_/i___760_carry__1_n_12 ,\i_/i_/i___760_carry__1_n_13 ,\i_/i_/i___760_carry__1_n_14 ,\i_/i_/i___760_carry__1_n_15 }),
        .S(event_ctr_val_reg_0[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__2 
       (.CI(\i_/i_/i___760_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry__2_n_0 ,\i_/i_/i___760_carry__2_n_1 ,\i_/i_/i___760_carry__2_n_2 ,\i_/i_/i___760_carry__2_n_3 ,\i_/i_/i___760_carry__2_n_4 ,\i_/i_/i___760_carry__2_n_5 ,\i_/i_/i___760_carry__2_n_6 ,\i_/i_/i___760_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__2_n_8 ,\i_/i_/i___760_carry__2_n_9 ,\i_/i_/i___760_carry__2_n_10 ,\i_/i_/i___760_carry__2_n_11 ,\i_/i_/i___760_carry__2_n_12 ,\i_/i_/i___760_carry__2_n_13 ,\i_/i_/i___760_carry__2_n_14 ,\i_/i_/i___760_carry__2_n_15 }),
        .S(event_ctr_val_reg_0[31:24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__3 
       (.CI(\i_/i_/i___760_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry__3_n_0 ,\i_/i_/i___760_carry__3_n_1 ,\i_/i_/i___760_carry__3_n_2 ,\i_/i_/i___760_carry__3_n_3 ,\i_/i_/i___760_carry__3_n_4 ,\i_/i_/i___760_carry__3_n_5 ,\i_/i_/i___760_carry__3_n_6 ,\i_/i_/i___760_carry__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__3_n_8 ,\i_/i_/i___760_carry__3_n_9 ,\i_/i_/i___760_carry__3_n_10 ,\i_/i_/i___760_carry__3_n_11 ,\i_/i_/i___760_carry__3_n_12 ,\i_/i_/i___760_carry__3_n_13 ,\i_/i_/i___760_carry__3_n_14 ,\i_/i_/i___760_carry__3_n_15 }),
        .S(event_ctr_val_reg_0[39:32]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__4 
       (.CI(\i_/i_/i___760_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry__4_n_0 ,\i_/i_/i___760_carry__4_n_1 ,\i_/i_/i___760_carry__4_n_2 ,\i_/i_/i___760_carry__4_n_3 ,\i_/i_/i___760_carry__4_n_4 ,\i_/i_/i___760_carry__4_n_5 ,\i_/i_/i___760_carry__4_n_6 ,\i_/i_/i___760_carry__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__4_n_8 ,\i_/i_/i___760_carry__4_n_9 ,\i_/i_/i___760_carry__4_n_10 ,\i_/i_/i___760_carry__4_n_11 ,\i_/i_/i___760_carry__4_n_12 ,\i_/i_/i___760_carry__4_n_13 ,\i_/i_/i___760_carry__4_n_14 ,\i_/i_/i___760_carry__4_n_15 }),
        .S(event_ctr_val_reg_0[47:40]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__5 
       (.CI(\i_/i_/i___760_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___760_carry__5_n_0 ,\i_/i_/i___760_carry__5_n_1 ,\i_/i_/i___760_carry__5_n_2 ,\i_/i_/i___760_carry__5_n_3 ,\i_/i_/i___760_carry__5_n_4 ,\i_/i_/i___760_carry__5_n_5 ,\i_/i_/i___760_carry__5_n_6 ,\i_/i_/i___760_carry__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__5_n_8 ,\i_/i_/i___760_carry__5_n_9 ,\i_/i_/i___760_carry__5_n_10 ,\i_/i_/i___760_carry__5_n_11 ,\i_/i_/i___760_carry__5_n_12 ,\i_/i_/i___760_carry__5_n_13 ,\i_/i_/i___760_carry__5_n_14 ,\i_/i_/i___760_carry__5_n_15 }),
        .S(event_ctr_val_reg_0[55:48]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___760_carry__6 
       (.CI(\i_/i_/i___760_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___760_carry__6_CO_UNCONNECTED [7],\i_/i_/i___760_carry__6_n_1 ,\i_/i_/i___760_carry__6_n_2 ,\i_/i_/i___760_carry__6_n_3 ,\i_/i_/i___760_carry__6_n_4 ,\i_/i_/i___760_carry__6_n_5 ,\i_/i_/i___760_carry__6_n_6 ,\i_/i_/i___760_carry__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___760_carry__6_n_8 ,\i_/i_/i___760_carry__6_n_9 ,\i_/i_/i___760_carry__6_n_10 ,\i_/i_/i___760_carry__6_n_11 ,\i_/i_/i___760_carry__6_n_12 ,\i_/i_/i___760_carry__6_n_13 ,\i_/i_/i___760_carry__6_n_14 ,\i_/i_/i___760_carry__6_n_15 }),
        .S(event_ctr_val_reg_0[63:56]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry_n_0 ,\i_/i_/i___887_carry_n_1 ,\i_/i_/i___887_carry_n_2 ,\i_/i_/i___887_carry_n_3 ,\i_/i_/i___887_carry_n_4 ,\i_/i_/i___887_carry_n_5 ,\i_/i_/i___887_carry_n_6 ,\i_/i_/i___887_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\i_/i_/i___887_carry_n_8 ,\i_/i_/i___887_carry_n_9 ,\i_/i_/i___887_carry_n_10 ,\i_/i_/i___887_carry_n_11 ,\i_/i_/i___887_carry_n_12 ,\i_/i_/i___887_carry_n_13 ,\i_/i_/i___887_carry_n_14 ,\i_/i_/i___887_carry_n_15 }),
        .S({event_ctr_val_reg_1[7:1],\GEN_EVENT_MONITORS[2].event_mon_i_n_63 }));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__0 
       (.CI(\i_/i_/i___887_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry__0_n_0 ,\i_/i_/i___887_carry__0_n_1 ,\i_/i_/i___887_carry__0_n_2 ,\i_/i_/i___887_carry__0_n_3 ,\i_/i_/i___887_carry__0_n_4 ,\i_/i_/i___887_carry__0_n_5 ,\i_/i_/i___887_carry__0_n_6 ,\i_/i_/i___887_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__0_n_8 ,\i_/i_/i___887_carry__0_n_9 ,\i_/i_/i___887_carry__0_n_10 ,\i_/i_/i___887_carry__0_n_11 ,\i_/i_/i___887_carry__0_n_12 ,\i_/i_/i___887_carry__0_n_13 ,\i_/i_/i___887_carry__0_n_14 ,\i_/i_/i___887_carry__0_n_15 }),
        .S(event_ctr_val_reg_1[15:8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__1 
       (.CI(\i_/i_/i___887_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry__1_n_0 ,\i_/i_/i___887_carry__1_n_1 ,\i_/i_/i___887_carry__1_n_2 ,\i_/i_/i___887_carry__1_n_3 ,\i_/i_/i___887_carry__1_n_4 ,\i_/i_/i___887_carry__1_n_5 ,\i_/i_/i___887_carry__1_n_6 ,\i_/i_/i___887_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__1_n_8 ,\i_/i_/i___887_carry__1_n_9 ,\i_/i_/i___887_carry__1_n_10 ,\i_/i_/i___887_carry__1_n_11 ,\i_/i_/i___887_carry__1_n_12 ,\i_/i_/i___887_carry__1_n_13 ,\i_/i_/i___887_carry__1_n_14 ,\i_/i_/i___887_carry__1_n_15 }),
        .S(event_ctr_val_reg_1[23:16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__2 
       (.CI(\i_/i_/i___887_carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry__2_n_0 ,\i_/i_/i___887_carry__2_n_1 ,\i_/i_/i___887_carry__2_n_2 ,\i_/i_/i___887_carry__2_n_3 ,\i_/i_/i___887_carry__2_n_4 ,\i_/i_/i___887_carry__2_n_5 ,\i_/i_/i___887_carry__2_n_6 ,\i_/i_/i___887_carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__2_n_8 ,\i_/i_/i___887_carry__2_n_9 ,\i_/i_/i___887_carry__2_n_10 ,\i_/i_/i___887_carry__2_n_11 ,\i_/i_/i___887_carry__2_n_12 ,\i_/i_/i___887_carry__2_n_13 ,\i_/i_/i___887_carry__2_n_14 ,\i_/i_/i___887_carry__2_n_15 }),
        .S(event_ctr_val_reg_1[31:24]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__3 
       (.CI(\i_/i_/i___887_carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry__3_n_0 ,\i_/i_/i___887_carry__3_n_1 ,\i_/i_/i___887_carry__3_n_2 ,\i_/i_/i___887_carry__3_n_3 ,\i_/i_/i___887_carry__3_n_4 ,\i_/i_/i___887_carry__3_n_5 ,\i_/i_/i___887_carry__3_n_6 ,\i_/i_/i___887_carry__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__3_n_8 ,\i_/i_/i___887_carry__3_n_9 ,\i_/i_/i___887_carry__3_n_10 ,\i_/i_/i___887_carry__3_n_11 ,\i_/i_/i___887_carry__3_n_12 ,\i_/i_/i___887_carry__3_n_13 ,\i_/i_/i___887_carry__3_n_14 ,\i_/i_/i___887_carry__3_n_15 }),
        .S(event_ctr_val_reg_1[39:32]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__4 
       (.CI(\i_/i_/i___887_carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry__4_n_0 ,\i_/i_/i___887_carry__4_n_1 ,\i_/i_/i___887_carry__4_n_2 ,\i_/i_/i___887_carry__4_n_3 ,\i_/i_/i___887_carry__4_n_4 ,\i_/i_/i___887_carry__4_n_5 ,\i_/i_/i___887_carry__4_n_6 ,\i_/i_/i___887_carry__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__4_n_8 ,\i_/i_/i___887_carry__4_n_9 ,\i_/i_/i___887_carry__4_n_10 ,\i_/i_/i___887_carry__4_n_11 ,\i_/i_/i___887_carry__4_n_12 ,\i_/i_/i___887_carry__4_n_13 ,\i_/i_/i___887_carry__4_n_14 ,\i_/i_/i___887_carry__4_n_15 }),
        .S(event_ctr_val_reg_1[47:40]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__5 
       (.CI(\i_/i_/i___887_carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i___887_carry__5_n_0 ,\i_/i_/i___887_carry__5_n_1 ,\i_/i_/i___887_carry__5_n_2 ,\i_/i_/i___887_carry__5_n_3 ,\i_/i_/i___887_carry__5_n_4 ,\i_/i_/i___887_carry__5_n_5 ,\i_/i_/i___887_carry__5_n_6 ,\i_/i_/i___887_carry__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__5_n_8 ,\i_/i_/i___887_carry__5_n_9 ,\i_/i_/i___887_carry__5_n_10 ,\i_/i_/i___887_carry__5_n_11 ,\i_/i_/i___887_carry__5_n_12 ,\i_/i_/i___887_carry__5_n_13 ,\i_/i_/i___887_carry__5_n_14 ,\i_/i_/i___887_carry__5_n_15 }),
        .S(event_ctr_val_reg_1[55:48]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i___887_carry__6 
       (.CI(\i_/i_/i___887_carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i___887_carry__6_CO_UNCONNECTED [7],\i_/i_/i___887_carry__6_n_1 ,\i_/i_/i___887_carry__6_n_2 ,\i_/i_/i___887_carry__6_n_3 ,\i_/i_/i___887_carry__6_n_4 ,\i_/i_/i___887_carry__6_n_5 ,\i_/i_/i___887_carry__6_n_6 ,\i_/i_/i___887_carry__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\i_/i_/i___887_carry__6_n_8 ,\i_/i_/i___887_carry__6_n_9 ,\i_/i_/i___887_carry__6_n_10 ,\i_/i_/i___887_carry__6_n_11 ,\i_/i_/i___887_carry__6_n_12 ,\i_/i_/i___887_carry__6_n_13 ,\i_/i_/i___887_carry__6_n_14 ,\i_/i_/i___887_carry__6_n_15 }),
        .S(event_ctr_val_reg_1[63:56]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry 
       (.CI(\ip_cur_tranx_reg[7]_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry_n_0 ,\i_/i_/i__carry_n_1 ,\i_/i_/i__carry_n_2 ,\i_/i_/i__carry_n_3 ,\i_/i_/i__carry_n_4 ,\i_/i_/i__carry_n_5 ,\i_/i_/i__carry_n_6 ,\i_/i_/i__carry_n_7 }),
        .DI({ip_cur_tranx_reg[7:1],DI}),
        .O({\i_/i_/i__carry_n_8 ,\i_/i_/i__carry_n_9 ,\i_/i_/i__carry_n_10 ,\i_/i_/i__carry_n_11 ,\i_/i_/i__carry_n_12 ,\i_/i_/i__carry_n_13 ,\i_/i_/i__carry_n_14 ,\i_/i_/i__carry_n_15 }),
        .S(S));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__0 
       (.CI(\i_/i_/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__0_n_0 ,\i_/i_/i__carry__0_n_1 ,\i_/i_/i__carry__0_n_2 ,\i_/i_/i__carry__0_n_3 ,\i_/i_/i__carry__0_n_4 ,\i_/i_/i__carry__0_n_5 ,\i_/i_/i__carry__0_n_6 ,\i_/i_/i__carry__0_n_7 }),
        .DI(ip_cur_tranx_reg[15:8]),
        .O({\i_/i_/i__carry__0_n_8 ,\i_/i_/i__carry__0_n_9 ,\i_/i_/i__carry__0_n_10 ,\i_/i_/i__carry__0_n_11 ,\i_/i_/i__carry__0_n_12 ,\i_/i_/i__carry__0_n_13 ,\i_/i_/i__carry__0_n_14 ,\i_/i_/i__carry__0_n_15 }),
        .S(\ip_cur_tranx_reg[15]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__1 
       (.CI(\i_/i_/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__1_n_0 ,\i_/i_/i__carry__1_n_1 ,\i_/i_/i__carry__1_n_2 ,\i_/i_/i__carry__1_n_3 ,\i_/i_/i__carry__1_n_4 ,\i_/i_/i__carry__1_n_5 ,\i_/i_/i__carry__1_n_6 ,\i_/i_/i__carry__1_n_7 }),
        .DI(ip_cur_tranx_reg[23:16]),
        .O({\i_/i_/i__carry__1_n_8 ,\i_/i_/i__carry__1_n_9 ,\i_/i_/i__carry__1_n_10 ,\i_/i_/i__carry__1_n_11 ,\i_/i_/i__carry__1_n_12 ,\i_/i_/i__carry__1_n_13 ,\i_/i_/i__carry__1_n_14 ,\i_/i_/i__carry__1_n_15 }),
        .S(\ip_cur_tranx_reg[23]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__2 
       (.CI(\i_/i_/i__carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__2_n_0 ,\i_/i_/i__carry__2_n_1 ,\i_/i_/i__carry__2_n_2 ,\i_/i_/i__carry__2_n_3 ,\i_/i_/i__carry__2_n_4 ,\i_/i_/i__carry__2_n_5 ,\i_/i_/i__carry__2_n_6 ,\i_/i_/i__carry__2_n_7 }),
        .DI(ip_cur_tranx_reg[31:24]),
        .O({\i_/i_/i__carry__2_n_8 ,\i_/i_/i__carry__2_n_9 ,\i_/i_/i__carry__2_n_10 ,\i_/i_/i__carry__2_n_11 ,\i_/i_/i__carry__2_n_12 ,\i_/i_/i__carry__2_n_13 ,\i_/i_/i__carry__2_n_14 ,\i_/i_/i__carry__2_n_15 }),
        .S(\ip_cur_tranx_reg[31]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__3 
       (.CI(\i_/i_/i__carry__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__3_n_0 ,\i_/i_/i__carry__3_n_1 ,\i_/i_/i__carry__3_n_2 ,\i_/i_/i__carry__3_n_3 ,\i_/i_/i__carry__3_n_4 ,\i_/i_/i__carry__3_n_5 ,\i_/i_/i__carry__3_n_6 ,\i_/i_/i__carry__3_n_7 }),
        .DI(ip_cur_tranx_reg[39:32]),
        .O({\i_/i_/i__carry__3_n_8 ,\i_/i_/i__carry__3_n_9 ,\i_/i_/i__carry__3_n_10 ,\i_/i_/i__carry__3_n_11 ,\i_/i_/i__carry__3_n_12 ,\i_/i_/i__carry__3_n_13 ,\i_/i_/i__carry__3_n_14 ,\i_/i_/i__carry__3_n_15 }),
        .S(\ip_cur_tranx_reg[39]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__4 
       (.CI(\i_/i_/i__carry__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__4_n_0 ,\i_/i_/i__carry__4_n_1 ,\i_/i_/i__carry__4_n_2 ,\i_/i_/i__carry__4_n_3 ,\i_/i_/i__carry__4_n_4 ,\i_/i_/i__carry__4_n_5 ,\i_/i_/i__carry__4_n_6 ,\i_/i_/i__carry__4_n_7 }),
        .DI(ip_cur_tranx_reg[47:40]),
        .O({\i_/i_/i__carry__4_n_8 ,\i_/i_/i__carry__4_n_9 ,\i_/i_/i__carry__4_n_10 ,\i_/i_/i__carry__4_n_11 ,\i_/i_/i__carry__4_n_12 ,\i_/i_/i__carry__4_n_13 ,\i_/i_/i__carry__4_n_14 ,\i_/i_/i__carry__4_n_15 }),
        .S(\ip_cur_tranx_reg[47]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__5 
       (.CI(\i_/i_/i__carry__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\i_/i_/i__carry__5_n_0 ,\i_/i_/i__carry__5_n_1 ,\i_/i_/i__carry__5_n_2 ,\i_/i_/i__carry__5_n_3 ,\i_/i_/i__carry__5_n_4 ,\i_/i_/i__carry__5_n_5 ,\i_/i_/i__carry__5_n_6 ,\i_/i_/i__carry__5_n_7 }),
        .DI(ip_cur_tranx_reg[55:48]),
        .O({\i_/i_/i__carry__5_n_8 ,\i_/i_/i__carry__5_n_9 ,\i_/i_/i__carry__5_n_10 ,\i_/i_/i__carry__5_n_11 ,\i_/i_/i__carry__5_n_12 ,\i_/i_/i__carry__5_n_13 ,\i_/i_/i__carry__5_n_14 ,\i_/i_/i__carry__5_n_15 }),
        .S(\ip_cur_tranx_reg[55]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \i_/i_/i__carry__6 
       (.CI(\i_/i_/i__carry__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_/i_/i__carry__6_CO_UNCONNECTED [7],\i_/i_/i__carry__6_n_1 ,\i_/i_/i__carry__6_n_2 ,\i_/i_/i__carry__6_n_3 ,\i_/i_/i__carry__6_n_4 ,\i_/i_/i__carry__6_n_5 ,\i_/i_/i__carry__6_n_6 ,\i_/i_/i__carry__6_n_7 }),
        .DI({1'b0,ip_cur_tranx_reg[62:56]}),
        .O({\i_/i_/i__carry__6_n_8 ,\i_/i_/i__carry__6_n_9 ,\i_/i_/i__carry__6_n_10 ,\i_/i_/i__carry__6_n_11 ,\i_/i_/i__carry__6_n_12 ,\i_/i_/i__carry__6_n_13 ,\i_/i_/i__carry__6_n_14 ,\i_/i_/i__carry__6_n_15 }),
        .S(\ip_cur_tranx_reg[63]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i___189_carry_i_1
       (.I0(\ip_exec_count_reg_n_0_[0] ),
        .O(i___189_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_1
       (.I0(ip_cur_tranx_reg[15]),
        .I1(\ip_cycles_avg_reg_n_0_[15] ),
        .O(i___316_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_2
       (.I0(ip_cur_tranx_reg[14]),
        .I1(\ip_cycles_avg_reg_n_0_[14] ),
        .O(i___316_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_3
       (.I0(ip_cur_tranx_reg[13]),
        .I1(\ip_cycles_avg_reg_n_0_[13] ),
        .O(i___316_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_4
       (.I0(ip_cur_tranx_reg[12]),
        .I1(\ip_cycles_avg_reg_n_0_[12] ),
        .O(i___316_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_5
       (.I0(ip_cur_tranx_reg[11]),
        .I1(\ip_cycles_avg_reg_n_0_[11] ),
        .O(i___316_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_6
       (.I0(ip_cur_tranx_reg[10]),
        .I1(\ip_cycles_avg_reg_n_0_[10] ),
        .O(i___316_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_7
       (.I0(ip_cur_tranx_reg[9]),
        .I1(\ip_cycles_avg_reg_n_0_[9] ),
        .O(i___316_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__0_i_8
       (.I0(ip_cur_tranx_reg[8]),
        .I1(\ip_cycles_avg_reg_n_0_[8] ),
        .O(i___316_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_1
       (.I0(ip_cur_tranx_reg[23]),
        .I1(\ip_cycles_avg_reg_n_0_[23] ),
        .O(i___316_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_2
       (.I0(ip_cur_tranx_reg[22]),
        .I1(\ip_cycles_avg_reg_n_0_[22] ),
        .O(i___316_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_3
       (.I0(ip_cur_tranx_reg[21]),
        .I1(\ip_cycles_avg_reg_n_0_[21] ),
        .O(i___316_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_4
       (.I0(ip_cur_tranx_reg[20]),
        .I1(\ip_cycles_avg_reg_n_0_[20] ),
        .O(i___316_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_5
       (.I0(ip_cur_tranx_reg[19]),
        .I1(\ip_cycles_avg_reg_n_0_[19] ),
        .O(i___316_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_6
       (.I0(ip_cur_tranx_reg[18]),
        .I1(\ip_cycles_avg_reg_n_0_[18] ),
        .O(i___316_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_7
       (.I0(ip_cur_tranx_reg[17]),
        .I1(\ip_cycles_avg_reg_n_0_[17] ),
        .O(i___316_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__1_i_8
       (.I0(ip_cur_tranx_reg[16]),
        .I1(\ip_cycles_avg_reg_n_0_[16] ),
        .O(i___316_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_1
       (.I0(ip_cur_tranx_reg[31]),
        .I1(\ip_cycles_avg_reg_n_0_[31] ),
        .O(i___316_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_2
       (.I0(ip_cur_tranx_reg[30]),
        .I1(\ip_cycles_avg_reg_n_0_[30] ),
        .O(i___316_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_3
       (.I0(ip_cur_tranx_reg[29]),
        .I1(\ip_cycles_avg_reg_n_0_[29] ),
        .O(i___316_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_4
       (.I0(ip_cur_tranx_reg[28]),
        .I1(\ip_cycles_avg_reg_n_0_[28] ),
        .O(i___316_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_5
       (.I0(ip_cur_tranx_reg[27]),
        .I1(\ip_cycles_avg_reg_n_0_[27] ),
        .O(i___316_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_6
       (.I0(ip_cur_tranx_reg[26]),
        .I1(\ip_cycles_avg_reg_n_0_[26] ),
        .O(i___316_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_7
       (.I0(ip_cur_tranx_reg[25]),
        .I1(\ip_cycles_avg_reg_n_0_[25] ),
        .O(i___316_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__2_i_8
       (.I0(ip_cur_tranx_reg[24]),
        .I1(\ip_cycles_avg_reg_n_0_[24] ),
        .O(i___316_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_1
       (.I0(ip_cur_tranx_reg[39]),
        .I1(data9[7]),
        .O(i___316_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_2
       (.I0(ip_cur_tranx_reg[38]),
        .I1(data9[6]),
        .O(i___316_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_3
       (.I0(ip_cur_tranx_reg[37]),
        .I1(data9[5]),
        .O(i___316_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_4
       (.I0(ip_cur_tranx_reg[36]),
        .I1(data9[4]),
        .O(i___316_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_5
       (.I0(ip_cur_tranx_reg[35]),
        .I1(data9[3]),
        .O(i___316_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_6
       (.I0(ip_cur_tranx_reg[34]),
        .I1(data9[2]),
        .O(i___316_carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_7
       (.I0(ip_cur_tranx_reg[33]),
        .I1(data9[1]),
        .O(i___316_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__3_i_8
       (.I0(ip_cur_tranx_reg[32]),
        .I1(data9[0]),
        .O(i___316_carry__3_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_1
       (.I0(ip_cur_tranx_reg[47]),
        .I1(data9[15]),
        .O(i___316_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_2
       (.I0(ip_cur_tranx_reg[46]),
        .I1(data9[14]),
        .O(i___316_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_3
       (.I0(ip_cur_tranx_reg[45]),
        .I1(data9[13]),
        .O(i___316_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_4
       (.I0(ip_cur_tranx_reg[44]),
        .I1(data9[12]),
        .O(i___316_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_5
       (.I0(ip_cur_tranx_reg[43]),
        .I1(data9[11]),
        .O(i___316_carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_6
       (.I0(ip_cur_tranx_reg[42]),
        .I1(data9[10]),
        .O(i___316_carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_7
       (.I0(ip_cur_tranx_reg[41]),
        .I1(data9[9]),
        .O(i___316_carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__4_i_8
       (.I0(ip_cur_tranx_reg[40]),
        .I1(data9[8]),
        .O(i___316_carry__4_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_1
       (.I0(ip_cur_tranx_reg[55]),
        .I1(data9[23]),
        .O(i___316_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_2
       (.I0(ip_cur_tranx_reg[54]),
        .I1(data9[22]),
        .O(i___316_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_3
       (.I0(ip_cur_tranx_reg[53]),
        .I1(data9[21]),
        .O(i___316_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_4
       (.I0(ip_cur_tranx_reg[52]),
        .I1(data9[20]),
        .O(i___316_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_5
       (.I0(ip_cur_tranx_reg[51]),
        .I1(data9[19]),
        .O(i___316_carry__5_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_6
       (.I0(ip_cur_tranx_reg[50]),
        .I1(data9[18]),
        .O(i___316_carry__5_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_7
       (.I0(ip_cur_tranx_reg[49]),
        .I1(data9[17]),
        .O(i___316_carry__5_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__5_i_8
       (.I0(ip_cur_tranx_reg[48]),
        .I1(data9[16]),
        .O(i___316_carry__5_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_1
       (.I0(ip_cur_tranx_reg[63]),
        .I1(data9[31]),
        .O(i___316_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_2
       (.I0(ip_cur_tranx_reg[62]),
        .I1(data9[30]),
        .O(i___316_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_3
       (.I0(ip_cur_tranx_reg[61]),
        .I1(data9[29]),
        .O(i___316_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_4
       (.I0(ip_cur_tranx_reg[60]),
        .I1(data9[28]),
        .O(i___316_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_5
       (.I0(ip_cur_tranx_reg[59]),
        .I1(data9[27]),
        .O(i___316_carry__6_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_6
       (.I0(ip_cur_tranx_reg[58]),
        .I1(data9[26]),
        .O(i___316_carry__6_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_7
       (.I0(ip_cur_tranx_reg[57]),
        .I1(data9[25]),
        .O(i___316_carry__6_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry__6_i_8
       (.I0(ip_cur_tranx_reg[56]),
        .I1(data9[24]),
        .O(i___316_carry__6_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_1
       (.I0(ip_cur_tranx_reg[7]),
        .I1(\ip_cycles_avg_reg_n_0_[7] ),
        .O(i___316_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_2
       (.I0(ip_cur_tranx_reg[6]),
        .I1(\ip_cycles_avg_reg_n_0_[6] ),
        .O(i___316_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_3
       (.I0(ip_cur_tranx_reg[5]),
        .I1(\ip_cycles_avg_reg_n_0_[5] ),
        .O(i___316_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_4
       (.I0(ip_cur_tranx_reg[4]),
        .I1(\ip_cycles_avg_reg_n_0_[4] ),
        .O(i___316_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_5
       (.I0(ip_cur_tranx_reg[3]),
        .I1(\ip_cycles_avg_reg_n_0_[3] ),
        .O(i___316_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_6
       (.I0(ip_cur_tranx_reg[2]),
        .I1(\ip_cycles_avg_reg_n_0_[2] ),
        .O(i___316_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_7
       (.I0(ip_cur_tranx_reg[1]),
        .I1(\ip_cycles_avg_reg_n_0_[1] ),
        .O(i___316_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___316_carry_i_8
       (.I0(ip_cur_tranx_reg[0]),
        .I1(\ip_cycles_avg_reg_n_0_[0] ),
        .O(i___316_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___506_carry_i_1
       (.I0(\ip_start_count_reg_n_0_[0] ),
        .O(i___506_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ip_cur_tranx[0]_i_1 
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(\ip_cur_tranx[0]_i_2_n_0 ),
        .I3(\ip_cur_tranx[0]_i_3_n_0 ),
        .I4(\ip_cur_tranx[0]_i_4_n_0 ),
        .I5(ip_exec_count0),
        .O(\ip_cur_tranx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_10 
       (.I0(ip_cur_tranx_reg[23]),
        .I1(ip_cur_tranx_reg[22]),
        .I2(ip_cur_tranx_reg[21]),
        .I3(ip_cur_tranx_reg[59]),
        .I4(ip_cur_tranx_reg[58]),
        .I5(ip_cur_tranx_reg[57]),
        .O(\ip_cur_tranx[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_11 
       (.I0(ip_cur_tranx_reg[24]),
        .I1(ip_cur_tranx_reg[26]),
        .I2(ip_cur_tranx_reg[25]),
        .I3(ip_cur_tranx_reg[29]),
        .I4(ip_cur_tranx_reg[28]),
        .I5(ip_cur_tranx_reg[27]),
        .O(\ip_cur_tranx[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_12 
       (.I0(ip_cur_tranx_reg[47]),
        .I1(ip_cur_tranx_reg[46]),
        .I2(ip_cur_tranx_reg[45]),
        .I3(ip_cur_tranx_reg[48]),
        .I4(ip_cur_tranx_reg[50]),
        .I5(ip_cur_tranx_reg[49]),
        .O(\ip_cur_tranx[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_13 
       (.I0(ip_cur_tranx_reg[35]),
        .I1(ip_cur_tranx_reg[34]),
        .I2(ip_cur_tranx_reg[33]),
        .I3(ip_cur_tranx_reg[12]),
        .I4(ip_cur_tranx_reg[14]),
        .I5(ip_cur_tranx_reg[13]),
        .O(\ip_cur_tranx[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_14 
       (.I0(ip_cur_tranx_reg[0]),
        .I1(ip_cur_tranx_reg[2]),
        .I2(ip_cur_tranx_reg[1]),
        .I3(ip_cur_tranx_reg[36]),
        .I4(ip_cur_tranx_reg[38]),
        .I5(ip_cur_tranx_reg[37]),
        .O(\ip_cur_tranx[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_2 
       (.I0(\ip_cur_tranx[0]_i_5_n_0 ),
        .I1(ip_cur_tranx_reg[8]),
        .I2(ip_cur_tranx_reg[44]),
        .I3(ip_cur_tranx_reg[15]),
        .I4(ip_cur_tranx_reg[20]),
        .I5(\ip_cur_tranx[0]_i_6_n_0 ),
        .O(\ip_cur_tranx[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ip_cur_tranx[0]_i_3 
       (.I0(\ip_cur_tranx[0]_i_7_n_0 ),
        .I1(\ip_cur_tranx[0]_i_8_n_0 ),
        .I2(ip_cur_tranx_reg[16]),
        .I3(ip_cur_tranx_reg[17]),
        .I4(ip_cur_tranx_reg[18]),
        .I5(ip_cur_tranx_reg[19]),
        .O(\ip_cur_tranx[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_4 
       (.I0(\ip_cur_tranx[0]_i_9_n_0 ),
        .I1(\ip_cur_tranx[0]_i_10_n_0 ),
        .I2(\ip_cur_tranx[0]_i_11_n_0 ),
        .I3(\ip_cur_tranx[0]_i_12_n_0 ),
        .I4(\ip_cur_tranx[0]_i_13_n_0 ),
        .I5(\ip_cur_tranx[0]_i_14_n_0 ),
        .O(\ip_cur_tranx[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ip_cur_tranx[0]_i_5 
       (.I0(ip_cur_tranx_reg[32]),
        .I1(ip_cur_tranx_reg[63]),
        .I2(ip_cur_tranx_reg[39]),
        .I3(ip_cur_tranx_reg[56]),
        .O(\ip_cur_tranx[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_6 
       (.I0(ip_cur_tranx_reg[5]),
        .I1(ip_cur_tranx_reg[4]),
        .I2(ip_cur_tranx_reg[3]),
        .I3(ip_cur_tranx_reg[11]),
        .I4(ip_cur_tranx_reg[10]),
        .I5(ip_cur_tranx_reg[9]),
        .O(\ip_cur_tranx[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ip_cur_tranx[0]_i_7 
       (.I0(ip_cur_tranx_reg[31]),
        .I1(ip_cur_tranx_reg[30]),
        .I2(ip_cur_tranx_reg[7]),
        .I3(ip_cur_tranx_reg[6]),
        .I4(ip_cur_tranx_reg[40]),
        .I5(ip_cur_tranx_reg[41]),
        .O(\ip_cur_tranx[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ip_cur_tranx[0]_i_8 
       (.I0(ip_cur_tranx_reg[54]),
        .I1(ip_cur_tranx_reg[55]),
        .I2(ip_cur_tranx_reg[42]),
        .I3(ip_cur_tranx_reg[43]),
        .O(\ip_cur_tranx[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ip_cur_tranx[0]_i_9 
       (.I0(ip_cur_tranx_reg[60]),
        .I1(ip_cur_tranx_reg[62]),
        .I2(ip_cur_tranx_reg[61]),
        .I3(ip_cur_tranx_reg[53]),
        .I4(ip_cur_tranx_reg[52]),
        .I5(ip_cur_tranx_reg[51]),
        .O(\ip_cur_tranx[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[0] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_15 ),
        .Q(ip_cur_tranx_reg[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[10] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_13 ),
        .Q(ip_cur_tranx_reg[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[11] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_12 ),
        .Q(ip_cur_tranx_reg[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[12] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_11 ),
        .Q(ip_cur_tranx_reg[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[13] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_10 ),
        .Q(ip_cur_tranx_reg[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[14] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_9 ),
        .Q(ip_cur_tranx_reg[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[15] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_8 ),
        .Q(ip_cur_tranx_reg[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[16] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_15 ),
        .Q(ip_cur_tranx_reg[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[17] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_14 ),
        .Q(ip_cur_tranx_reg[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[18] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_13 ),
        .Q(ip_cur_tranx_reg[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[19] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_12 ),
        .Q(ip_cur_tranx_reg[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[1] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_14 ),
        .Q(ip_cur_tranx_reg[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[20] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_11 ),
        .Q(ip_cur_tranx_reg[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[21] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_10 ),
        .Q(ip_cur_tranx_reg[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[22] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_9 ),
        .Q(ip_cur_tranx_reg[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[23] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__1_n_8 ),
        .Q(ip_cur_tranx_reg[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[24] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_15 ),
        .Q(ip_cur_tranx_reg[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[25] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_14 ),
        .Q(ip_cur_tranx_reg[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[26] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_13 ),
        .Q(ip_cur_tranx_reg[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[27] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_12 ),
        .Q(ip_cur_tranx_reg[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[28] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_11 ),
        .Q(ip_cur_tranx_reg[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[29] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_10 ),
        .Q(ip_cur_tranx_reg[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[2] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_13 ),
        .Q(ip_cur_tranx_reg[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[30] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_9 ),
        .Q(ip_cur_tranx_reg[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[31] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__2_n_8 ),
        .Q(ip_cur_tranx_reg[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[32] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_15 ),
        .Q(ip_cur_tranx_reg[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[33] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_14 ),
        .Q(ip_cur_tranx_reg[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[34] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_13 ),
        .Q(ip_cur_tranx_reg[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[35] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_12 ),
        .Q(ip_cur_tranx_reg[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[36] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_11 ),
        .Q(ip_cur_tranx_reg[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[37] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_10 ),
        .Q(ip_cur_tranx_reg[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[38] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_9 ),
        .Q(ip_cur_tranx_reg[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[39] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__3_n_8 ),
        .Q(ip_cur_tranx_reg[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[3] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_12 ),
        .Q(ip_cur_tranx_reg[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[40] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_15 ),
        .Q(ip_cur_tranx_reg[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[41] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_14 ),
        .Q(ip_cur_tranx_reg[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[42] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_13 ),
        .Q(ip_cur_tranx_reg[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[43] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_12 ),
        .Q(ip_cur_tranx_reg[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[44] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_11 ),
        .Q(ip_cur_tranx_reg[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[45] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_10 ),
        .Q(ip_cur_tranx_reg[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[46] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_9 ),
        .Q(ip_cur_tranx_reg[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[47] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__4_n_8 ),
        .Q(ip_cur_tranx_reg[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[48] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_15 ),
        .Q(ip_cur_tranx_reg[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[49] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_14 ),
        .Q(ip_cur_tranx_reg[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[4] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_11 ),
        .Q(ip_cur_tranx_reg[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[50] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_13 ),
        .Q(ip_cur_tranx_reg[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[51] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_12 ),
        .Q(ip_cur_tranx_reg[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[52] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_11 ),
        .Q(ip_cur_tranx_reg[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[53] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_10 ),
        .Q(ip_cur_tranx_reg[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[54] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_9 ),
        .Q(ip_cur_tranx_reg[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[55] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__5_n_8 ),
        .Q(ip_cur_tranx_reg[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[56] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_15 ),
        .Q(ip_cur_tranx_reg[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[57] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_14 ),
        .Q(ip_cur_tranx_reg[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[58] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_13 ),
        .Q(ip_cur_tranx_reg[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[59] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_12 ),
        .Q(ip_cur_tranx_reg[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[5] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_10 ),
        .Q(ip_cur_tranx_reg[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[60] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_11 ),
        .Q(ip_cur_tranx_reg[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[61] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_10 ),
        .Q(ip_cur_tranx_reg[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[62] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_9 ),
        .Q(ip_cur_tranx_reg[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[63] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__6_n_8 ),
        .Q(ip_cur_tranx_reg[63]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[6] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_9 ),
        .Q(ip_cur_tranx_reg[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[7] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry_n_8 ),
        .Q(ip_cur_tranx_reg[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[8] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_15 ),
        .Q(ip_cur_tranx_reg[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cur_tranx_reg[9] 
       (.C(mon_clk),
        .CE(\ip_cur_tranx[0]_i_1_n_0 ),
        .D(\i_/i_/i__carry__0_n_14 ),
        .Q(ip_cur_tranx_reg[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[0] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_15 ),
        .Q(\ip_cycles_avg_reg_n_0_[0] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[10] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_13 ),
        .Q(\ip_cycles_avg_reg_n_0_[10] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[11] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_12 ),
        .Q(\ip_cycles_avg_reg_n_0_[11] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[12] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_11 ),
        .Q(\ip_cycles_avg_reg_n_0_[12] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[13] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_10 ),
        .Q(\ip_cycles_avg_reg_n_0_[13] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[14] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_9 ),
        .Q(\ip_cycles_avg_reg_n_0_[14] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[15] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_8 ),
        .Q(\ip_cycles_avg_reg_n_0_[15] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[16] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_15 ),
        .Q(\ip_cycles_avg_reg_n_0_[16] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[17] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_14 ),
        .Q(\ip_cycles_avg_reg_n_0_[17] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[18] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_13 ),
        .Q(\ip_cycles_avg_reg_n_0_[18] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[19] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_12 ),
        .Q(\ip_cycles_avg_reg_n_0_[19] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[1] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_14 ),
        .Q(\ip_cycles_avg_reg_n_0_[1] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[20] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_11 ),
        .Q(\ip_cycles_avg_reg_n_0_[20] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[21] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_10 ),
        .Q(\ip_cycles_avg_reg_n_0_[21] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[22] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_9 ),
        .Q(\ip_cycles_avg_reg_n_0_[22] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[23] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__1_n_8 ),
        .Q(\ip_cycles_avg_reg_n_0_[23] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[24] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_15 ),
        .Q(\ip_cycles_avg_reg_n_0_[24] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[25] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_14 ),
        .Q(\ip_cycles_avg_reg_n_0_[25] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[26] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_13 ),
        .Q(\ip_cycles_avg_reg_n_0_[26] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[27] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_12 ),
        .Q(\ip_cycles_avg_reg_n_0_[27] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[28] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_11 ),
        .Q(\ip_cycles_avg_reg_n_0_[28] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[29] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_10 ),
        .Q(\ip_cycles_avg_reg_n_0_[29] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[2] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_13 ),
        .Q(\ip_cycles_avg_reg_n_0_[2] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[30] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_9 ),
        .Q(\ip_cycles_avg_reg_n_0_[30] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[31] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__2_n_8 ),
        .Q(\ip_cycles_avg_reg_n_0_[31] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[32] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_15 ),
        .Q(data9[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[33] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_14 ),
        .Q(data9[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[34] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_13 ),
        .Q(data9[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[35] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_12 ),
        .Q(data9[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[36] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_11 ),
        .Q(data9[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[37] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_10 ),
        .Q(data9[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[38] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_9 ),
        .Q(data9[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[39] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__3_n_8 ),
        .Q(data9[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[3] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_12 ),
        .Q(\ip_cycles_avg_reg_n_0_[3] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[40] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_15 ),
        .Q(data9[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[41] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_14 ),
        .Q(data9[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[42] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_13 ),
        .Q(data9[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[43] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_12 ),
        .Q(data9[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[44] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_11 ),
        .Q(data9[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[45] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_10 ),
        .Q(data9[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[46] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_9 ),
        .Q(data9[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[47] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__4_n_8 ),
        .Q(data9[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[48] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_15 ),
        .Q(data9[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[49] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_14 ),
        .Q(data9[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[4] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_11 ),
        .Q(\ip_cycles_avg_reg_n_0_[4] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[50] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_13 ),
        .Q(data9[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[51] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_12 ),
        .Q(data9[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[52] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_11 ),
        .Q(data9[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[53] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_10 ),
        .Q(data9[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[54] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_9 ),
        .Q(data9[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[55] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__5_n_8 ),
        .Q(data9[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[56] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_15 ),
        .Q(data9[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[57] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_14 ),
        .Q(data9[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[58] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_13 ),
        .Q(data9[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[59] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_12 ),
        .Q(data9[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[5] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_10 ),
        .Q(\ip_cycles_avg_reg_n_0_[5] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[60] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_11 ),
        .Q(data9[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[61] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_10 ),
        .Q(data9[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[62] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_9 ),
        .Q(data9[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[63] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__6_n_8 ),
        .Q(data9[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[6] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_9 ),
        .Q(\ip_cycles_avg_reg_n_0_[6] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[7] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry_n_8 ),
        .Q(\ip_cycles_avg_reg_n_0_[7] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[8] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_15 ),
        .Q(\ip_cycles_avg_reg_n_0_[8] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_cycles_avg_reg[9] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\i_/i_/i___316_carry__0_n_14 ),
        .Q(\ip_cycles_avg_reg_n_0_[9] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[0] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_15 ),
        .Q(\ip_exec_count_reg_n_0_[0] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[10] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_13 ),
        .Q(\ip_exec_count_reg_n_0_[10] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[11] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_12 ),
        .Q(\ip_exec_count_reg_n_0_[11] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[12] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_11 ),
        .Q(\ip_exec_count_reg_n_0_[12] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[13] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_10 ),
        .Q(\ip_exec_count_reg_n_0_[13] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[14] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_9 ),
        .Q(\ip_exec_count_reg_n_0_[14] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[15] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_8 ),
        .Q(\ip_exec_count_reg_n_0_[15] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[16] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_15 ),
        .Q(\ip_exec_count_reg_n_0_[16] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[17] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_14 ),
        .Q(\ip_exec_count_reg_n_0_[17] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[18] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_13 ),
        .Q(\ip_exec_count_reg_n_0_[18] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[19] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_12 ),
        .Q(\ip_exec_count_reg_n_0_[19] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[1] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_14 ),
        .Q(\ip_exec_count_reg_n_0_[1] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[20] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_11 ),
        .Q(\ip_exec_count_reg_n_0_[20] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[21] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_10 ),
        .Q(\ip_exec_count_reg_n_0_[21] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[22] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_9 ),
        .Q(\ip_exec_count_reg_n_0_[22] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[23] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__1_n_8 ),
        .Q(\ip_exec_count_reg_n_0_[23] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[24] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_15 ),
        .Q(\ip_exec_count_reg_n_0_[24] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[25] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_14 ),
        .Q(\ip_exec_count_reg_n_0_[25] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[26] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_13 ),
        .Q(\ip_exec_count_reg_n_0_[26] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[27] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_12 ),
        .Q(\ip_exec_count_reg_n_0_[27] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[28] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_11 ),
        .Q(\ip_exec_count_reg_n_0_[28] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[29] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_10 ),
        .Q(\ip_exec_count_reg_n_0_[29] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[2] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_13 ),
        .Q(\ip_exec_count_reg_n_0_[2] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[30] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_9 ),
        .Q(\ip_exec_count_reg_n_0_[30] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[31] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__2_n_8 ),
        .Q(\ip_exec_count_reg_n_0_[31] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[32] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_15 ),
        .Q(data8[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[33] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_14 ),
        .Q(data8[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[34] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_13 ),
        .Q(data8[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[35] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_12 ),
        .Q(data8[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[36] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_11 ),
        .Q(data8[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[37] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_10 ),
        .Q(data8[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[38] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_9 ),
        .Q(data8[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[39] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__3_n_8 ),
        .Q(data8[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[3] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_12 ),
        .Q(\ip_exec_count_reg_n_0_[3] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[40] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_15 ),
        .Q(data8[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[41] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_14 ),
        .Q(data8[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[42] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_13 ),
        .Q(data8[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[43] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_12 ),
        .Q(data8[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[44] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_11 ),
        .Q(data8[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[45] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_10 ),
        .Q(data8[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[46] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_9 ),
        .Q(data8[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[47] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__4_n_8 ),
        .Q(data8[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[48] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_15 ),
        .Q(data8[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[49] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_14 ),
        .Q(data8[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[4] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_11 ),
        .Q(\ip_exec_count_reg_n_0_[4] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[50] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_13 ),
        .Q(data8[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[51] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_12 ),
        .Q(data8[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[52] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_11 ),
        .Q(data8[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[53] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_10 ),
        .Q(data8[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[54] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_9 ),
        .Q(data8[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[55] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__5_n_8 ),
        .Q(data8[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[56] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_15 ),
        .Q(data8[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[57] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_14 ),
        .Q(data8[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[58] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_13 ),
        .Q(data8[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[59] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_12 ),
        .Q(data8[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[5] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_10 ),
        .Q(\ip_exec_count_reg_n_0_[5] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[60] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_11 ),
        .Q(data8[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[61] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_10 ),
        .Q(data8[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[62] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_9 ),
        .Q(data8[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[63] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__6_n_8 ),
        .Q(data8[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[6] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_9 ),
        .Q(\ip_exec_count_reg_n_0_[6] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[7] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry_n_8 ),
        .Q(\ip_exec_count_reg_n_0_[7] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[8] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_15 ),
        .Q(\ip_exec_count_reg_n_0_[8] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_exec_count_reg[9] 
       (.C(mon_clk),
        .CE(ip_exec_count0),
        .D(\i_/i_/i___189_carry__0_n_14 ),
        .Q(\ip_exec_count_reg_n_0_[9] ),
        .R(RST_ACTIVE));
  CARRY8 ip_idle_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({ip_idle_carry_n_0,ip_idle_carry_n_1,ip_idle_carry_n_2,ip_idle_carry_n_3,ip_idle_carry_n_4,ip_idle_carry_n_5,ip_idle_carry_n_6,ip_idle_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ip_idle_carry_O_UNCONNECTED[7:0]),
        .S({ip_idle_carry_i_1_n_0,ip_idle_carry_i_2_n_0,ip_idle_carry_i_3_n_0,ip_idle_carry_i_4_n_0,ip_idle_carry_i_5_n_0,ip_idle_carry_i_6_n_0,ip_idle_carry_i_7_n_0,ip_idle_carry_i_8_n_0}));
  CARRY8 ip_idle_carry__0
       (.CI(ip_idle_carry_n_0),
        .CI_TOP(1'b0),
        .CO({ip_idle_carry__0_n_0,ip_idle_carry__0_n_1,ip_idle_carry__0_n_2,ip_idle_carry__0_n_3,ip_idle_carry__0_n_4,ip_idle_carry__0_n_5,ip_idle_carry__0_n_6,ip_idle_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ip_idle_carry__0_O_UNCONNECTED[7:0]),
        .S({ip_idle_carry__0_i_1_n_0,ip_idle_carry__0_i_2_n_0,ip_idle_carry__0_i_3_n_0,ip_idle_carry__0_i_4_n_0,ip_idle_carry__0_i_5_n_0,ip_idle_carry__0_i_6_n_0,ip_idle_carry__0_i_7_n_0,ip_idle_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_1
       (.I0(ip_cur_tranx_reg[45]),
        .I1(ip_cur_tranx_reg[46]),
        .I2(ip_cur_tranx_reg[47]),
        .O(ip_idle_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_2
       (.I0(ip_cur_tranx_reg[44]),
        .I1(ip_cur_tranx_reg[42]),
        .I2(ip_cur_tranx_reg[43]),
        .O(ip_idle_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_3
       (.I0(ip_cur_tranx_reg[39]),
        .I1(ip_cur_tranx_reg[40]),
        .I2(ip_cur_tranx_reg[41]),
        .O(ip_idle_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_4
       (.I0(ip_cur_tranx_reg[37]),
        .I1(ip_cur_tranx_reg[38]),
        .I2(ip_cur_tranx_reg[36]),
        .O(ip_idle_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_5
       (.I0(ip_cur_tranx_reg[33]),
        .I1(ip_cur_tranx_reg[34]),
        .I2(ip_cur_tranx_reg[35]),
        .O(ip_idle_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_6
       (.I0(ip_cur_tranx_reg[32]),
        .I1(ip_cur_tranx_reg[30]),
        .I2(ip_cur_tranx_reg[31]),
        .O(ip_idle_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_7
       (.I0(ip_cur_tranx_reg[27]),
        .I1(ip_cur_tranx_reg[28]),
        .I2(ip_cur_tranx_reg[29]),
        .O(ip_idle_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__0_i_8
       (.I0(ip_cur_tranx_reg[25]),
        .I1(ip_cur_tranx_reg[26]),
        .I2(ip_cur_tranx_reg[24]),
        .O(ip_idle_carry__0_i_8_n_0));
  CARRY8 ip_idle_carry__1
       (.CI(ip_idle_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_ip_idle_carry__1_CO_UNCONNECTED[7:6],ip_idle,ip_idle_carry__1_n_3,ip_idle_carry__1_n_4,ip_idle_carry__1_n_5,ip_idle_carry__1_n_6,ip_idle_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ip_idle_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,ip_idle_carry__1_i_1_n_0,ip_idle_carry__1_i_2_n_0,ip_idle_carry__1_i_3_n_0,ip_idle_carry__1_i_4_n_0,ip_idle_carry__1_i_5_n_0,ip_idle_carry__1_i_6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    ip_idle_carry__1_i_1
       (.I0(ip_cur_tranx_reg[63]),
        .O(ip_idle_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__1_i_2
       (.I0(ip_cur_tranx_reg[61]),
        .I1(ip_cur_tranx_reg[62]),
        .I2(ip_cur_tranx_reg[60]),
        .O(ip_idle_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__1_i_3
       (.I0(ip_cur_tranx_reg[57]),
        .I1(ip_cur_tranx_reg[58]),
        .I2(ip_cur_tranx_reg[59]),
        .O(ip_idle_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__1_i_4
       (.I0(ip_cur_tranx_reg[56]),
        .I1(ip_cur_tranx_reg[54]),
        .I2(ip_cur_tranx_reg[55]),
        .O(ip_idle_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__1_i_5
       (.I0(ip_cur_tranx_reg[51]),
        .I1(ip_cur_tranx_reg[52]),
        .I2(ip_cur_tranx_reg[53]),
        .O(ip_idle_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry__1_i_6
       (.I0(ip_cur_tranx_reg[49]),
        .I1(ip_cur_tranx_reg[50]),
        .I2(ip_cur_tranx_reg[48]),
        .O(ip_idle_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_1
       (.I0(ip_cur_tranx_reg[21]),
        .I1(ip_cur_tranx_reg[22]),
        .I2(ip_cur_tranx_reg[23]),
        .O(ip_idle_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_2
       (.I0(ip_cur_tranx_reg[20]),
        .I1(ip_cur_tranx_reg[18]),
        .I2(ip_cur_tranx_reg[19]),
        .O(ip_idle_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_3
       (.I0(ip_cur_tranx_reg[15]),
        .I1(ip_cur_tranx_reg[16]),
        .I2(ip_cur_tranx_reg[17]),
        .O(ip_idle_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_4
       (.I0(ip_cur_tranx_reg[13]),
        .I1(ip_cur_tranx_reg[14]),
        .I2(ip_cur_tranx_reg[12]),
        .O(ip_idle_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_5
       (.I0(ip_cur_tranx_reg[9]),
        .I1(ip_cur_tranx_reg[10]),
        .I2(ip_cur_tranx_reg[11]),
        .O(ip_idle_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_6
       (.I0(ip_cur_tranx_reg[8]),
        .I1(ip_cur_tranx_reg[6]),
        .I2(ip_cur_tranx_reg[7]),
        .O(ip_idle_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_7
       (.I0(ip_cur_tranx_reg[3]),
        .I1(ip_cur_tranx_reg[4]),
        .I2(ip_cur_tranx_reg[5]),
        .O(ip_idle_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ip_idle_carry_i_8
       (.I0(ip_cur_tranx_reg[1]),
        .I1(ip_cur_tranx_reg[2]),
        .I2(ip_cur_tranx_reg[0]),
        .O(ip_idle_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ip_max_parallel_tranx1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ip_max_parallel_tranx1_carry_n_0,ip_max_parallel_tranx1_carry_n_1,ip_max_parallel_tranx1_carry_n_2,ip_max_parallel_tranx1_carry_n_3,ip_max_parallel_tranx1_carry_n_4,ip_max_parallel_tranx1_carry_n_5,ip_max_parallel_tranx1_carry_n_6,ip_max_parallel_tranx1_carry_n_7}),
        .DI({ip_max_parallel_tranx1_carry_i_1_n_0,ip_max_parallel_tranx1_carry_i_2_n_0,ip_max_parallel_tranx1_carry_i_3_n_0,ip_max_parallel_tranx1_carry_i_4_n_0,ip_max_parallel_tranx1_carry_i_5_n_0,ip_max_parallel_tranx1_carry_i_6_n_0,ip_max_parallel_tranx1_carry_i_7_n_0,ip_max_parallel_tranx1_carry_i_8_n_0}),
        .O(NLW_ip_max_parallel_tranx1_carry_O_UNCONNECTED[7:0]),
        .S({ip_max_parallel_tranx1_carry_i_9_n_0,ip_max_parallel_tranx1_carry_i_10_n_0,ip_max_parallel_tranx1_carry_i_11_n_0,ip_max_parallel_tranx1_carry_i_12_n_0,ip_max_parallel_tranx1_carry_i_13_n_0,ip_max_parallel_tranx1_carry_i_14_n_0,ip_max_parallel_tranx1_carry_i_15_n_0,ip_max_parallel_tranx1_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ip_max_parallel_tranx1_carry__0
       (.CI(ip_max_parallel_tranx1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({ip_max_parallel_tranx1_carry__0_n_0,ip_max_parallel_tranx1_carry__0_n_1,ip_max_parallel_tranx1_carry__0_n_2,ip_max_parallel_tranx1_carry__0_n_3,ip_max_parallel_tranx1_carry__0_n_4,ip_max_parallel_tranx1_carry__0_n_5,ip_max_parallel_tranx1_carry__0_n_6,ip_max_parallel_tranx1_carry__0_n_7}),
        .DI({ip_max_parallel_tranx1_carry__0_i_1_n_0,ip_max_parallel_tranx1_carry__0_i_2_n_0,ip_max_parallel_tranx1_carry__0_i_3_n_0,ip_max_parallel_tranx1_carry__0_i_4_n_0,ip_max_parallel_tranx1_carry__0_i_5_n_0,ip_max_parallel_tranx1_carry__0_i_6_n_0,ip_max_parallel_tranx1_carry__0_i_7_n_0,ip_max_parallel_tranx1_carry__0_i_8_n_0}),
        .O(NLW_ip_max_parallel_tranx1_carry__0_O_UNCONNECTED[7:0]),
        .S({ip_max_parallel_tranx1_carry__0_i_9_n_0,ip_max_parallel_tranx1_carry__0_i_10_n_0,ip_max_parallel_tranx1_carry__0_i_11_n_0,ip_max_parallel_tranx1_carry__0_i_12_n_0,ip_max_parallel_tranx1_carry__0_i_13_n_0,ip_max_parallel_tranx1_carry__0_i_14_n_0,ip_max_parallel_tranx1_carry__0_i_15_n_0,ip_max_parallel_tranx1_carry__0_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_1
       (.I0(ip_cur_tranx_reg[31]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[31] ),
        .I2(ip_cur_tranx_reg[30]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[30] ),
        .O(ip_max_parallel_tranx1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_10
       (.I0(\ip_max_parallel_tranx_reg_n_0_[29] ),
        .I1(ip_cur_tranx_reg[29]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[28] ),
        .I3(ip_cur_tranx_reg[28]),
        .O(ip_max_parallel_tranx1_carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_11
       (.I0(\ip_max_parallel_tranx_reg_n_0_[27] ),
        .I1(ip_cur_tranx_reg[27]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[26] ),
        .I3(ip_cur_tranx_reg[26]),
        .O(ip_max_parallel_tranx1_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_12
       (.I0(\ip_max_parallel_tranx_reg_n_0_[25] ),
        .I1(ip_cur_tranx_reg[25]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[24] ),
        .I3(ip_cur_tranx_reg[24]),
        .O(ip_max_parallel_tranx1_carry__0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_13
       (.I0(\ip_max_parallel_tranx_reg_n_0_[23] ),
        .I1(ip_cur_tranx_reg[23]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[22] ),
        .I3(ip_cur_tranx_reg[22]),
        .O(ip_max_parallel_tranx1_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_14
       (.I0(\ip_max_parallel_tranx_reg_n_0_[21] ),
        .I1(ip_cur_tranx_reg[21]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[20] ),
        .I3(ip_cur_tranx_reg[20]),
        .O(ip_max_parallel_tranx1_carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_15
       (.I0(\ip_max_parallel_tranx_reg_n_0_[19] ),
        .I1(ip_cur_tranx_reg[19]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[18] ),
        .I3(ip_cur_tranx_reg[18]),
        .O(ip_max_parallel_tranx1_carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_16
       (.I0(\ip_max_parallel_tranx_reg_n_0_[17] ),
        .I1(ip_cur_tranx_reg[17]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[16] ),
        .I3(ip_cur_tranx_reg[16]),
        .O(ip_max_parallel_tranx1_carry__0_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_2
       (.I0(ip_cur_tranx_reg[29]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[29] ),
        .I2(ip_cur_tranx_reg[28]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[28] ),
        .O(ip_max_parallel_tranx1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_3
       (.I0(ip_cur_tranx_reg[27]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[27] ),
        .I2(ip_cur_tranx_reg[26]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[26] ),
        .O(ip_max_parallel_tranx1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_4
       (.I0(ip_cur_tranx_reg[25]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[25] ),
        .I2(ip_cur_tranx_reg[24]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[24] ),
        .O(ip_max_parallel_tranx1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_5
       (.I0(ip_cur_tranx_reg[23]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[23] ),
        .I2(ip_cur_tranx_reg[22]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[22] ),
        .O(ip_max_parallel_tranx1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_6
       (.I0(ip_cur_tranx_reg[21]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[21] ),
        .I2(ip_cur_tranx_reg[20]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[20] ),
        .O(ip_max_parallel_tranx1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_7
       (.I0(ip_cur_tranx_reg[19]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[19] ),
        .I2(ip_cur_tranx_reg[18]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[18] ),
        .O(ip_max_parallel_tranx1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__0_i_8
       (.I0(ip_cur_tranx_reg[17]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[17] ),
        .I2(ip_cur_tranx_reg[16]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[16] ),
        .O(ip_max_parallel_tranx1_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__0_i_9
       (.I0(\ip_max_parallel_tranx_reg_n_0_[31] ),
        .I1(ip_cur_tranx_reg[31]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[30] ),
        .I3(ip_cur_tranx_reg[30]),
        .O(ip_max_parallel_tranx1_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ip_max_parallel_tranx1_carry__1
       (.CI(ip_max_parallel_tranx1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({ip_max_parallel_tranx1_carry__1_n_0,ip_max_parallel_tranx1_carry__1_n_1,ip_max_parallel_tranx1_carry__1_n_2,ip_max_parallel_tranx1_carry__1_n_3,ip_max_parallel_tranx1_carry__1_n_4,ip_max_parallel_tranx1_carry__1_n_5,ip_max_parallel_tranx1_carry__1_n_6,ip_max_parallel_tranx1_carry__1_n_7}),
        .DI({ip_max_parallel_tranx1_carry__1_i_1_n_0,ip_max_parallel_tranx1_carry__1_i_2_n_0,ip_max_parallel_tranx1_carry__1_i_3_n_0,ip_max_parallel_tranx1_carry__1_i_4_n_0,ip_max_parallel_tranx1_carry__1_i_5_n_0,ip_max_parallel_tranx1_carry__1_i_6_n_0,ip_max_parallel_tranx1_carry__1_i_7_n_0,ip_max_parallel_tranx1_carry__1_i_8_n_0}),
        .O(NLW_ip_max_parallel_tranx1_carry__1_O_UNCONNECTED[7:0]),
        .S({ip_max_parallel_tranx1_carry__1_i_9_n_0,ip_max_parallel_tranx1_carry__1_i_10_n_0,ip_max_parallel_tranx1_carry__1_i_11_n_0,ip_max_parallel_tranx1_carry__1_i_12_n_0,ip_max_parallel_tranx1_carry__1_i_13_n_0,ip_max_parallel_tranx1_carry__1_i_14_n_0,ip_max_parallel_tranx1_carry__1_i_15_n_0,ip_max_parallel_tranx1_carry__1_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_1
       (.I0(ip_cur_tranx_reg[47]),
        .I1(data19[15]),
        .I2(ip_cur_tranx_reg[46]),
        .I3(data19[14]),
        .O(ip_max_parallel_tranx1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_10
       (.I0(data19[13]),
        .I1(ip_cur_tranx_reg[45]),
        .I2(data19[12]),
        .I3(ip_cur_tranx_reg[44]),
        .O(ip_max_parallel_tranx1_carry__1_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_11
       (.I0(data19[11]),
        .I1(ip_cur_tranx_reg[43]),
        .I2(data19[10]),
        .I3(ip_cur_tranx_reg[42]),
        .O(ip_max_parallel_tranx1_carry__1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_12
       (.I0(data19[9]),
        .I1(ip_cur_tranx_reg[41]),
        .I2(data19[8]),
        .I3(ip_cur_tranx_reg[40]),
        .O(ip_max_parallel_tranx1_carry__1_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_13
       (.I0(data19[7]),
        .I1(ip_cur_tranx_reg[39]),
        .I2(data19[6]),
        .I3(ip_cur_tranx_reg[38]),
        .O(ip_max_parallel_tranx1_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_14
       (.I0(data19[5]),
        .I1(ip_cur_tranx_reg[37]),
        .I2(data19[4]),
        .I3(ip_cur_tranx_reg[36]),
        .O(ip_max_parallel_tranx1_carry__1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_15
       (.I0(data19[3]),
        .I1(ip_cur_tranx_reg[35]),
        .I2(data19[2]),
        .I3(ip_cur_tranx_reg[34]),
        .O(ip_max_parallel_tranx1_carry__1_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_16
       (.I0(data19[1]),
        .I1(ip_cur_tranx_reg[33]),
        .I2(data19[0]),
        .I3(ip_cur_tranx_reg[32]),
        .O(ip_max_parallel_tranx1_carry__1_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_2
       (.I0(ip_cur_tranx_reg[45]),
        .I1(data19[13]),
        .I2(ip_cur_tranx_reg[44]),
        .I3(data19[12]),
        .O(ip_max_parallel_tranx1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_3
       (.I0(ip_cur_tranx_reg[43]),
        .I1(data19[11]),
        .I2(ip_cur_tranx_reg[42]),
        .I3(data19[10]),
        .O(ip_max_parallel_tranx1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_4
       (.I0(ip_cur_tranx_reg[41]),
        .I1(data19[9]),
        .I2(ip_cur_tranx_reg[40]),
        .I3(data19[8]),
        .O(ip_max_parallel_tranx1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_5
       (.I0(ip_cur_tranx_reg[39]),
        .I1(data19[7]),
        .I2(ip_cur_tranx_reg[38]),
        .I3(data19[6]),
        .O(ip_max_parallel_tranx1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_6
       (.I0(ip_cur_tranx_reg[37]),
        .I1(data19[5]),
        .I2(ip_cur_tranx_reg[36]),
        .I3(data19[4]),
        .O(ip_max_parallel_tranx1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_7
       (.I0(ip_cur_tranx_reg[35]),
        .I1(data19[3]),
        .I2(ip_cur_tranx_reg[34]),
        .I3(data19[2]),
        .O(ip_max_parallel_tranx1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__1_i_8
       (.I0(ip_cur_tranx_reg[33]),
        .I1(data19[1]),
        .I2(ip_cur_tranx_reg[32]),
        .I3(data19[0]),
        .O(ip_max_parallel_tranx1_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__1_i_9
       (.I0(data19[15]),
        .I1(ip_cur_tranx_reg[47]),
        .I2(data19[14]),
        .I3(ip_cur_tranx_reg[46]),
        .O(ip_max_parallel_tranx1_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ip_max_parallel_tranx1_carry__2
       (.CI(ip_max_parallel_tranx1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({ip_max_parallel_tranx1_carry__2_n_0,ip_max_parallel_tranx1_carry__2_n_1,ip_max_parallel_tranx1_carry__2_n_2,ip_max_parallel_tranx1_carry__2_n_3,ip_max_parallel_tranx1_carry__2_n_4,ip_max_parallel_tranx1_carry__2_n_5,ip_max_parallel_tranx1_carry__2_n_6,ip_max_parallel_tranx1_carry__2_n_7}),
        .DI({ip_max_parallel_tranx1_carry__2_i_1_n_0,ip_max_parallel_tranx1_carry__2_i_2_n_0,ip_max_parallel_tranx1_carry__2_i_3_n_0,ip_max_parallel_tranx1_carry__2_i_4_n_0,ip_max_parallel_tranx1_carry__2_i_5_n_0,ip_max_parallel_tranx1_carry__2_i_6_n_0,ip_max_parallel_tranx1_carry__2_i_7_n_0,ip_max_parallel_tranx1_carry__2_i_8_n_0}),
        .O(NLW_ip_max_parallel_tranx1_carry__2_O_UNCONNECTED[7:0]),
        .S({ip_max_parallel_tranx1_carry__2_i_9_n_0,ip_max_parallel_tranx1_carry__2_i_10_n_0,ip_max_parallel_tranx1_carry__2_i_11_n_0,ip_max_parallel_tranx1_carry__2_i_12_n_0,ip_max_parallel_tranx1_carry__2_i_13_n_0,ip_max_parallel_tranx1_carry__2_i_14_n_0,ip_max_parallel_tranx1_carry__2_i_15_n_0,ip_max_parallel_tranx1_carry__2_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_1
       (.I0(ip_cur_tranx_reg[63]),
        .I1(data19[31]),
        .I2(ip_cur_tranx_reg[62]),
        .I3(data19[30]),
        .O(ip_max_parallel_tranx1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_10
       (.I0(data19[29]),
        .I1(ip_cur_tranx_reg[61]),
        .I2(data19[28]),
        .I3(ip_cur_tranx_reg[60]),
        .O(ip_max_parallel_tranx1_carry__2_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_11
       (.I0(data19[27]),
        .I1(ip_cur_tranx_reg[59]),
        .I2(data19[26]),
        .I3(ip_cur_tranx_reg[58]),
        .O(ip_max_parallel_tranx1_carry__2_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_12
       (.I0(data19[25]),
        .I1(ip_cur_tranx_reg[57]),
        .I2(data19[24]),
        .I3(ip_cur_tranx_reg[56]),
        .O(ip_max_parallel_tranx1_carry__2_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_13
       (.I0(data19[23]),
        .I1(ip_cur_tranx_reg[55]),
        .I2(data19[22]),
        .I3(ip_cur_tranx_reg[54]),
        .O(ip_max_parallel_tranx1_carry__2_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_14
       (.I0(data19[21]),
        .I1(ip_cur_tranx_reg[53]),
        .I2(data19[20]),
        .I3(ip_cur_tranx_reg[52]),
        .O(ip_max_parallel_tranx1_carry__2_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_15
       (.I0(data19[19]),
        .I1(ip_cur_tranx_reg[51]),
        .I2(data19[18]),
        .I3(ip_cur_tranx_reg[50]),
        .O(ip_max_parallel_tranx1_carry__2_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_16
       (.I0(data19[17]),
        .I1(ip_cur_tranx_reg[49]),
        .I2(data19[16]),
        .I3(ip_cur_tranx_reg[48]),
        .O(ip_max_parallel_tranx1_carry__2_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_2
       (.I0(ip_cur_tranx_reg[61]),
        .I1(data19[29]),
        .I2(ip_cur_tranx_reg[60]),
        .I3(data19[28]),
        .O(ip_max_parallel_tranx1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_3
       (.I0(ip_cur_tranx_reg[59]),
        .I1(data19[27]),
        .I2(ip_cur_tranx_reg[58]),
        .I3(data19[26]),
        .O(ip_max_parallel_tranx1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_4
       (.I0(ip_cur_tranx_reg[57]),
        .I1(data19[25]),
        .I2(ip_cur_tranx_reg[56]),
        .I3(data19[24]),
        .O(ip_max_parallel_tranx1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_5
       (.I0(ip_cur_tranx_reg[55]),
        .I1(data19[23]),
        .I2(ip_cur_tranx_reg[54]),
        .I3(data19[22]),
        .O(ip_max_parallel_tranx1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_6
       (.I0(ip_cur_tranx_reg[53]),
        .I1(data19[21]),
        .I2(ip_cur_tranx_reg[52]),
        .I3(data19[20]),
        .O(ip_max_parallel_tranx1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_7
       (.I0(ip_cur_tranx_reg[51]),
        .I1(data19[19]),
        .I2(ip_cur_tranx_reg[50]),
        .I3(data19[18]),
        .O(ip_max_parallel_tranx1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry__2_i_8
       (.I0(ip_cur_tranx_reg[49]),
        .I1(data19[17]),
        .I2(ip_cur_tranx_reg[48]),
        .I3(data19[16]),
        .O(ip_max_parallel_tranx1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry__2_i_9
       (.I0(data19[31]),
        .I1(ip_cur_tranx_reg[63]),
        .I2(data19[30]),
        .I3(ip_cur_tranx_reg[62]),
        .O(ip_max_parallel_tranx1_carry__2_i_9_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_1
       (.I0(ip_cur_tranx_reg[15]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[15] ),
        .I2(ip_cur_tranx_reg[14]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[14] ),
        .O(ip_max_parallel_tranx1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_10
       (.I0(\ip_max_parallel_tranx_reg_n_0_[13] ),
        .I1(ip_cur_tranx_reg[13]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[12] ),
        .I3(ip_cur_tranx_reg[12]),
        .O(ip_max_parallel_tranx1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_11
       (.I0(\ip_max_parallel_tranx_reg_n_0_[11] ),
        .I1(ip_cur_tranx_reg[11]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[10] ),
        .I3(ip_cur_tranx_reg[10]),
        .O(ip_max_parallel_tranx1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_12
       (.I0(\ip_max_parallel_tranx_reg_n_0_[9] ),
        .I1(ip_cur_tranx_reg[9]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[8] ),
        .I3(ip_cur_tranx_reg[8]),
        .O(ip_max_parallel_tranx1_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_13
       (.I0(\ip_max_parallel_tranx_reg_n_0_[7] ),
        .I1(ip_cur_tranx_reg[7]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[6] ),
        .I3(ip_cur_tranx_reg[6]),
        .O(ip_max_parallel_tranx1_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_14
       (.I0(\ip_max_parallel_tranx_reg_n_0_[5] ),
        .I1(ip_cur_tranx_reg[5]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[4] ),
        .I3(ip_cur_tranx_reg[4]),
        .O(ip_max_parallel_tranx1_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_15
       (.I0(\ip_max_parallel_tranx_reg_n_0_[3] ),
        .I1(ip_cur_tranx_reg[3]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[2] ),
        .I3(ip_cur_tranx_reg[2]),
        .O(ip_max_parallel_tranx1_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_16
       (.I0(\ip_max_parallel_tranx_reg_n_0_[1] ),
        .I1(ip_cur_tranx_reg[1]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[0] ),
        .I3(ip_cur_tranx_reg[0]),
        .O(ip_max_parallel_tranx1_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_2
       (.I0(ip_cur_tranx_reg[13]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[13] ),
        .I2(ip_cur_tranx_reg[12]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[12] ),
        .O(ip_max_parallel_tranx1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_3
       (.I0(ip_cur_tranx_reg[11]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[11] ),
        .I2(ip_cur_tranx_reg[10]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[10] ),
        .O(ip_max_parallel_tranx1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_4
       (.I0(ip_cur_tranx_reg[9]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[9] ),
        .I2(ip_cur_tranx_reg[8]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[8] ),
        .O(ip_max_parallel_tranx1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_5
       (.I0(ip_cur_tranx_reg[7]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[7] ),
        .I2(ip_cur_tranx_reg[6]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[6] ),
        .O(ip_max_parallel_tranx1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_6
       (.I0(ip_cur_tranx_reg[5]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[5] ),
        .I2(ip_cur_tranx_reg[4]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[4] ),
        .O(ip_max_parallel_tranx1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_7
       (.I0(ip_cur_tranx_reg[3]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[3] ),
        .I2(ip_cur_tranx_reg[2]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[2] ),
        .O(ip_max_parallel_tranx1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ip_max_parallel_tranx1_carry_i_8
       (.I0(ip_cur_tranx_reg[1]),
        .I1(\ip_max_parallel_tranx_reg_n_0_[1] ),
        .I2(ip_cur_tranx_reg[0]),
        .I3(\ip_max_parallel_tranx_reg_n_0_[0] ),
        .O(ip_max_parallel_tranx1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ip_max_parallel_tranx1_carry_i_9
       (.I0(\ip_max_parallel_tranx_reg_n_0_[15] ),
        .I1(ip_cur_tranx_reg[15]),
        .I2(\ip_max_parallel_tranx_reg_n_0_[14] ),
        .I3(ip_cur_tranx_reg[14]),
        .O(ip_max_parallel_tranx1_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[0]_i_1 
       (.I0(ip_cur_tranx_reg[0]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[10]_i_1 
       (.I0(ip_cur_tranx_reg[10]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[11]_i_1 
       (.I0(ip_cur_tranx_reg[11]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[12]_i_1 
       (.I0(ip_cur_tranx_reg[12]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[13]_i_1 
       (.I0(ip_cur_tranx_reg[13]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[14]_i_1 
       (.I0(ip_cur_tranx_reg[14]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[15]_i_1 
       (.I0(ip_cur_tranx_reg[15]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[16]_i_1 
       (.I0(ip_cur_tranx_reg[16]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[17]_i_1 
       (.I0(ip_cur_tranx_reg[17]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[18]_i_1 
       (.I0(ip_cur_tranx_reg[18]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[19]_i_1 
       (.I0(ip_cur_tranx_reg[19]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[1]_i_1 
       (.I0(ip_cur_tranx_reg[1]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[20]_i_1 
       (.I0(ip_cur_tranx_reg[20]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[21]_i_1 
       (.I0(ip_cur_tranx_reg[21]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[22]_i_1 
       (.I0(ip_cur_tranx_reg[22]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[23]_i_1 
       (.I0(ip_cur_tranx_reg[23]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[24]_i_1 
       (.I0(ip_cur_tranx_reg[24]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[25]_i_1 
       (.I0(ip_cur_tranx_reg[25]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[26]_i_1 
       (.I0(ip_cur_tranx_reg[26]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[27]_i_1 
       (.I0(ip_cur_tranx_reg[27]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[28]_i_1 
       (.I0(ip_cur_tranx_reg[28]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[29]_i_1 
       (.I0(ip_cur_tranx_reg[29]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[2]_i_1 
       (.I0(ip_cur_tranx_reg[2]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[30]_i_1 
       (.I0(ip_cur_tranx_reg[30]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[31]_i_1 
       (.I0(ip_cur_tranx_reg[31]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[32]_i_1 
       (.I0(ip_cur_tranx_reg[32]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[33]_i_1 
       (.I0(ip_cur_tranx_reg[33]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[34]_i_1 
       (.I0(ip_cur_tranx_reg[34]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[34]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[35]_i_1 
       (.I0(ip_cur_tranx_reg[35]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[35]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[36]_i_1 
       (.I0(ip_cur_tranx_reg[36]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[36]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[37]_i_1 
       (.I0(ip_cur_tranx_reg[37]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[37]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[38]_i_1 
       (.I0(ip_cur_tranx_reg[38]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[38]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[39]_i_1 
       (.I0(ip_cur_tranx_reg[39]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[39]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[3]_i_1 
       (.I0(ip_cur_tranx_reg[3]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[40]_i_1 
       (.I0(ip_cur_tranx_reg[40]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[40]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[41]_i_1 
       (.I0(ip_cur_tranx_reg[41]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[41]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[42]_i_1 
       (.I0(ip_cur_tranx_reg[42]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[42]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[43]_i_1 
       (.I0(ip_cur_tranx_reg[43]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[43]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[44]_i_1 
       (.I0(ip_cur_tranx_reg[44]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[44]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[45]_i_1 
       (.I0(ip_cur_tranx_reg[45]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[45]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[46]_i_1 
       (.I0(ip_cur_tranx_reg[46]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[46]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[47]_i_1 
       (.I0(ip_cur_tranx_reg[47]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[47]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[48]_i_1 
       (.I0(ip_cur_tranx_reg[48]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[48]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[49]_i_1 
       (.I0(ip_cur_tranx_reg[49]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[49]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[4]_i_1 
       (.I0(ip_cur_tranx_reg[4]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[50]_i_1 
       (.I0(ip_cur_tranx_reg[50]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[51]_i_1 
       (.I0(ip_cur_tranx_reg[51]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[52]_i_1 
       (.I0(ip_cur_tranx_reg[52]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[53]_i_1 
       (.I0(ip_cur_tranx_reg[53]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[54]_i_1 
       (.I0(ip_cur_tranx_reg[54]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[54]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[55]_i_1 
       (.I0(ip_cur_tranx_reg[55]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[55]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[56]_i_1 
       (.I0(ip_cur_tranx_reg[56]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[57]_i_1 
       (.I0(ip_cur_tranx_reg[57]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[57]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[58]_i_1 
       (.I0(ip_cur_tranx_reg[58]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[58]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[59]_i_1 
       (.I0(ip_cur_tranx_reg[59]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[59]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[5]_i_1 
       (.I0(ip_cur_tranx_reg[5]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[60]_i_1 
       (.I0(ip_cur_tranx_reg[60]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[60]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[61]_i_1 
       (.I0(ip_cur_tranx_reg[61]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[61]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[62]_i_1 
       (.I0(ip_cur_tranx_reg[62]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[62]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[63]_i_2 
       (.I0(ip_cur_tranx_reg[63]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[63]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[6]_i_1 
       (.I0(ip_cur_tranx_reg[6]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[7]_i_1 
       (.I0(ip_cur_tranx_reg[7]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[8]_i_1 
       (.I0(ip_cur_tranx_reg[8]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ip_max_parallel_tranx[9]_i_1 
       (.I0(ip_cur_tranx_reg[9]),
        .I1(ip_max_parallel_tranx1_carry__2_n_0),
        .O(\ip_max_parallel_tranx[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[0] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[0]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[0] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[10] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[10]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[10] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[11] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[11]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[11] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[12] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[12]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[12] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[13] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[13]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[13] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[14] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[14]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[14] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[15] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[15]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[15] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[16] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[16]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[16] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[17] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[17]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[17] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[18] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[18]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[18] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[19] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[19]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[19] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[1] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[1]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[1] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[20] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[20]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[20] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[21] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[21]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[21] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[22] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[22]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[22] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[23] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[23]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[23] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[24] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[24]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[24] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[25] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[25]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[25] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[26] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[26]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[26] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[27] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[27]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[27] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[28] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[28]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[28] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[29] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[29]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[29] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[2] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[2]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[2] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[30] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[30]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[30] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[31] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[31]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[31] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[32] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[32]_i_1_n_0 ),
        .Q(data19[0]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[33] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[33]_i_1_n_0 ),
        .Q(data19[1]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[34] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[34]_i_1_n_0 ),
        .Q(data19[2]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[35] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[35]_i_1_n_0 ),
        .Q(data19[3]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[36] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[36]_i_1_n_0 ),
        .Q(data19[4]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[37] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[37]_i_1_n_0 ),
        .Q(data19[5]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[38] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[38]_i_1_n_0 ),
        .Q(data19[6]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[39] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[39]_i_1_n_0 ),
        .Q(data19[7]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[3] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[3]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[3] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[40] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[40]_i_1_n_0 ),
        .Q(data19[8]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[41] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[41]_i_1_n_0 ),
        .Q(data19[9]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[42] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[42]_i_1_n_0 ),
        .Q(data19[10]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[43] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[43]_i_1_n_0 ),
        .Q(data19[11]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[44] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[44]_i_1_n_0 ),
        .Q(data19[12]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[45] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[45]_i_1_n_0 ),
        .Q(data19[13]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[46] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[46]_i_1_n_0 ),
        .Q(data19[14]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[47] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[47]_i_1_n_0 ),
        .Q(data19[15]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[48] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[48]_i_1_n_0 ),
        .Q(data19[16]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[49] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[49]_i_1_n_0 ),
        .Q(data19[17]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[4] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[4]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[4] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[50] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[50]_i_1_n_0 ),
        .Q(data19[18]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[51] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[51]_i_1_n_0 ),
        .Q(data19[19]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[52] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[52]_i_1_n_0 ),
        .Q(data19[20]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[53] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[53]_i_1_n_0 ),
        .Q(data19[21]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[54] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[54]_i_1_n_0 ),
        .Q(data19[22]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[55] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[55]_i_1_n_0 ),
        .Q(data19[23]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[56] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[56]_i_1_n_0 ),
        .Q(data19[24]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[57] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[57]_i_1_n_0 ),
        .Q(data19[25]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[58] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[58]_i_1_n_0 ),
        .Q(data19[26]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[59] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[59]_i_1_n_0 ),
        .Q(data19[27]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[5] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[5]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[5] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[60] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[60]_i_1_n_0 ),
        .Q(data19[28]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[61] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[61]_i_1_n_0 ),
        .Q(data19[29]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[62] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[62]_i_1_n_0 ),
        .Q(data19[30]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[63] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[63]_i_2_n_0 ),
        .Q(data19[31]),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[6] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[6]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[6] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[7] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[7]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[7] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[8] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[8]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[8] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_max_parallel_tranx_reg[9] 
       (.C(mon_clk),
        .CE(ip_max_parallel_tranx1_carry__2_n_0),
        .D(\ip_max_parallel_tranx[9]_i_1_n_0 ),
        .Q(\ip_max_parallel_tranx_reg_n_0_[9] ),
        .R(\ip_max_parallel_tranx_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[0] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_15 ),
        .Q(\ip_start_count_reg_n_0_[0] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[10] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_13 ),
        .Q(\ip_start_count_reg_n_0_[10] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[11] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_12 ),
        .Q(\ip_start_count_reg_n_0_[11] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[12] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_11 ),
        .Q(\ip_start_count_reg_n_0_[12] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[13] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_10 ),
        .Q(\ip_start_count_reg_n_0_[13] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[14] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_9 ),
        .Q(\ip_start_count_reg_n_0_[14] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[15] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_8 ),
        .Q(\ip_start_count_reg_n_0_[15] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[16] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_15 ),
        .Q(\ip_start_count_reg_n_0_[16] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[17] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_14 ),
        .Q(\ip_start_count_reg_n_0_[17] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[18] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_13 ),
        .Q(\ip_start_count_reg_n_0_[18] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[19] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_12 ),
        .Q(\ip_start_count_reg_n_0_[19] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[1] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_14 ),
        .Q(\ip_start_count_reg_n_0_[1] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[20] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_11 ),
        .Q(\ip_start_count_reg_n_0_[20] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[21] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_10 ),
        .Q(\ip_start_count_reg_n_0_[21] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[22] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_9 ),
        .Q(\ip_start_count_reg_n_0_[22] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[23] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__1_n_8 ),
        .Q(\ip_start_count_reg_n_0_[23] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[24] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_15 ),
        .Q(\ip_start_count_reg_n_0_[24] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[25] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_14 ),
        .Q(\ip_start_count_reg_n_0_[25] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[26] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_13 ),
        .Q(\ip_start_count_reg_n_0_[26] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[27] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_12 ),
        .Q(\ip_start_count_reg_n_0_[27] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[28] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_11 ),
        .Q(\ip_start_count_reg_n_0_[28] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[29] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_10 ),
        .Q(\ip_start_count_reg_n_0_[29] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[2] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_13 ),
        .Q(\ip_start_count_reg_n_0_[2] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[30] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_9 ),
        .Q(\ip_start_count_reg_n_0_[30] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[31] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__2_n_8 ),
        .Q(\ip_start_count_reg_n_0_[31] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[32] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_15 ),
        .Q(data12[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[33] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_14 ),
        .Q(data12[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[34] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_13 ),
        .Q(data12[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[35] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_12 ),
        .Q(data12[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[36] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_11 ),
        .Q(data12[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[37] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_10 ),
        .Q(data12[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[38] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_9 ),
        .Q(data12[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[39] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__3_n_8 ),
        .Q(data12[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[3] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_12 ),
        .Q(\ip_start_count_reg_n_0_[3] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[40] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_15 ),
        .Q(data12[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[41] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_14 ),
        .Q(data12[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[42] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_13 ),
        .Q(data12[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[43] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_12 ),
        .Q(data12[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[44] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_11 ),
        .Q(data12[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[45] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_10 ),
        .Q(data12[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[46] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_9 ),
        .Q(data12[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[47] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__4_n_8 ),
        .Q(data12[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[48] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_15 ),
        .Q(data12[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[49] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_14 ),
        .Q(data12[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[4] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_11 ),
        .Q(\ip_start_count_reg_n_0_[4] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[50] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_13 ),
        .Q(data12[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[51] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_12 ),
        .Q(data12[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[52] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_11 ),
        .Q(data12[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[53] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_10 ),
        .Q(data12[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[54] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_9 ),
        .Q(data12[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[55] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__5_n_8 ),
        .Q(data12[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[56] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_15 ),
        .Q(data12[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[57] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_14 ),
        .Q(data12[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[58] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_13 ),
        .Q(data12[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[59] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_12 ),
        .Q(data12[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[5] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_10 ),
        .Q(\ip_start_count_reg_n_0_[5] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[60] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_11 ),
        .Q(data12[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[61] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_10 ),
        .Q(data12[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[62] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_9 ),
        .Q(data12[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[63] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__6_n_8 ),
        .Q(data12[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[6] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_9 ),
        .Q(\ip_start_count_reg_n_0_[6] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[7] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry_n_8 ),
        .Q(\ip_start_count_reg_n_0_[7] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[8] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_15 ),
        .Q(\ip_start_count_reg_n_0_[8] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \ip_start_count_reg[9] 
       (.C(mon_clk),
        .CE(ip_start_count0),
        .D(\i_/i_/i___506_carry__0_n_14 ),
        .Q(\ip_start_count_reg_n_0_[9] ),
        .R(RST_ACTIVE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_max_ctr min_max_ctr_i
       (.Q({data15,\GEN_EVENT_MONITORS[2].event_mon_i_n_96 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_97 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_98 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_99 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_100 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_101 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_102 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_103 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_104 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_105 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_106 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_107 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_108 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_109 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_110 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_111 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_112 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_113 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_114 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_115 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_116 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_117 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_118 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_119 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_120 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_121 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_122 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_123 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_124 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_125 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_126 ,\GEN_EVENT_MONITORS[2].event_mon_i_n_127 }),
        .RST_ACTIVE(RST_ACTIVE),
        .S({\ip_start_count_reg_n_0_[7] ,\ip_start_count_reg_n_0_[6] ,\ip_start_count_reg_n_0_[5] ,\ip_start_count_reg_n_0_[4] ,\ip_start_count_reg_n_0_[3] ,\ip_start_count_reg_n_0_[2] ,\ip_start_count_reg_n_0_[1] }),
        .ap_continue_reg(ap_continue_reg),
        .ap_done_reg(ap_done_reg),
        .data12(data12),
        .dataflow_en(dataflow_en),
        .empty(empty),
        .\max_ctr_reg[0]_0 (min_max_ctr_i_n_1),
        .\max_ctr_reg[10]_0 (min_max_ctr_i_n_22),
        .\max_ctr_reg[11]_0 (min_max_ctr_i_n_24),
        .\max_ctr_reg[12]_0 (min_max_ctr_i_n_26),
        .\max_ctr_reg[13]_0 (min_max_ctr_i_n_28),
        .\max_ctr_reg[14]_0 (min_max_ctr_i_n_30),
        .\max_ctr_reg[15]_0 (min_max_ctr_i_n_32),
        .\max_ctr_reg[16]_0 (min_max_ctr_i_n_34),
        .\max_ctr_reg[17]_0 (min_max_ctr_i_n_36),
        .\max_ctr_reg[18]_0 (min_max_ctr_i_n_38),
        .\max_ctr_reg[19]_0 (min_max_ctr_i_n_40),
        .\max_ctr_reg[1]_0 (min_max_ctr_i_n_4),
        .\max_ctr_reg[20]_0 (min_max_ctr_i_n_42),
        .\max_ctr_reg[21]_0 (min_max_ctr_i_n_44),
        .\max_ctr_reg[22]_0 (min_max_ctr_i_n_46),
        .\max_ctr_reg[23]_0 (min_max_ctr_i_n_48),
        .\max_ctr_reg[24]_0 (min_max_ctr_i_n_50),
        .\max_ctr_reg[25]_0 (min_max_ctr_i_n_52),
        .\max_ctr_reg[26]_0 (min_max_ctr_i_n_54),
        .\max_ctr_reg[27]_0 (min_max_ctr_i_n_56),
        .\max_ctr_reg[28]_0 (min_max_ctr_i_n_58),
        .\max_ctr_reg[29]_0 (min_max_ctr_i_n_60),
        .\max_ctr_reg[2]_0 (min_max_ctr_i_n_6),
        .\max_ctr_reg[30]_0 (min_max_ctr_i_n_62),
        .\max_ctr_reg[31]_0 (min_max_ctr_i_n_64),
        .\max_ctr_reg[32]_0 (min_max_ctr_i_n_2),
        .\max_ctr_reg[33]_0 (min_max_ctr_i_n_3),
        .\max_ctr_reg[34]_0 (min_max_ctr_i_n_5),
        .\max_ctr_reg[35]_0 (min_max_ctr_i_n_7),
        .\max_ctr_reg[36]_0 (min_max_ctr_i_n_9),
        .\max_ctr_reg[37]_0 (min_max_ctr_i_n_11),
        .\max_ctr_reg[38]_0 (min_max_ctr_i_n_13),
        .\max_ctr_reg[39]_0 (min_max_ctr_i_n_15),
        .\max_ctr_reg[3]_0 (min_max_ctr_i_n_8),
        .\max_ctr_reg[40]_0 (min_max_ctr_i_n_17),
        .\max_ctr_reg[41]_0 (min_max_ctr_i_n_19),
        .\max_ctr_reg[42]_0 (min_max_ctr_i_n_21),
        .\max_ctr_reg[43]_0 (min_max_ctr_i_n_23),
        .\max_ctr_reg[44]_0 (min_max_ctr_i_n_25),
        .\max_ctr_reg[45]_0 (min_max_ctr_i_n_27),
        .\max_ctr_reg[46]_0 (min_max_ctr_i_n_29),
        .\max_ctr_reg[47]_0 (min_max_ctr_i_n_31),
        .\max_ctr_reg[48]_0 (min_max_ctr_i_n_33),
        .\max_ctr_reg[49]_0 (min_max_ctr_i_n_35),
        .\max_ctr_reg[4]_0 (min_max_ctr_i_n_10),
        .\max_ctr_reg[50]_0 (min_max_ctr_i_n_37),
        .\max_ctr_reg[51]_0 (min_max_ctr_i_n_39),
        .\max_ctr_reg[52]_0 (min_max_ctr_i_n_41),
        .\max_ctr_reg[53]_0 (min_max_ctr_i_n_43),
        .\max_ctr_reg[54]_0 (min_max_ctr_i_n_45),
        .\max_ctr_reg[55]_0 (min_max_ctr_i_n_47),
        .\max_ctr_reg[56]_0 (min_max_ctr_i_n_49),
        .\max_ctr_reg[57]_0 (min_max_ctr_i_n_51),
        .\max_ctr_reg[58]_0 (min_max_ctr_i_n_53),
        .\max_ctr_reg[59]_0 (min_max_ctr_i_n_55),
        .\max_ctr_reg[5]_0 (min_max_ctr_i_n_12),
        .\max_ctr_reg[60]_0 (min_max_ctr_i_n_57),
        .\max_ctr_reg[61]_0 (min_max_ctr_i_n_59),
        .\max_ctr_reg[62]_0 (min_max_ctr_i_n_61),
        .\max_ctr_reg[63]_0 (min_max_ctr_i_n_63),
        .\max_ctr_reg[6]_0 (min_max_ctr_i_n_14),
        .\max_ctr_reg[7]_0 (min_max_ctr_i_n_16),
        .\max_ctr_reg[8]_0 (min_max_ctr_i_n_18),
        .\max_ctr_reg[9]_0 (min_max_ctr_i_n_20),
        .mon_clk(mon_clk),
        .rd_en(rd_en),
        .\sample_data_reg[0]_i_4 (\ip_start_count_reg_n_0_[0] ),
        .\sample_data_reg[0]_i_4_0 (\sample_data_reg[31]_1 ),
        .\sample_data_reg[0]_i_4_1 (\sample_data_reg[31]_2 ),
        .\sample_data_reg[15]_i_4 ({\ip_start_count_reg_n_0_[15] ,\ip_start_count_reg_n_0_[14] ,\ip_start_count_reg_n_0_[13] ,\ip_start_count_reg_n_0_[12] ,\ip_start_count_reg_n_0_[11] ,\ip_start_count_reg_n_0_[10] ,\ip_start_count_reg_n_0_[9] ,\ip_start_count_reg_n_0_[8] }),
        .\sample_data_reg[23]_i_4 ({\ip_start_count_reg_n_0_[23] ,\ip_start_count_reg_n_0_[22] ,\ip_start_count_reg_n_0_[21] ,\ip_start_count_reg_n_0_[20] ,\ip_start_count_reg_n_0_[19] ,\ip_start_count_reg_n_0_[18] ,\ip_start_count_reg_n_0_[17] ,\ip_start_count_reg_n_0_[16] }),
        .\sample_data_reg[31]_i_10 ({\ip_start_count_reg_n_0_[31] ,\ip_start_count_reg_n_0_[30] ,\ip_start_count_reg_n_0_[29] ,\ip_start_count_reg_n_0_[28] ,\ip_start_count_reg_n_0_[27] ,\ip_start_count_reg_n_0_[26] ,\ip_start_count_reg_n_0_[25] ,\ip_start_count_reg_n_0_[24] }),
        .start_pulse(start_pulse));
  FDRE \sample_data_reg[0] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[10] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[11] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[12] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[13] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[14] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[15] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[16] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[17] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[18] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[19] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[1] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[20] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[21] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[22] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[23] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[24] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[25] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[26] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[27] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[28] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[29] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[2] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[30] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[31] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[3] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[4] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[5] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[6] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[7] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[8] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(RST_ACTIVE));
  FDRE \sample_data_reg[9] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(RST_ACTIVE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_monitor
   (s_axi_arready,
    s_axi_wready,
    s_axi_awready,
    trace_data,
    s_axi_rdata,
    trace_valid,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_awaddr,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_wvalid,
    s_axi_awvalid,
    mon_resetn,
    mon_clk,
    trace_clk,
    trace_read,
    s_axi_awaddr_mon,
    s_axi_araddr_mon,
    s_axi_wdata,
    D,
    s_axi_wvalid_mon,
    s_axi_wready_mon,
    s_axi_wstrb_mon,
    s_axi_wdata_mon,
    s_axi_rvalid_mon,
    s_axi_rdata_mon,
    s_axi_rready_mon,
    stall_start_ext,
    stall_start_str,
    stall_start_int,
    stall_done_ext,
    stall_done_str,
    stall_done_int,
    s_axi_awvalid_mon,
    s_axi_awready_mon,
    s_axi_arvalid_mon,
    s_axi_arready_mon,
    trace_rst,
    s_axi_bready,
    s_axi_rready);
  output s_axi_arready;
  output s_axi_wready;
  output s_axi_awready;
  output [55:0]trace_data;
  output [31:0]s_axi_rdata;
  output trace_valid;
  output s_axi_bvalid;
  output s_axi_rvalid;
  input [7:0]s_axi_awaddr;
  input s_axi_arvalid;
  input [7:0]s_axi_araddr;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input mon_resetn;
  input mon_clk;
  input trace_clk;
  input trace_read;
  input [7:0]s_axi_awaddr_mon;
  input [7:0]s_axi_araddr_mon;
  input [5:0]s_axi_wdata;
  input [45:0]D;
  input s_axi_wvalid_mon;
  input s_axi_wready_mon;
  input [0:0]s_axi_wstrb_mon;
  input [1:0]s_axi_wdata_mon;
  input s_axi_rvalid_mon;
  input [0:0]s_axi_rdata_mon;
  input s_axi_rready_mon;
  input stall_start_ext;
  input stall_start_str;
  input stall_start_int;
  input stall_done_ext;
  input stall_done_str;
  input stall_done_int;
  input s_axi_awvalid_mon;
  input s_axi_awready_mon;
  input s_axi_arvalid_mon;
  input s_axi_arready_mon;
  input trace_rst;
  input s_axi_bready;
  input s_axi_rready;

  wire [45:0]D;
  wire Metrics_Cnt_En;
  wire RST_ACTIVE;
  wire [3:0]_start_events;
  wire [3:0]_stop_events;
  wire acc_ctr_i_n_100;
  wire acc_ctr_i_n_101;
  wire acc_ctr_i_n_102;
  wire acc_ctr_i_n_103;
  wire acc_ctr_i_n_104;
  wire acc_ctr_i_n_105;
  wire acc_ctr_i_n_106;
  wire acc_ctr_i_n_107;
  wire acc_ctr_i_n_108;
  wire acc_ctr_i_n_109;
  wire acc_ctr_i_n_110;
  wire acc_ctr_i_n_111;
  wire acc_ctr_i_n_112;
  wire acc_ctr_i_n_113;
  wire acc_ctr_i_n_114;
  wire acc_ctr_i_n_115;
  wire acc_ctr_i_n_116;
  wire acc_ctr_i_n_117;
  wire acc_ctr_i_n_118;
  wire acc_ctr_i_n_119;
  wire acc_ctr_i_n_120;
  wire acc_ctr_i_n_121;
  wire acc_ctr_i_n_122;
  wire acc_ctr_i_n_123;
  wire acc_ctr_i_n_124;
  wire acc_ctr_i_n_125;
  wire acc_ctr_i_n_126;
  wire acc_ctr_i_n_127;
  wire acc_ctr_i_n_128;
  wire acc_ctr_i_n_65;
  wire acc_ctr_i_n_66;
  wire acc_ctr_i_n_67;
  wire acc_ctr_i_n_68;
  wire acc_ctr_i_n_69;
  wire acc_ctr_i_n_70;
  wire acc_ctr_i_n_71;
  wire acc_ctr_i_n_72;
  wire acc_ctr_i_n_73;
  wire acc_ctr_i_n_74;
  wire acc_ctr_i_n_75;
  wire acc_ctr_i_n_76;
  wire acc_ctr_i_n_77;
  wire acc_ctr_i_n_78;
  wire acc_ctr_i_n_79;
  wire acc_ctr_i_n_80;
  wire acc_ctr_i_n_81;
  wire acc_ctr_i_n_82;
  wire acc_ctr_i_n_83;
  wire acc_ctr_i_n_84;
  wire acc_ctr_i_n_85;
  wire acc_ctr_i_n_86;
  wire acc_ctr_i_n_87;
  wire acc_ctr_i_n_88;
  wire acc_ctr_i_n_89;
  wire acc_ctr_i_n_90;
  wire acc_ctr_i_n_91;
  wire acc_ctr_i_n_92;
  wire acc_ctr_i_n_93;
  wire acc_ctr_i_n_94;
  wire acc_ctr_i_n_95;
  wire acc_ctr_i_n_96;
  wire acc_ctr_i_n_97;
  wire acc_ctr_i_n_98;
  wire acc_ctr_i_n_99;
  wire ap_continue_reg;
  wire ap_done_reg;
  wire axi_lite_if_i_n_10;
  wire axi_lite_if_i_n_43;
  wire axi_lite_if_i_n_5;
  wire axi_lite_if_i_n_52;
  wire axi_lite_if_i_n_53;
  wire axi_lite_if_i_n_6;
  wire axi_lite_if_i_n_7;
  wire axi_lite_if_i_n_8;
  wire axi_lite_if_i_n_9;
  wire control_wr_en;
  wire dataflow_en;
  wire [63:0]ip_cur_tranx_reg;
  wire ip_exec_count0;
  wire ip_start_count0;
  wire \min_max_ctr_i/empty ;
  wire \min_max_ctr_i/read ;
  wire mon_axilite_i_n_4;
  wire mon_clk;
  wire mon_resetn;
  wire [31:0]p_0_in;
  wire [5:0]p_0_out;
  wire [0:0]p_1_in;
  wire p_1_in_0;
  wire registers_i_n_0;
  wire registers_i_n_10;
  wire registers_i_n_11;
  wire registers_i_n_12;
  wire registers_i_n_13;
  wire registers_i_n_14;
  wire registers_i_n_15;
  wire registers_i_n_16;
  wire registers_i_n_17;
  wire registers_i_n_18;
  wire registers_i_n_19;
  wire registers_i_n_2;
  wire registers_i_n_20;
  wire registers_i_n_21;
  wire registers_i_n_22;
  wire registers_i_n_23;
  wire registers_i_n_24;
  wire registers_i_n_25;
  wire registers_i_n_26;
  wire registers_i_n_27;
  wire registers_i_n_28;
  wire registers_i_n_29;
  wire registers_i_n_30;
  wire registers_i_n_31;
  wire registers_i_n_32;
  wire registers_i_n_33;
  wire registers_i_n_34;
  wire registers_i_n_35;
  wire registers_i_n_36;
  wire registers_i_n_37;
  wire registers_i_n_38;
  wire registers_i_n_39;
  wire registers_i_n_40;
  wire registers_i_n_41;
  wire registers_i_n_42;
  wire registers_i_n_43;
  wire registers_i_n_44;
  wire registers_i_n_45;
  wire registers_i_n_46;
  wire registers_i_n_47;
  wire registers_i_n_48;
  wire registers_i_n_49;
  wire registers_i_n_5;
  wire registers_i_n_50;
  wire registers_i_n_51;
  wire registers_i_n_52;
  wire registers_i_n_53;
  wire registers_i_n_54;
  wire registers_i_n_55;
  wire registers_i_n_56;
  wire registers_i_n_57;
  wire registers_i_n_58;
  wire registers_i_n_59;
  wire registers_i_n_6;
  wire registers_i_n_60;
  wire registers_i_n_61;
  wire registers_i_n_62;
  wire registers_i_n_63;
  wire registers_i_n_64;
  wire registers_i_n_65;
  wire registers_i_n_66;
  wire registers_i_n_67;
  wire registers_i_n_68;
  wire registers_i_n_69;
  wire registers_i_n_70;
  wire registers_i_n_71;
  wire registers_i_n_72;
  wire registers_i_n_73;
  wire registers_i_n_8;
  wire registers_i_n_85;
  wire registers_i_n_86;
  wire registers_i_n_9;
  wire [7:0]s_axi_araddr;
  wire [7:0]s_axi_araddr_mon;
  wire s_axi_arready;
  wire s_axi_arready_mon;
  wire s_axi_arvalid;
  wire s_axi_arvalid_mon;
  wire [7:0]s_axi_awaddr;
  wire [7:0]s_axi_awaddr_mon;
  wire s_axi_awready;
  wire s_axi_awready_mon;
  wire s_axi_awvalid;
  wire s_axi_awvalid_mon;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rdata_mon;
  wire s_axi_rready;
  wire s_axi_rready_mon;
  wire s_axi_rvalid;
  wire s_axi_rvalid_mon;
  wire [5:0]s_axi_wdata;
  wire [1:0]s_axi_wdata_mon;
  wire s_axi_wready;
  wire s_axi_wready_mon;
  wire [0:0]s_axi_wstrb_mon;
  wire s_axi_wvalid;
  wire s_axi_wvalid_mon;
  wire [31:0]sample_data;
  wire sample_reg_rd_first;
  wire sample_time_diff_reg;
  wire slv_reg_addr_vld;
  wire [31:0]slv_reg_in;
  wire slv_reg_in_vld;
  wire stall_done_ext;
  wire stall_done_int;
  wire stall_done_str;
  wire stall_start_ext;
  wire stall_start_int;
  wire stall_start_str;
  wire start_pulse;
  wire trace_clk;
  wire [0:0]trace_control;
  wire trace_control_wr_en;
  wire [55:0]trace_data;
  wire trace_read;
  wire trace_rst;
  wire [3:0]trace_start_events;
  wire [3:0]trace_stop_events;
  wire trace_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accel_counters acc_ctr_i
       (.D(p_0_in),
        .DI(registers_i_n_85),
        .E(axi_lite_if_i_n_5),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(sample_data),
        .RST_ACTIVE(RST_ACTIVE),
        .S({registers_i_n_65,registers_i_n_66,registers_i_n_67,registers_i_n_68,registers_i_n_69,registers_i_n_70,registers_i_n_71,registers_i_n_72}),
        .ap_continue_reg(ap_continue_reg),
        .ap_done_reg(ap_done_reg),
        .cnt_enabled_reg(registers_i_n_73),
        .dataflow_en(dataflow_en),
        .empty(\min_max_ctr_i/empty ),
        .ip_cur_tranx_reg(ip_cur_tranx_reg),
        .\ip_cur_tranx_reg[15]_0 ({registers_i_n_57,registers_i_n_58,registers_i_n_59,registers_i_n_60,registers_i_n_61,registers_i_n_62,registers_i_n_63,registers_i_n_64}),
        .\ip_cur_tranx_reg[23]_0 ({registers_i_n_49,registers_i_n_50,registers_i_n_51,registers_i_n_52,registers_i_n_53,registers_i_n_54,registers_i_n_55,registers_i_n_56}),
        .\ip_cur_tranx_reg[31]_0 ({registers_i_n_41,registers_i_n_42,registers_i_n_43,registers_i_n_44,registers_i_n_45,registers_i_n_46,registers_i_n_47,registers_i_n_48}),
        .\ip_cur_tranx_reg[39]_0 ({registers_i_n_33,registers_i_n_34,registers_i_n_35,registers_i_n_36,registers_i_n_37,registers_i_n_38,registers_i_n_39,registers_i_n_40}),
        .\ip_cur_tranx_reg[47]_0 ({registers_i_n_25,registers_i_n_26,registers_i_n_27,registers_i_n_28,registers_i_n_29,registers_i_n_30,registers_i_n_31,registers_i_n_32}),
        .\ip_cur_tranx_reg[55]_0 ({registers_i_n_17,registers_i_n_18,registers_i_n_19,registers_i_n_20,registers_i_n_21,registers_i_n_22,registers_i_n_23,registers_i_n_24}),
        .\ip_cur_tranx_reg[63]_0 ({registers_i_n_9,registers_i_n_10,registers_i_n_11,registers_i_n_12,registers_i_n_13,registers_i_n_14,registers_i_n_15,registers_i_n_16}),
        .\ip_cur_tranx_reg[7]_0 (mon_axilite_i_n_4),
        .ip_exec_count0(ip_exec_count0),
        .\ip_max_parallel_tranx_reg[0]_0 (registers_i_n_8),
        .\ip_max_parallel_tranx_reg[31]_0 (acc_ctr_i_n_128),
        .\ip_max_parallel_tranx_reg[32]_0 (acc_ctr_i_n_97),
        .\ip_max_parallel_tranx_reg[33]_0 (acc_ctr_i_n_98),
        .\ip_max_parallel_tranx_reg[34]_0 (acc_ctr_i_n_99),
        .\ip_max_parallel_tranx_reg[35]_0 (acc_ctr_i_n_100),
        .\ip_max_parallel_tranx_reg[36]_0 (acc_ctr_i_n_101),
        .\ip_max_parallel_tranx_reg[37]_0 (acc_ctr_i_n_102),
        .\ip_max_parallel_tranx_reg[38]_0 (acc_ctr_i_n_103),
        .\ip_max_parallel_tranx_reg[39]_0 (acc_ctr_i_n_104),
        .\ip_max_parallel_tranx_reg[40]_0 (acc_ctr_i_n_105),
        .\ip_max_parallel_tranx_reg[41]_0 (acc_ctr_i_n_106),
        .\ip_max_parallel_tranx_reg[42]_0 (acc_ctr_i_n_107),
        .\ip_max_parallel_tranx_reg[43]_0 (acc_ctr_i_n_108),
        .\ip_max_parallel_tranx_reg[44]_0 (acc_ctr_i_n_109),
        .\ip_max_parallel_tranx_reg[45]_0 (acc_ctr_i_n_110),
        .\ip_max_parallel_tranx_reg[46]_0 (acc_ctr_i_n_111),
        .\ip_max_parallel_tranx_reg[47]_0 (acc_ctr_i_n_112),
        .\ip_max_parallel_tranx_reg[48]_0 (acc_ctr_i_n_113),
        .\ip_max_parallel_tranx_reg[49]_0 (acc_ctr_i_n_114),
        .\ip_max_parallel_tranx_reg[50]_0 (acc_ctr_i_n_115),
        .\ip_max_parallel_tranx_reg[51]_0 (acc_ctr_i_n_116),
        .\ip_max_parallel_tranx_reg[52]_0 (acc_ctr_i_n_117),
        .\ip_max_parallel_tranx_reg[53]_0 (acc_ctr_i_n_118),
        .\ip_max_parallel_tranx_reg[54]_0 (acc_ctr_i_n_119),
        .\ip_max_parallel_tranx_reg[55]_0 (acc_ctr_i_n_120),
        .\ip_max_parallel_tranx_reg[56]_0 (acc_ctr_i_n_121),
        .\ip_max_parallel_tranx_reg[57]_0 (acc_ctr_i_n_122),
        .\ip_max_parallel_tranx_reg[58]_0 (acc_ctr_i_n_123),
        .\ip_max_parallel_tranx_reg[59]_0 (acc_ctr_i_n_124),
        .\ip_max_parallel_tranx_reg[60]_0 (acc_ctr_i_n_125),
        .\ip_max_parallel_tranx_reg[61]_0 (acc_ctr_i_n_126),
        .\ip_max_parallel_tranx_reg[62]_0 (acc_ctr_i_n_127),
        .ip_start_count0(ip_start_count0),
        .mon_clk(mon_clk),
        .rd_en(\min_max_ctr_i/read ),
        .\s_axi_awaddr[5] (acc_ctr_i_n_65),
        .\s_axi_awaddr[5]_0 (acc_ctr_i_n_66),
        .\s_axi_awaddr[5]_1 (acc_ctr_i_n_67),
        .\s_axi_awaddr[5]_10 (acc_ctr_i_n_76),
        .\s_axi_awaddr[5]_11 (acc_ctr_i_n_77),
        .\s_axi_awaddr[5]_12 (acc_ctr_i_n_78),
        .\s_axi_awaddr[5]_13 (acc_ctr_i_n_79),
        .\s_axi_awaddr[5]_14 (acc_ctr_i_n_80),
        .\s_axi_awaddr[5]_15 (acc_ctr_i_n_81),
        .\s_axi_awaddr[5]_16 (acc_ctr_i_n_82),
        .\s_axi_awaddr[5]_17 (acc_ctr_i_n_83),
        .\s_axi_awaddr[5]_18 (acc_ctr_i_n_84),
        .\s_axi_awaddr[5]_19 (acc_ctr_i_n_85),
        .\s_axi_awaddr[5]_2 (acc_ctr_i_n_68),
        .\s_axi_awaddr[5]_20 (acc_ctr_i_n_86),
        .\s_axi_awaddr[5]_21 (acc_ctr_i_n_87),
        .\s_axi_awaddr[5]_22 (acc_ctr_i_n_88),
        .\s_axi_awaddr[5]_23 (acc_ctr_i_n_89),
        .\s_axi_awaddr[5]_24 (acc_ctr_i_n_90),
        .\s_axi_awaddr[5]_25 (acc_ctr_i_n_91),
        .\s_axi_awaddr[5]_26 (acc_ctr_i_n_92),
        .\s_axi_awaddr[5]_27 (acc_ctr_i_n_93),
        .\s_axi_awaddr[5]_28 (acc_ctr_i_n_94),
        .\s_axi_awaddr[5]_29 (acc_ctr_i_n_95),
        .\s_axi_awaddr[5]_3 (acc_ctr_i_n_69),
        .\s_axi_awaddr[5]_30 (acc_ctr_i_n_96),
        .\s_axi_awaddr[5]_4 (acc_ctr_i_n_70),
        .\s_axi_awaddr[5]_5 (acc_ctr_i_n_71),
        .\s_axi_awaddr[5]_6 (acc_ctr_i_n_72),
        .\s_axi_awaddr[5]_7 (acc_ctr_i_n_73),
        .\s_axi_awaddr[5]_8 (acc_ctr_i_n_74),
        .\s_axi_awaddr[5]_9 (acc_ctr_i_n_75),
        .\sample_data_reg[0]_i_3 (axi_lite_if_i_n_9),
        .\sample_data_reg[31]_0 (axi_lite_if_i_n_43),
        .\sample_data_reg[31]_1 (axi_lite_if_i_n_52),
        .\sample_data_reg[31]_2 (axi_lite_if_i_n_53),
        .stall_done_ext(stall_done_ext),
        .stall_done_int(stall_done_int),
        .stall_done_str(stall_done_str),
        .stall_start_ext(stall_start_ext),
        .stall_start_int(stall_start_int),
        .stall_start_str(stall_start_str),
        .start_pulse(start_pulse));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF axi_lite_if_i
       (.\Count_Out_i_reg[0] (registers_i_n_2),
        .D(p_0_in),
        .E(axi_lite_if_i_n_5),
        .Q(registers_i_n_6),
        .SR(registers_i_n_0),
        .axi_arready_reg_0(s_axi_arready),
        .axi_arready_reg_1(axi_lite_if_i_n_53),
        .axi_awready_reg_0(s_axi_awready),
        .\axi_rdata_reg[31]_0 (slv_reg_in_vld),
        .\axi_rdata_reg[31]_1 (slv_reg_in),
        .axi_rvalid_reg_0(registers_i_n_86),
        .axi_wready_reg_0(s_axi_wready),
        .axi_wready_reg_1(axi_lite_if_i_n_10),
        .control_wr_en(control_wr_en),
        .mon_clk(mon_clk),
        .mon_resetn(mon_resetn),
        .mon_resetn_0(sample_time_diff_reg),
        .p_1_in(p_1_in_0),
        .reset_on_sample_read_reg(p_1_in),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_araddr_4_sp_1(axi_lite_if_i_n_7),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .\s_axi_awaddr[7]_0 ({p_0_out[5:3],p_0_out[0]}),
        .s_axi_awaddr_3_sp_1(axi_lite_if_i_n_52),
        .s_axi_awaddr_4_sp_1(axi_lite_if_i_n_9),
        .s_axi_awaddr_5_sp_1(axi_lite_if_i_n_43),
        .s_axi_awaddr_7_sp_1(axi_lite_if_i_n_6),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_0(trace_control_wr_en),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wvalid(s_axi_wvalid),
        .\sample_ctr_val_reg[63] (registers_i_n_5),
        .\sample_data_reg[0] (acc_ctr_i_n_97),
        .\sample_data_reg[0]_0 (acc_ctr_i_n_65),
        .\sample_data_reg[10] (acc_ctr_i_n_107),
        .\sample_data_reg[10]_0 (acc_ctr_i_n_75),
        .\sample_data_reg[11] (acc_ctr_i_n_108),
        .\sample_data_reg[11]_0 (acc_ctr_i_n_76),
        .\sample_data_reg[12] (acc_ctr_i_n_109),
        .\sample_data_reg[12]_0 (acc_ctr_i_n_77),
        .\sample_data_reg[13] (acc_ctr_i_n_110),
        .\sample_data_reg[13]_0 (acc_ctr_i_n_78),
        .\sample_data_reg[14] (acc_ctr_i_n_111),
        .\sample_data_reg[14]_0 (acc_ctr_i_n_79),
        .\sample_data_reg[15] (acc_ctr_i_n_112),
        .\sample_data_reg[15]_0 (acc_ctr_i_n_80),
        .\sample_data_reg[16] (acc_ctr_i_n_113),
        .\sample_data_reg[16]_0 (acc_ctr_i_n_81),
        .\sample_data_reg[17] (acc_ctr_i_n_114),
        .\sample_data_reg[17]_0 (acc_ctr_i_n_82),
        .\sample_data_reg[18] (acc_ctr_i_n_115),
        .\sample_data_reg[18]_0 (acc_ctr_i_n_83),
        .\sample_data_reg[19] (acc_ctr_i_n_116),
        .\sample_data_reg[19]_0 (acc_ctr_i_n_84),
        .\sample_data_reg[1] (acc_ctr_i_n_98),
        .\sample_data_reg[1]_0 (acc_ctr_i_n_66),
        .\sample_data_reg[20] (acc_ctr_i_n_117),
        .\sample_data_reg[20]_0 (acc_ctr_i_n_85),
        .\sample_data_reg[21] (acc_ctr_i_n_118),
        .\sample_data_reg[21]_0 (acc_ctr_i_n_86),
        .\sample_data_reg[22] (acc_ctr_i_n_119),
        .\sample_data_reg[22]_0 (acc_ctr_i_n_87),
        .\sample_data_reg[23] (acc_ctr_i_n_120),
        .\sample_data_reg[23]_0 (acc_ctr_i_n_88),
        .\sample_data_reg[24] (acc_ctr_i_n_121),
        .\sample_data_reg[24]_0 (acc_ctr_i_n_89),
        .\sample_data_reg[25] (acc_ctr_i_n_122),
        .\sample_data_reg[25]_0 (acc_ctr_i_n_90),
        .\sample_data_reg[26] (acc_ctr_i_n_123),
        .\sample_data_reg[26]_0 (acc_ctr_i_n_91),
        .\sample_data_reg[27] (acc_ctr_i_n_124),
        .\sample_data_reg[27]_0 (acc_ctr_i_n_92),
        .\sample_data_reg[28] (acc_ctr_i_n_125),
        .\sample_data_reg[28]_0 (acc_ctr_i_n_93),
        .\sample_data_reg[29] (acc_ctr_i_n_126),
        .\sample_data_reg[29]_0 (acc_ctr_i_n_94),
        .\sample_data_reg[2] (acc_ctr_i_n_99),
        .\sample_data_reg[2]_0 (acc_ctr_i_n_67),
        .\sample_data_reg[30] (acc_ctr_i_n_127),
        .\sample_data_reg[30]_0 (acc_ctr_i_n_95),
        .\sample_data_reg[31] (acc_ctr_i_n_128),
        .\sample_data_reg[31]_0 (acc_ctr_i_n_96),
        .\sample_data_reg[3] (acc_ctr_i_n_100),
        .\sample_data_reg[3]_0 (acc_ctr_i_n_68),
        .\sample_data_reg[4] (acc_ctr_i_n_101),
        .\sample_data_reg[4]_0 (acc_ctr_i_n_69),
        .\sample_data_reg[5] (acc_ctr_i_n_102),
        .\sample_data_reg[5]_0 (acc_ctr_i_n_70),
        .\sample_data_reg[6] (acc_ctr_i_n_103),
        .\sample_data_reg[6]_0 (acc_ctr_i_n_71),
        .\sample_data_reg[7] (acc_ctr_i_n_104),
        .\sample_data_reg[7]_0 (acc_ctr_i_n_72),
        .\sample_data_reg[8] (acc_ctr_i_n_105),
        .\sample_data_reg[8]_0 (acc_ctr_i_n_73),
        .\sample_data_reg[9] (acc_ctr_i_n_106),
        .\sample_data_reg[9]_0 (acc_ctr_i_n_74),
        .sample_reg_rd_first(sample_reg_rd_first),
        .sample_reg_rd_first_reg(axi_lite_if_i_n_8),
        .slv_reg_addr_vld(slv_reg_addr_vld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite mon_axilite_i
       (.Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(trace_control),
        .SR(registers_i_n_0),
        .ap_continue_reg(ap_continue_reg),
        .ap_done_reg(ap_done_reg),
        .ap_start_reg_reg_0(mon_axilite_i_n_4),
        .dataflow_en(dataflow_en),
        .empty(\min_max_ctr_i/empty ),
        .mon_clk(mon_clk),
        .rd_en(\min_max_ctr_i/read ),
        .s_axi_araddr_mon(s_axi_araddr_mon),
        .s_axi_arready_mon(s_axi_arready_mon),
        .s_axi_arvalid_mon(s_axi_arvalid_mon),
        .s_axi_awaddr_mon(s_axi_awaddr_mon),
        .s_axi_awready_mon(s_axi_awready_mon),
        .s_axi_awvalid_mon(s_axi_awvalid_mon),
        .s_axi_rdata_mon(s_axi_rdata_mon),
        .s_axi_rready_mon(s_axi_rready_mon),
        .s_axi_rvalid_mon(s_axi_rvalid_mon),
        .s_axi_wdata_mon(s_axi_wdata_mon),
        .s_axi_wready_mon(s_axi_wready_mon),
        .s_axi_wstrb_mon(s_axi_wstrb_mon),
        .s_axi_wvalid_mon(s_axi_wvalid_mon),
        .src_in(_start_events[0]),
        .start_pulse(start_pulse));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module registers_i
       (.\Count_Out_i_reg[0] (axi_lite_if_i_n_7),
        .\Count_Out_i_reg[0]_0 (axi_lite_if_i_n_6),
        .D(p_1_in),
        .DI(registers_i_n_85),
        .E(trace_control_wr_en),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(registers_i_n_6),
        .RST_ACTIVE(RST_ACTIVE),
        .S({registers_i_n_65,registers_i_n_66,registers_i_n_67,registers_i_n_68,registers_i_n_69,registers_i_n_70,registers_i_n_71,registers_i_n_72}),
        .SR(registers_i_n_0),
        .ap_continue_reg(ap_continue_reg),
        .ap_done_reg(ap_done_reg),
        .control_wr_en(control_wr_en),
        .dataflow_en(dataflow_en),
        .ip_cur_tranx_reg(ip_cur_tranx_reg),
        .ip_exec_count0(ip_exec_count0),
        .ip_start_count0(ip_start_count0),
        .metrics_cnt_en_reg_0({registers_i_n_9,registers_i_n_10,registers_i_n_11,registers_i_n_12,registers_i_n_13,registers_i_n_14,registers_i_n_15,registers_i_n_16}),
        .metrics_cnt_en_reg_1({registers_i_n_17,registers_i_n_18,registers_i_n_19,registers_i_n_20,registers_i_n_21,registers_i_n_22,registers_i_n_23,registers_i_n_24}),
        .metrics_cnt_en_reg_2({registers_i_n_25,registers_i_n_26,registers_i_n_27,registers_i_n_28,registers_i_n_29,registers_i_n_30,registers_i_n_31,registers_i_n_32}),
        .metrics_cnt_en_reg_3({registers_i_n_33,registers_i_n_34,registers_i_n_35,registers_i_n_36,registers_i_n_37,registers_i_n_38,registers_i_n_39,registers_i_n_40}),
        .metrics_cnt_en_reg_4({registers_i_n_41,registers_i_n_42,registers_i_n_43,registers_i_n_44,registers_i_n_45,registers_i_n_46,registers_i_n_47,registers_i_n_48}),
        .metrics_cnt_en_reg_5({registers_i_n_49,registers_i_n_50,registers_i_n_51,registers_i_n_52,registers_i_n_53,registers_i_n_54,registers_i_n_55,registers_i_n_56}),
        .metrics_cnt_en_reg_6({registers_i_n_57,registers_i_n_58,registers_i_n_59,registers_i_n_60,registers_i_n_61,registers_i_n_62,registers_i_n_63,registers_i_n_64}),
        .metrics_cnt_en_reg_7(registers_i_n_73),
        .metrics_cnt_reset_reg_0(registers_i_n_8),
        .mon_clk(mon_clk),
        .mon_resetn(mon_resetn),
        .p_1_in(p_1_in_0),
        .\register_select_reg[1]_0 (registers_i_n_5),
        .\register_select_reg[5]_0 ({p_0_out[5:3],p_0_out[0]}),
        .reset_on_sample_read_reg_0(registers_i_n_2),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .sample_reg_rd_first(sample_reg_rd_first),
        .sample_reg_rd_first_reg_0(axi_lite_if_i_n_8),
        .\sample_time_diff_reg_reg[31]_0 (sample_time_diff_reg),
        .slv_reg_addr_vld(slv_reg_addr_vld),
        .\slv_reg_in_reg[31]_0 (slv_reg_in),
        .\slv_reg_in_reg[31]_1 (sample_data),
        .slv_reg_in_vld_reg_0(slv_reg_in_vld),
        .slv_reg_in_vld_reg_1(registers_i_n_86),
        .slv_reg_out_vld_reg_reg_0(axi_lite_if_i_n_10),
        .src_in(_stop_events),
        .stall_done_ext(stall_done_ext),
        .stall_done_int(stall_done_int),
        .stall_done_str(stall_done_str),
        .stall_start_ext(stall_start_ext),
        .stall_start_ext_0(_start_events[3:1]),
        .stall_start_int(stall_start_int),
        .stall_start_str(stall_start_str),
        .start_pulse(start_pulse),
        .\trace_control_reg[0]_0 (trace_control));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2 tr_cdc_start_0
       (.dest_clk(trace_clk),
        .dest_out(trace_start_events),
        .src_clk(mon_clk),
        .src_in(_start_events));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single tr_cdc_stop_0
       (.dest_clk(trace_clk),
        .dest_out(trace_stop_events),
        .src_clk(mon_clk),
        .src_in(_stop_events));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper trace_i
       (.D({D[45],trace_start_events[0],D[44:0]}),
        .dest_out(trace_start_events[3:1]),
        .\event_i_buf_reg[52]_0 (trace_stop_events),
        .trace_clk(trace_clk),
        .trace_data(trace_data),
        .trace_read(trace_read),
        .trace_rst(trace_rst),
        .trace_valid(trace_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter
   (Q,
    SR,
    \Count_Out_i_reg[0]_0 ,
    \Count_Out_i_reg[0]_1 ,
    \Count_Out_i_reg[0]_2 ,
    sample_reg_rd_first,
    mon_resetn,
    mon_clk,
    D);
  output [31:0]Q;
  output [0:0]SR;
  input \Count_Out_i_reg[0]_0 ;
  input \Count_Out_i_reg[0]_1 ;
  input \Count_Out_i_reg[0]_2 ;
  input sample_reg_rd_first;
  input mon_resetn;
  input mon_clk;
  input [0:0]D;

  wire [31:1]Count_Out_i;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_4;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_4;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_4;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_4;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[31]_i_1_n_0 ;
  wire \Count_Out_i_reg[0]_0 ;
  wire \Count_Out_i_reg[0]_1 ;
  wire \Count_Out_i_reg[0]_2 ;
  wire [0:0]D;
  wire [31:0]Q;
  wire [0:0]SR;
  wire mon_clk;
  wire mon_resetn;
  wire [31:1]p_1_in__0;
  wire sample_reg_rd_first;
  wire [7:6]NLW_Count_Out_i0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_Count_Out_i0_carry__2_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3,Count_Out_i0_carry_n_4,Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[8:1]),
        .S(Q[8:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3,Count_Out_i0_carry__0_n_4,Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[16:9]),
        .S(Q[16:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3,Count_Out_i0_carry__1_n_4,Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(Count_Out_i[24:17]),
        .S(Q[24:17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[7:6],Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3,Count_Out_i0_carry__2_n_4,Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Count_Out_i0_carry__2_O_UNCONNECTED[7],Count_Out_i[31:25]}),
        .S({1'b0,Q[31:25]}));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[10]_i_1 
       (.I0(Count_Out_i[10]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[11]_i_1 
       (.I0(Count_Out_i[11]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[12]_i_1 
       (.I0(Count_Out_i[12]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[13]_i_1 
       (.I0(Count_Out_i[13]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[14]_i_1 
       (.I0(Count_Out_i[14]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[15]_i_1 
       (.I0(Count_Out_i[15]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[16]_i_1 
       (.I0(Count_Out_i[16]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[17]_i_1 
       (.I0(Count_Out_i[17]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[18]_i_1 
       (.I0(Count_Out_i[18]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[19]_i_1 
       (.I0(Count_Out_i[19]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[1]_i_1 
       (.I0(Count_Out_i[1]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[20]_i_1 
       (.I0(Count_Out_i[20]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[21]_i_1 
       (.I0(Count_Out_i[21]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[21]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[22]_i_1 
       (.I0(Count_Out_i[22]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[23]_i_1 
       (.I0(Count_Out_i[23]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[23]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[24]_i_1 
       (.I0(Count_Out_i[24]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[24]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[25]_i_1 
       (.I0(Count_Out_i[25]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[26]_i_1 
       (.I0(Count_Out_i[26]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[26]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[27]_i_1 
       (.I0(Count_Out_i[27]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[27]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[28]_i_1 
       (.I0(Count_Out_i[28]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[28]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[29]_i_1 
       (.I0(Count_Out_i[29]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[2]_i_1 
       (.I0(Count_Out_i[2]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[30]_i_1 
       (.I0(Count_Out_i[30]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[30]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \Count_Out_i[31]_i_1 
       (.I0(sample_reg_rd_first),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(\Count_Out_i[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[31]_i_2 
       (.I0(Count_Out_i[31]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[31]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[3]_i_1 
       (.I0(Count_Out_i[3]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[4]_i_1 
       (.I0(Count_Out_i[4]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[5]_i_1 
       (.I0(Count_Out_i[5]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[6]_i_1 
       (.I0(Count_Out_i[6]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[7]_i_1 
       (.I0(Count_Out_i[7]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[8]_i_1 
       (.I0(Count_Out_i[8]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \Count_Out_i[9]_i_1 
       (.I0(Count_Out_i[9]),
        .I1(\Count_Out_i_reg[0]_0 ),
        .I2(\Count_Out_i_reg[0]_1 ),
        .I3(\Count_Out_i_reg[0]_2 ),
        .O(p_1_in__0[9]));
  FDRE \Count_Out_i_reg[0] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(D),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[3] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(mon_clk),
        .CE(\Count_Out_i[31]_i_1_n_0 ),
        .D(p_1_in__0[9]),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(mon_resetn),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon
   (D,
    \s_axi_awaddr[5] ,
    S,
    \s_axi_awaddr[5]_0 ,
    \s_axi_awaddr[5]_1 ,
    \s_axi_awaddr[5]_2 ,
    \s_axi_awaddr[5]_3 ,
    \s_axi_awaddr[5]_4 ,
    \s_axi_awaddr[5]_5 ,
    \s_axi_awaddr[5]_6 ,
    \s_axi_awaddr[5]_7 ,
    \s_axi_awaddr[5]_8 ,
    \s_axi_awaddr[5]_9 ,
    \s_axi_awaddr[5]_10 ,
    \s_axi_awaddr[5]_11 ,
    \s_axi_awaddr[5]_12 ,
    \s_axi_awaddr[5]_13 ,
    \s_axi_awaddr[5]_14 ,
    \s_axi_awaddr[5]_15 ,
    \s_axi_awaddr[5]_16 ,
    \s_axi_awaddr[5]_17 ,
    \s_axi_awaddr[5]_18 ,
    \s_axi_awaddr[5]_19 ,
    \s_axi_awaddr[5]_20 ,
    \s_axi_awaddr[5]_21 ,
    \s_axi_awaddr[5]_22 ,
    \s_axi_awaddr[5]_23 ,
    \s_axi_awaddr[5]_24 ,
    \s_axi_awaddr[5]_25 ,
    \s_axi_awaddr[5]_26 ,
    \s_axi_awaddr[5]_27 ,
    \s_axi_awaddr[5]_28 ,
    \s_axi_awaddr[5]_29 ,
    \s_axi_awaddr[5]_30 ,
    RST_ACTIVE,
    O,
    mon_clk,
    \event_ctr_val_reg[15]_0 ,
    \event_ctr_val_reg[23]_0 ,
    \event_ctr_val_reg[31]_0 ,
    \event_ctr_val_reg[39]_0 ,
    \event_ctr_val_reg[47]_0 ,
    \event_ctr_val_reg[55]_0 ,
    \event_ctr_val_reg[63]_0 ,
    cnt_enabled_reg_0,
    \sample_data_reg[31] ,
    \sample_data_reg[0]_i_3_0 ,
    \sample_data_reg[0]_i_3_1 ,
    Q,
    \sample_data_reg[0]_i_4_0 ,
    \sample_data_reg[0]_i_4_1 ,
    \sample_data_reg[0]_i_4_2 ,
    \sample_data_reg[0]_i_4_3 ,
    \sample_data_reg[0]_i_3_2 ,
    data8,
    data9,
    \sample_data_reg[1]_i_3_0 ,
    \sample_data_reg[1]_i_3_1 ,
    \sample_data_reg[7]_i_4_0 ,
    \sample_data_reg[1]_i_4_0 ,
    \sample_data_reg[2]_i_3_0 ,
    \sample_data_reg[2]_i_3_1 ,
    \sample_data_reg[2]_i_4_0 ,
    \sample_data_reg[3]_i_3_0 ,
    \sample_data_reg[3]_i_3_1 ,
    \sample_data_reg[3]_i_4_0 ,
    \sample_data_reg[4]_i_3_0 ,
    \sample_data_reg[4]_i_3_1 ,
    \sample_data_reg[4]_i_4_0 ,
    \sample_data_reg[5]_i_3_0 ,
    \sample_data_reg[5]_i_3_1 ,
    \sample_data_reg[5]_i_4_0 ,
    \sample_data_reg[6]_i_3_0 ,
    \sample_data_reg[6]_i_3_1 ,
    \sample_data_reg[6]_i_4_0 ,
    \sample_data_reg[7]_i_3_0 ,
    \sample_data_reg[7]_i_3_1 ,
    \sample_data_reg[7]_i_4_1 ,
    \sample_data_reg[8]_i_3_0 ,
    \sample_data_reg[8]_i_3_1 ,
    \sample_data_reg[15]_i_4_0 ,
    \sample_data_reg[8]_i_4_0 ,
    \sample_data_reg[9]_i_3_0 ,
    \sample_data_reg[9]_i_3_1 ,
    \sample_data_reg[9]_i_4_0 ,
    \sample_data_reg[10]_i_3_0 ,
    \sample_data_reg[10]_i_3_1 ,
    \sample_data_reg[10]_i_4_0 ,
    \sample_data_reg[11]_i_3_0 ,
    \sample_data_reg[11]_i_3_1 ,
    \sample_data_reg[11]_i_4_0 ,
    \sample_data_reg[12]_i_3_0 ,
    \sample_data_reg[12]_i_3_1 ,
    \sample_data_reg[12]_i_4_0 ,
    \sample_data_reg[13]_i_3_0 ,
    \sample_data_reg[13]_i_3_1 ,
    \sample_data_reg[13]_i_4_0 ,
    \sample_data_reg[14]_i_3_0 ,
    \sample_data_reg[14]_i_3_1 ,
    \sample_data_reg[14]_i_4_0 ,
    \sample_data_reg[15]_i_3_0 ,
    \sample_data_reg[15]_i_3_1 ,
    \sample_data_reg[15]_i_4_1 ,
    \sample_data_reg[16]_i_3_0 ,
    \sample_data_reg[16]_i_3_1 ,
    \sample_data_reg[23]_i_4_0 ,
    \sample_data_reg[16]_i_4_0 ,
    \sample_data_reg[17]_i_3_0 ,
    \sample_data_reg[17]_i_3_1 ,
    \sample_data_reg[17]_i_4_0 ,
    \sample_data_reg[18]_i_3_0 ,
    \sample_data_reg[18]_i_3_1 ,
    \sample_data_reg[18]_i_4_0 ,
    \sample_data_reg[19]_i_3_0 ,
    \sample_data_reg[19]_i_3_1 ,
    \sample_data_reg[19]_i_4_0 ,
    \sample_data_reg[20]_i_3_0 ,
    \sample_data_reg[20]_i_3_1 ,
    \sample_data_reg[20]_i_4_0 ,
    \sample_data_reg[21]_i_3_0 ,
    \sample_data_reg[21]_i_3_1 ,
    \sample_data_reg[21]_i_4_0 ,
    \sample_data_reg[22]_i_3_0 ,
    \sample_data_reg[22]_i_3_1 ,
    \sample_data_reg[22]_i_4_0 ,
    \sample_data_reg[23]_i_3_0 ,
    \sample_data_reg[23]_i_3_1 ,
    \sample_data_reg[23]_i_4_1 ,
    \sample_data_reg[24]_i_3_0 ,
    \sample_data_reg[24]_i_3_1 ,
    \sample_data_reg[31]_i_10_0 ,
    \sample_data_reg[24]_i_4_0 ,
    \sample_data_reg[25]_i_3_0 ,
    \sample_data_reg[25]_i_3_1 ,
    \sample_data_reg[25]_i_4_0 ,
    \sample_data_reg[26]_i_3_0 ,
    \sample_data_reg[26]_i_3_1 ,
    \sample_data_reg[26]_i_4_0 ,
    \sample_data_reg[27]_i_3_0 ,
    \sample_data_reg[27]_i_3_1 ,
    \sample_data_reg[27]_i_4_0 ,
    \sample_data_reg[28]_i_3_0 ,
    \sample_data_reg[28]_i_3_1 ,
    \sample_data_reg[28]_i_4_0 ,
    \sample_data_reg[29]_i_3_0 ,
    \sample_data_reg[29]_i_3_1 ,
    \sample_data_reg[29]_i_4_0 ,
    \sample_data_reg[30]_i_3_0 ,
    \sample_data_reg[30]_i_3_1 ,
    \sample_data_reg[30]_i_4_0 ,
    \sample_data_reg[31]_i_7_0 ,
    \sample_data_reg[31]_i_7_1 ,
    \sample_data_reg[31]_i_10_1 ,
    stall_done_int,
    stall_start_int,
    E);
  output [62:0]D;
  output \s_axi_awaddr[5] ;
  output [0:0]S;
  output \s_axi_awaddr[5]_0 ;
  output \s_axi_awaddr[5]_1 ;
  output \s_axi_awaddr[5]_2 ;
  output \s_axi_awaddr[5]_3 ;
  output \s_axi_awaddr[5]_4 ;
  output \s_axi_awaddr[5]_5 ;
  output \s_axi_awaddr[5]_6 ;
  output \s_axi_awaddr[5]_7 ;
  output \s_axi_awaddr[5]_8 ;
  output \s_axi_awaddr[5]_9 ;
  output \s_axi_awaddr[5]_10 ;
  output \s_axi_awaddr[5]_11 ;
  output \s_axi_awaddr[5]_12 ;
  output \s_axi_awaddr[5]_13 ;
  output \s_axi_awaddr[5]_14 ;
  output \s_axi_awaddr[5]_15 ;
  output \s_axi_awaddr[5]_16 ;
  output \s_axi_awaddr[5]_17 ;
  output \s_axi_awaddr[5]_18 ;
  output \s_axi_awaddr[5]_19 ;
  output \s_axi_awaddr[5]_20 ;
  output \s_axi_awaddr[5]_21 ;
  output \s_axi_awaddr[5]_22 ;
  output \s_axi_awaddr[5]_23 ;
  output \s_axi_awaddr[5]_24 ;
  output \s_axi_awaddr[5]_25 ;
  output \s_axi_awaddr[5]_26 ;
  output \s_axi_awaddr[5]_27 ;
  output \s_axi_awaddr[5]_28 ;
  output \s_axi_awaddr[5]_29 ;
  output \s_axi_awaddr[5]_30 ;
  input RST_ACTIVE;
  input [7:0]O;
  input mon_clk;
  input [7:0]\event_ctr_val_reg[15]_0 ;
  input [7:0]\event_ctr_val_reg[23]_0 ;
  input [7:0]\event_ctr_val_reg[31]_0 ;
  input [7:0]\event_ctr_val_reg[39]_0 ;
  input [7:0]\event_ctr_val_reg[47]_0 ;
  input [7:0]\event_ctr_val_reg[55]_0 ;
  input [7:0]\event_ctr_val_reg[63]_0 ;
  input cnt_enabled_reg_0;
  input \sample_data_reg[31] ;
  input \sample_data_reg[0]_i_3_0 ;
  input \sample_data_reg[0]_i_3_1 ;
  input [63:0]Q;
  input \sample_data_reg[0]_i_4_0 ;
  input \sample_data_reg[0]_i_4_1 ;
  input \sample_data_reg[0]_i_4_2 ;
  input \sample_data_reg[0]_i_4_3 ;
  input \sample_data_reg[0]_i_3_2 ;
  input [31:0]data8;
  input [31:0]data9;
  input \sample_data_reg[1]_i_3_0 ;
  input \sample_data_reg[1]_i_3_1 ;
  input [6:0]\sample_data_reg[7]_i_4_0 ;
  input \sample_data_reg[1]_i_4_0 ;
  input \sample_data_reg[2]_i_3_0 ;
  input \sample_data_reg[2]_i_3_1 ;
  input \sample_data_reg[2]_i_4_0 ;
  input \sample_data_reg[3]_i_3_0 ;
  input \sample_data_reg[3]_i_3_1 ;
  input \sample_data_reg[3]_i_4_0 ;
  input \sample_data_reg[4]_i_3_0 ;
  input \sample_data_reg[4]_i_3_1 ;
  input \sample_data_reg[4]_i_4_0 ;
  input \sample_data_reg[5]_i_3_0 ;
  input \sample_data_reg[5]_i_3_1 ;
  input \sample_data_reg[5]_i_4_0 ;
  input \sample_data_reg[6]_i_3_0 ;
  input \sample_data_reg[6]_i_3_1 ;
  input \sample_data_reg[6]_i_4_0 ;
  input \sample_data_reg[7]_i_3_0 ;
  input \sample_data_reg[7]_i_3_1 ;
  input \sample_data_reg[7]_i_4_1 ;
  input \sample_data_reg[8]_i_3_0 ;
  input \sample_data_reg[8]_i_3_1 ;
  input [7:0]\sample_data_reg[15]_i_4_0 ;
  input \sample_data_reg[8]_i_4_0 ;
  input \sample_data_reg[9]_i_3_0 ;
  input \sample_data_reg[9]_i_3_1 ;
  input \sample_data_reg[9]_i_4_0 ;
  input \sample_data_reg[10]_i_3_0 ;
  input \sample_data_reg[10]_i_3_1 ;
  input \sample_data_reg[10]_i_4_0 ;
  input \sample_data_reg[11]_i_3_0 ;
  input \sample_data_reg[11]_i_3_1 ;
  input \sample_data_reg[11]_i_4_0 ;
  input \sample_data_reg[12]_i_3_0 ;
  input \sample_data_reg[12]_i_3_1 ;
  input \sample_data_reg[12]_i_4_0 ;
  input \sample_data_reg[13]_i_3_0 ;
  input \sample_data_reg[13]_i_3_1 ;
  input \sample_data_reg[13]_i_4_0 ;
  input \sample_data_reg[14]_i_3_0 ;
  input \sample_data_reg[14]_i_3_1 ;
  input \sample_data_reg[14]_i_4_0 ;
  input \sample_data_reg[15]_i_3_0 ;
  input \sample_data_reg[15]_i_3_1 ;
  input \sample_data_reg[15]_i_4_1 ;
  input \sample_data_reg[16]_i_3_0 ;
  input \sample_data_reg[16]_i_3_1 ;
  input [7:0]\sample_data_reg[23]_i_4_0 ;
  input \sample_data_reg[16]_i_4_0 ;
  input \sample_data_reg[17]_i_3_0 ;
  input \sample_data_reg[17]_i_3_1 ;
  input \sample_data_reg[17]_i_4_0 ;
  input \sample_data_reg[18]_i_3_0 ;
  input \sample_data_reg[18]_i_3_1 ;
  input \sample_data_reg[18]_i_4_0 ;
  input \sample_data_reg[19]_i_3_0 ;
  input \sample_data_reg[19]_i_3_1 ;
  input \sample_data_reg[19]_i_4_0 ;
  input \sample_data_reg[20]_i_3_0 ;
  input \sample_data_reg[20]_i_3_1 ;
  input \sample_data_reg[20]_i_4_0 ;
  input \sample_data_reg[21]_i_3_0 ;
  input \sample_data_reg[21]_i_3_1 ;
  input \sample_data_reg[21]_i_4_0 ;
  input \sample_data_reg[22]_i_3_0 ;
  input \sample_data_reg[22]_i_3_1 ;
  input \sample_data_reg[22]_i_4_0 ;
  input \sample_data_reg[23]_i_3_0 ;
  input \sample_data_reg[23]_i_3_1 ;
  input \sample_data_reg[23]_i_4_1 ;
  input \sample_data_reg[24]_i_3_0 ;
  input \sample_data_reg[24]_i_3_1 ;
  input [7:0]\sample_data_reg[31]_i_10_0 ;
  input \sample_data_reg[24]_i_4_0 ;
  input \sample_data_reg[25]_i_3_0 ;
  input \sample_data_reg[25]_i_3_1 ;
  input \sample_data_reg[25]_i_4_0 ;
  input \sample_data_reg[26]_i_3_0 ;
  input \sample_data_reg[26]_i_3_1 ;
  input \sample_data_reg[26]_i_4_0 ;
  input \sample_data_reg[27]_i_3_0 ;
  input \sample_data_reg[27]_i_3_1 ;
  input \sample_data_reg[27]_i_4_0 ;
  input \sample_data_reg[28]_i_3_0 ;
  input \sample_data_reg[28]_i_3_1 ;
  input \sample_data_reg[28]_i_4_0 ;
  input \sample_data_reg[29]_i_3_0 ;
  input \sample_data_reg[29]_i_3_1 ;
  input \sample_data_reg[29]_i_4_0 ;
  input \sample_data_reg[30]_i_3_0 ;
  input \sample_data_reg[30]_i_3_1 ;
  input \sample_data_reg[30]_i_4_0 ;
  input \sample_data_reg[31]_i_7_0 ;
  input \sample_data_reg[31]_i_7_1 ;
  input \sample_data_reg[31]_i_10_1 ;
  input stall_done_int;
  input stall_start_int;
  input [0:0]E;

  wire [62:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [63:0]Q;
  wire RST_ACTIVE;
  wire [0:0]S;
  wire cnt_enabled;
  wire cnt_enabled_i_1__0_n_0;
  wire cnt_enabled_reg_0;
  wire [31:0]data13;
  wire [31:0]data8;
  wire [31:0]data9;
  wire [0:0]event_ctr_val_reg;
  wire [7:0]\event_ctr_val_reg[15]_0 ;
  wire [7:0]\event_ctr_val_reg[23]_0 ;
  wire [7:0]\event_ctr_val_reg[31]_0 ;
  wire [7:0]\event_ctr_val_reg[39]_0 ;
  wire [7:0]\event_ctr_val_reg[47]_0 ;
  wire [7:0]\event_ctr_val_reg[55]_0 ;
  wire [7:0]\event_ctr_val_reg[63]_0 ;
  wire mon_clk;
  wire \s_axi_awaddr[5] ;
  wire \s_axi_awaddr[5]_0 ;
  wire \s_axi_awaddr[5]_1 ;
  wire \s_axi_awaddr[5]_10 ;
  wire \s_axi_awaddr[5]_11 ;
  wire \s_axi_awaddr[5]_12 ;
  wire \s_axi_awaddr[5]_13 ;
  wire \s_axi_awaddr[5]_14 ;
  wire \s_axi_awaddr[5]_15 ;
  wire \s_axi_awaddr[5]_16 ;
  wire \s_axi_awaddr[5]_17 ;
  wire \s_axi_awaddr[5]_18 ;
  wire \s_axi_awaddr[5]_19 ;
  wire \s_axi_awaddr[5]_2 ;
  wire \s_axi_awaddr[5]_20 ;
  wire \s_axi_awaddr[5]_21 ;
  wire \s_axi_awaddr[5]_22 ;
  wire \s_axi_awaddr[5]_23 ;
  wire \s_axi_awaddr[5]_24 ;
  wire \s_axi_awaddr[5]_25 ;
  wire \s_axi_awaddr[5]_26 ;
  wire \s_axi_awaddr[5]_27 ;
  wire \s_axi_awaddr[5]_28 ;
  wire \s_axi_awaddr[5]_29 ;
  wire \s_axi_awaddr[5]_3 ;
  wire \s_axi_awaddr[5]_30 ;
  wire \s_axi_awaddr[5]_4 ;
  wire \s_axi_awaddr[5]_5 ;
  wire \s_axi_awaddr[5]_6 ;
  wire \s_axi_awaddr[5]_7 ;
  wire \s_axi_awaddr[5]_8 ;
  wire \s_axi_awaddr[5]_9 ;
  wire \sample_ctr_val_reg_n_0_[0] ;
  wire \sample_ctr_val_reg_n_0_[10] ;
  wire \sample_ctr_val_reg_n_0_[11] ;
  wire \sample_ctr_val_reg_n_0_[12] ;
  wire \sample_ctr_val_reg_n_0_[13] ;
  wire \sample_ctr_val_reg_n_0_[14] ;
  wire \sample_ctr_val_reg_n_0_[15] ;
  wire \sample_ctr_val_reg_n_0_[16] ;
  wire \sample_ctr_val_reg_n_0_[17] ;
  wire \sample_ctr_val_reg_n_0_[18] ;
  wire \sample_ctr_val_reg_n_0_[19] ;
  wire \sample_ctr_val_reg_n_0_[1] ;
  wire \sample_ctr_val_reg_n_0_[20] ;
  wire \sample_ctr_val_reg_n_0_[21] ;
  wire \sample_ctr_val_reg_n_0_[22] ;
  wire \sample_ctr_val_reg_n_0_[23] ;
  wire \sample_ctr_val_reg_n_0_[24] ;
  wire \sample_ctr_val_reg_n_0_[25] ;
  wire \sample_ctr_val_reg_n_0_[26] ;
  wire \sample_ctr_val_reg_n_0_[27] ;
  wire \sample_ctr_val_reg_n_0_[28] ;
  wire \sample_ctr_val_reg_n_0_[29] ;
  wire \sample_ctr_val_reg_n_0_[2] ;
  wire \sample_ctr_val_reg_n_0_[30] ;
  wire \sample_ctr_val_reg_n_0_[31] ;
  wire \sample_ctr_val_reg_n_0_[3] ;
  wire \sample_ctr_val_reg_n_0_[4] ;
  wire \sample_ctr_val_reg_n_0_[5] ;
  wire \sample_ctr_val_reg_n_0_[6] ;
  wire \sample_ctr_val_reg_n_0_[7] ;
  wire \sample_ctr_val_reg_n_0_[8] ;
  wire \sample_ctr_val_reg_n_0_[9] ;
  wire \sample_data[0]_i_6_n_0 ;
  wire \sample_data[0]_i_8_n_0 ;
  wire \sample_data[10]_i_6_n_0 ;
  wire \sample_data[10]_i_8_n_0 ;
  wire \sample_data[11]_i_6_n_0 ;
  wire \sample_data[11]_i_8_n_0 ;
  wire \sample_data[12]_i_6_n_0 ;
  wire \sample_data[12]_i_8_n_0 ;
  wire \sample_data[13]_i_6_n_0 ;
  wire \sample_data[13]_i_8_n_0 ;
  wire \sample_data[14]_i_6_n_0 ;
  wire \sample_data[14]_i_8_n_0 ;
  wire \sample_data[15]_i_6_n_0 ;
  wire \sample_data[15]_i_8_n_0 ;
  wire \sample_data[16]_i_6_n_0 ;
  wire \sample_data[16]_i_8_n_0 ;
  wire \sample_data[17]_i_6_n_0 ;
  wire \sample_data[17]_i_8_n_0 ;
  wire \sample_data[18]_i_6_n_0 ;
  wire \sample_data[18]_i_8_n_0 ;
  wire \sample_data[19]_i_6_n_0 ;
  wire \sample_data[19]_i_8_n_0 ;
  wire \sample_data[1]_i_6_n_0 ;
  wire \sample_data[1]_i_8_n_0 ;
  wire \sample_data[20]_i_6_n_0 ;
  wire \sample_data[20]_i_8_n_0 ;
  wire \sample_data[21]_i_6_n_0 ;
  wire \sample_data[21]_i_8_n_0 ;
  wire \sample_data[22]_i_6_n_0 ;
  wire \sample_data[22]_i_8_n_0 ;
  wire \sample_data[23]_i_6_n_0 ;
  wire \sample_data[23]_i_8_n_0 ;
  wire \sample_data[24]_i_6_n_0 ;
  wire \sample_data[24]_i_8_n_0 ;
  wire \sample_data[25]_i_6_n_0 ;
  wire \sample_data[25]_i_8_n_0 ;
  wire \sample_data[26]_i_6_n_0 ;
  wire \sample_data[26]_i_8_n_0 ;
  wire \sample_data[27]_i_6_n_0 ;
  wire \sample_data[27]_i_8_n_0 ;
  wire \sample_data[28]_i_6_n_0 ;
  wire \sample_data[28]_i_8_n_0 ;
  wire \sample_data[29]_i_6_n_0 ;
  wire \sample_data[29]_i_8_n_0 ;
  wire \sample_data[2]_i_6_n_0 ;
  wire \sample_data[2]_i_8_n_0 ;
  wire \sample_data[30]_i_6_n_0 ;
  wire \sample_data[30]_i_8_n_0 ;
  wire \sample_data[31]_i_12_n_0 ;
  wire \sample_data[31]_i_14_n_0 ;
  wire \sample_data[3]_i_6_n_0 ;
  wire \sample_data[3]_i_8_n_0 ;
  wire \sample_data[4]_i_6_n_0 ;
  wire \sample_data[4]_i_8_n_0 ;
  wire \sample_data[5]_i_6_n_0 ;
  wire \sample_data[5]_i_8_n_0 ;
  wire \sample_data[6]_i_6_n_0 ;
  wire \sample_data[6]_i_8_n_0 ;
  wire \sample_data[7]_i_6_n_0 ;
  wire \sample_data[7]_i_8_n_0 ;
  wire \sample_data[8]_i_6_n_0 ;
  wire \sample_data[8]_i_8_n_0 ;
  wire \sample_data[9]_i_6_n_0 ;
  wire \sample_data[9]_i_8_n_0 ;
  wire \sample_data_reg[0]_i_3_0 ;
  wire \sample_data_reg[0]_i_3_1 ;
  wire \sample_data_reg[0]_i_3_2 ;
  wire \sample_data_reg[0]_i_4_0 ;
  wire \sample_data_reg[0]_i_4_1 ;
  wire \sample_data_reg[0]_i_4_2 ;
  wire \sample_data_reg[0]_i_4_3 ;
  wire \sample_data_reg[0]_i_4_n_0 ;
  wire \sample_data_reg[0]_i_5_n_0 ;
  wire \sample_data_reg[10]_i_3_0 ;
  wire \sample_data_reg[10]_i_3_1 ;
  wire \sample_data_reg[10]_i_4_0 ;
  wire \sample_data_reg[10]_i_4_n_0 ;
  wire \sample_data_reg[10]_i_5_n_0 ;
  wire \sample_data_reg[11]_i_3_0 ;
  wire \sample_data_reg[11]_i_3_1 ;
  wire \sample_data_reg[11]_i_4_0 ;
  wire \sample_data_reg[11]_i_4_n_0 ;
  wire \sample_data_reg[11]_i_5_n_0 ;
  wire \sample_data_reg[12]_i_3_0 ;
  wire \sample_data_reg[12]_i_3_1 ;
  wire \sample_data_reg[12]_i_4_0 ;
  wire \sample_data_reg[12]_i_4_n_0 ;
  wire \sample_data_reg[12]_i_5_n_0 ;
  wire \sample_data_reg[13]_i_3_0 ;
  wire \sample_data_reg[13]_i_3_1 ;
  wire \sample_data_reg[13]_i_4_0 ;
  wire \sample_data_reg[13]_i_4_n_0 ;
  wire \sample_data_reg[13]_i_5_n_0 ;
  wire \sample_data_reg[14]_i_3_0 ;
  wire \sample_data_reg[14]_i_3_1 ;
  wire \sample_data_reg[14]_i_4_0 ;
  wire \sample_data_reg[14]_i_4_n_0 ;
  wire \sample_data_reg[14]_i_5_n_0 ;
  wire \sample_data_reg[15]_i_3_0 ;
  wire \sample_data_reg[15]_i_3_1 ;
  wire [7:0]\sample_data_reg[15]_i_4_0 ;
  wire \sample_data_reg[15]_i_4_1 ;
  wire \sample_data_reg[15]_i_4_n_0 ;
  wire \sample_data_reg[15]_i_5_n_0 ;
  wire \sample_data_reg[16]_i_3_0 ;
  wire \sample_data_reg[16]_i_3_1 ;
  wire \sample_data_reg[16]_i_4_0 ;
  wire \sample_data_reg[16]_i_4_n_0 ;
  wire \sample_data_reg[16]_i_5_n_0 ;
  wire \sample_data_reg[17]_i_3_0 ;
  wire \sample_data_reg[17]_i_3_1 ;
  wire \sample_data_reg[17]_i_4_0 ;
  wire \sample_data_reg[17]_i_4_n_0 ;
  wire \sample_data_reg[17]_i_5_n_0 ;
  wire \sample_data_reg[18]_i_3_0 ;
  wire \sample_data_reg[18]_i_3_1 ;
  wire \sample_data_reg[18]_i_4_0 ;
  wire \sample_data_reg[18]_i_4_n_0 ;
  wire \sample_data_reg[18]_i_5_n_0 ;
  wire \sample_data_reg[19]_i_3_0 ;
  wire \sample_data_reg[19]_i_3_1 ;
  wire \sample_data_reg[19]_i_4_0 ;
  wire \sample_data_reg[19]_i_4_n_0 ;
  wire \sample_data_reg[19]_i_5_n_0 ;
  wire \sample_data_reg[1]_i_3_0 ;
  wire \sample_data_reg[1]_i_3_1 ;
  wire \sample_data_reg[1]_i_4_0 ;
  wire \sample_data_reg[1]_i_4_n_0 ;
  wire \sample_data_reg[1]_i_5_n_0 ;
  wire \sample_data_reg[20]_i_3_0 ;
  wire \sample_data_reg[20]_i_3_1 ;
  wire \sample_data_reg[20]_i_4_0 ;
  wire \sample_data_reg[20]_i_4_n_0 ;
  wire \sample_data_reg[20]_i_5_n_0 ;
  wire \sample_data_reg[21]_i_3_0 ;
  wire \sample_data_reg[21]_i_3_1 ;
  wire \sample_data_reg[21]_i_4_0 ;
  wire \sample_data_reg[21]_i_4_n_0 ;
  wire \sample_data_reg[21]_i_5_n_0 ;
  wire \sample_data_reg[22]_i_3_0 ;
  wire \sample_data_reg[22]_i_3_1 ;
  wire \sample_data_reg[22]_i_4_0 ;
  wire \sample_data_reg[22]_i_4_n_0 ;
  wire \sample_data_reg[22]_i_5_n_0 ;
  wire \sample_data_reg[23]_i_3_0 ;
  wire \sample_data_reg[23]_i_3_1 ;
  wire [7:0]\sample_data_reg[23]_i_4_0 ;
  wire \sample_data_reg[23]_i_4_1 ;
  wire \sample_data_reg[23]_i_4_n_0 ;
  wire \sample_data_reg[23]_i_5_n_0 ;
  wire \sample_data_reg[24]_i_3_0 ;
  wire \sample_data_reg[24]_i_3_1 ;
  wire \sample_data_reg[24]_i_4_0 ;
  wire \sample_data_reg[24]_i_4_n_0 ;
  wire \sample_data_reg[24]_i_5_n_0 ;
  wire \sample_data_reg[25]_i_3_0 ;
  wire \sample_data_reg[25]_i_3_1 ;
  wire \sample_data_reg[25]_i_4_0 ;
  wire \sample_data_reg[25]_i_4_n_0 ;
  wire \sample_data_reg[25]_i_5_n_0 ;
  wire \sample_data_reg[26]_i_3_0 ;
  wire \sample_data_reg[26]_i_3_1 ;
  wire \sample_data_reg[26]_i_4_0 ;
  wire \sample_data_reg[26]_i_4_n_0 ;
  wire \sample_data_reg[26]_i_5_n_0 ;
  wire \sample_data_reg[27]_i_3_0 ;
  wire \sample_data_reg[27]_i_3_1 ;
  wire \sample_data_reg[27]_i_4_0 ;
  wire \sample_data_reg[27]_i_4_n_0 ;
  wire \sample_data_reg[27]_i_5_n_0 ;
  wire \sample_data_reg[28]_i_3_0 ;
  wire \sample_data_reg[28]_i_3_1 ;
  wire \sample_data_reg[28]_i_4_0 ;
  wire \sample_data_reg[28]_i_4_n_0 ;
  wire \sample_data_reg[28]_i_5_n_0 ;
  wire \sample_data_reg[29]_i_3_0 ;
  wire \sample_data_reg[29]_i_3_1 ;
  wire \sample_data_reg[29]_i_4_0 ;
  wire \sample_data_reg[29]_i_4_n_0 ;
  wire \sample_data_reg[29]_i_5_n_0 ;
  wire \sample_data_reg[2]_i_3_0 ;
  wire \sample_data_reg[2]_i_3_1 ;
  wire \sample_data_reg[2]_i_4_0 ;
  wire \sample_data_reg[2]_i_4_n_0 ;
  wire \sample_data_reg[2]_i_5_n_0 ;
  wire \sample_data_reg[30]_i_3_0 ;
  wire \sample_data_reg[30]_i_3_1 ;
  wire \sample_data_reg[30]_i_4_0 ;
  wire \sample_data_reg[30]_i_4_n_0 ;
  wire \sample_data_reg[30]_i_5_n_0 ;
  wire \sample_data_reg[31] ;
  wire [7:0]\sample_data_reg[31]_i_10_0 ;
  wire \sample_data_reg[31]_i_10_1 ;
  wire \sample_data_reg[31]_i_10_n_0 ;
  wire \sample_data_reg[31]_i_11_n_0 ;
  wire \sample_data_reg[31]_i_7_0 ;
  wire \sample_data_reg[31]_i_7_1 ;
  wire \sample_data_reg[3]_i_3_0 ;
  wire \sample_data_reg[3]_i_3_1 ;
  wire \sample_data_reg[3]_i_4_0 ;
  wire \sample_data_reg[3]_i_4_n_0 ;
  wire \sample_data_reg[3]_i_5_n_0 ;
  wire \sample_data_reg[4]_i_3_0 ;
  wire \sample_data_reg[4]_i_3_1 ;
  wire \sample_data_reg[4]_i_4_0 ;
  wire \sample_data_reg[4]_i_4_n_0 ;
  wire \sample_data_reg[4]_i_5_n_0 ;
  wire \sample_data_reg[5]_i_3_0 ;
  wire \sample_data_reg[5]_i_3_1 ;
  wire \sample_data_reg[5]_i_4_0 ;
  wire \sample_data_reg[5]_i_4_n_0 ;
  wire \sample_data_reg[5]_i_5_n_0 ;
  wire \sample_data_reg[6]_i_3_0 ;
  wire \sample_data_reg[6]_i_3_1 ;
  wire \sample_data_reg[6]_i_4_0 ;
  wire \sample_data_reg[6]_i_4_n_0 ;
  wire \sample_data_reg[6]_i_5_n_0 ;
  wire \sample_data_reg[7]_i_3_0 ;
  wire \sample_data_reg[7]_i_3_1 ;
  wire [6:0]\sample_data_reg[7]_i_4_0 ;
  wire \sample_data_reg[7]_i_4_1 ;
  wire \sample_data_reg[7]_i_4_n_0 ;
  wire \sample_data_reg[7]_i_5_n_0 ;
  wire \sample_data_reg[8]_i_3_0 ;
  wire \sample_data_reg[8]_i_3_1 ;
  wire \sample_data_reg[8]_i_4_0 ;
  wire \sample_data_reg[8]_i_4_n_0 ;
  wire \sample_data_reg[8]_i_5_n_0 ;
  wire \sample_data_reg[9]_i_3_0 ;
  wire \sample_data_reg[9]_i_3_1 ;
  wire \sample_data_reg[9]_i_4_0 ;
  wire \sample_data_reg[9]_i_4_n_0 ;
  wire \sample_data_reg[9]_i_5_n_0 ;
  wire stall_done_int;
  wire stall_start_int;

  LUT3 #(
    .INIT(8'hDC)) 
    cnt_enabled_i_1__0
       (.I0(stall_done_int),
        .I1(stall_start_int),
        .I2(cnt_enabled),
        .O(cnt_enabled_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cnt_enabled_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(cnt_enabled_i_1__0_n_0),
        .Q(cnt_enabled),
        .R(cnt_enabled_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[0]),
        .Q(event_ctr_val_reg),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [2]),
        .Q(D[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [3]),
        .Q(D[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [4]),
        .Q(D[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [5]),
        .Q(D[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [6]),
        .Q(D[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [7]),
        .Q(D[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [0]),
        .Q(D[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [1]),
        .Q(D[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [2]),
        .Q(D[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [3]),
        .Q(D[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[1]),
        .Q(D[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [4]),
        .Q(D[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [5]),
        .Q(D[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [6]),
        .Q(D[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [7]),
        .Q(D[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [0]),
        .Q(D[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [1]),
        .Q(D[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [2]),
        .Q(D[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [3]),
        .Q(D[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [4]),
        .Q(D[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [5]),
        .Q(D[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[2]),
        .Q(D[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [6]),
        .Q(D[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [7]),
        .Q(D[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [0]),
        .Q(D[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [1]),
        .Q(D[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [2]),
        .Q(D[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [3]),
        .Q(D[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [4]),
        .Q(D[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [5]),
        .Q(D[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [6]),
        .Q(D[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [7]),
        .Q(D[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[3]),
        .Q(D[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [0]),
        .Q(D[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [1]),
        .Q(D[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [2]),
        .Q(D[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [3]),
        .Q(D[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [4]),
        .Q(D[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [5]),
        .Q(D[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [6]),
        .Q(D[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [7]),
        .Q(D[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [0]),
        .Q(D[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [1]),
        .Q(D[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[4]),
        .Q(D[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [2]),
        .Q(D[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [3]),
        .Q(D[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [4]),
        .Q(D[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [5]),
        .Q(D[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [6]),
        .Q(D[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [7]),
        .Q(D[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [0]),
        .Q(D[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [1]),
        .Q(D[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [2]),
        .Q(D[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [3]),
        .Q(D[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[5]),
        .Q(D[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [4]),
        .Q(D[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [5]),
        .Q(D[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [6]),
        .Q(D[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [7]),
        .Q(D[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[6]),
        .Q(D[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[7]),
        .Q(D[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [0]),
        .Q(D[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [1]),
        .Q(D[8]),
        .R(RST_ACTIVE));
  LUT1 #(
    .INIT(2'h1)) 
    i___633_carry_i_1
       (.I0(event_ctr_val_reg),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(E),
        .D(event_ctr_val_reg),
        .Q(\sample_ctr_val_reg_n_0_[0] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(E),
        .D(D[9]),
        .Q(\sample_ctr_val_reg_n_0_[10] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(E),
        .D(D[10]),
        .Q(\sample_ctr_val_reg_n_0_[11] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(E),
        .D(D[11]),
        .Q(\sample_ctr_val_reg_n_0_[12] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(E),
        .D(D[12]),
        .Q(\sample_ctr_val_reg_n_0_[13] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(E),
        .D(D[13]),
        .Q(\sample_ctr_val_reg_n_0_[14] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(E),
        .D(D[14]),
        .Q(\sample_ctr_val_reg_n_0_[15] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(E),
        .D(D[15]),
        .Q(\sample_ctr_val_reg_n_0_[16] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(E),
        .D(D[16]),
        .Q(\sample_ctr_val_reg_n_0_[17] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(E),
        .D(D[17]),
        .Q(\sample_ctr_val_reg_n_0_[18] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(E),
        .D(D[18]),
        .Q(\sample_ctr_val_reg_n_0_[19] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(E),
        .D(D[0]),
        .Q(\sample_ctr_val_reg_n_0_[1] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(E),
        .D(D[19]),
        .Q(\sample_ctr_val_reg_n_0_[20] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(E),
        .D(D[20]),
        .Q(\sample_ctr_val_reg_n_0_[21] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(E),
        .D(D[21]),
        .Q(\sample_ctr_val_reg_n_0_[22] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(E),
        .D(D[22]),
        .Q(\sample_ctr_val_reg_n_0_[23] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(E),
        .D(D[23]),
        .Q(\sample_ctr_val_reg_n_0_[24] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(E),
        .D(D[24]),
        .Q(\sample_ctr_val_reg_n_0_[25] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(E),
        .D(D[25]),
        .Q(\sample_ctr_val_reg_n_0_[26] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(E),
        .D(D[26]),
        .Q(\sample_ctr_val_reg_n_0_[27] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(E),
        .D(D[27]),
        .Q(\sample_ctr_val_reg_n_0_[28] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(E),
        .D(D[28]),
        .Q(\sample_ctr_val_reg_n_0_[29] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(E),
        .D(D[1]),
        .Q(\sample_ctr_val_reg_n_0_[2] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(E),
        .D(D[29]),
        .Q(\sample_ctr_val_reg_n_0_[30] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(E),
        .D(D[30]),
        .Q(\sample_ctr_val_reg_n_0_[31] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(E),
        .D(D[31]),
        .Q(data13[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(E),
        .D(D[32]),
        .Q(data13[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(E),
        .D(D[33]),
        .Q(data13[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(E),
        .D(D[34]),
        .Q(data13[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(E),
        .D(D[35]),
        .Q(data13[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(E),
        .D(D[36]),
        .Q(data13[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(E),
        .D(D[37]),
        .Q(data13[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(E),
        .D(D[38]),
        .Q(data13[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(E),
        .D(D[2]),
        .Q(\sample_ctr_val_reg_n_0_[3] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(E),
        .D(D[39]),
        .Q(data13[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(E),
        .D(D[40]),
        .Q(data13[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(E),
        .D(D[41]),
        .Q(data13[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(E),
        .D(D[42]),
        .Q(data13[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(E),
        .D(D[43]),
        .Q(data13[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(E),
        .D(D[44]),
        .Q(data13[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(E),
        .D(D[45]),
        .Q(data13[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(E),
        .D(D[46]),
        .Q(data13[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(E),
        .D(D[47]),
        .Q(data13[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(E),
        .D(D[48]),
        .Q(data13[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(E),
        .D(D[3]),
        .Q(\sample_ctr_val_reg_n_0_[4] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(E),
        .D(D[49]),
        .Q(data13[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(E),
        .D(D[50]),
        .Q(data13[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(E),
        .D(D[51]),
        .Q(data13[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(E),
        .D(D[52]),
        .Q(data13[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(E),
        .D(D[53]),
        .Q(data13[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(E),
        .D(D[54]),
        .Q(data13[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(E),
        .D(D[55]),
        .Q(data13[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(E),
        .D(D[56]),
        .Q(data13[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(E),
        .D(D[57]),
        .Q(data13[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(E),
        .D(D[58]),
        .Q(data13[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(E),
        .D(D[4]),
        .Q(\sample_ctr_val_reg_n_0_[5] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(E),
        .D(D[59]),
        .Q(data13[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(E),
        .D(D[60]),
        .Q(data13[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(E),
        .D(D[61]),
        .Q(data13[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(E),
        .D(D[62]),
        .Q(data13[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(E),
        .D(D[5]),
        .Q(\sample_ctr_val_reg_n_0_[6] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(E),
        .D(D[6]),
        .Q(\sample_ctr_val_reg_n_0_[7] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(E),
        .D(D[7]),
        .Q(\sample_ctr_val_reg_n_0_[8] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(E),
        .D(D[8]),
        .Q(\sample_ctr_val_reg_n_0_[9] ),
        .R(RST_ACTIVE));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[0]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[0]_i_4_1 ),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[0]_i_4_3 ),
        .O(\sample_data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[0]_i_8 
       (.I0(data13[0]),
        .I1(Q[32]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[0]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[0]),
        .O(\sample_data[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[10]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [2]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[10]_i_4_0 ),
        .O(\sample_data[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[10]_i_8 
       (.I0(data13[10]),
        .I1(Q[42]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[10]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[10]),
        .O(\sample_data[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[11]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [3]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[11]_i_4_0 ),
        .O(\sample_data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[11]_i_8 
       (.I0(data13[11]),
        .I1(Q[43]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[11]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[11]),
        .O(\sample_data[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[12]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [4]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[12]_i_4_0 ),
        .O(\sample_data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[12]_i_8 
       (.I0(data13[12]),
        .I1(Q[44]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[12]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[12]),
        .O(\sample_data[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[13]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [5]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[13]_i_4_0 ),
        .O(\sample_data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[13]_i_8 
       (.I0(data13[13]),
        .I1(Q[45]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[13]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[13]),
        .O(\sample_data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[14]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [6]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[14]_i_4_0 ),
        .O(\sample_data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[14]_i_8 
       (.I0(data13[14]),
        .I1(Q[46]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[14]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[14]),
        .O(\sample_data[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[15]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [7]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[15]_i_4_1 ),
        .O(\sample_data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[15]_i_8 
       (.I0(data13[15]),
        .I1(Q[47]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[15]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[15]),
        .O(\sample_data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[16]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [0]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[16]_i_4_0 ),
        .O(\sample_data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[16]_i_8 
       (.I0(data13[16]),
        .I1(Q[48]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[16]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[16]),
        .O(\sample_data[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[17]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [1]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[17]_i_4_0 ),
        .O(\sample_data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[17]_i_8 
       (.I0(data13[17]),
        .I1(Q[49]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[17]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[17]),
        .O(\sample_data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[18]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [2]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[18]_i_4_0 ),
        .O(\sample_data[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[18]_i_8 
       (.I0(data13[18]),
        .I1(Q[50]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[18]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[18]),
        .O(\sample_data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[19]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [3]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[19]_i_4_0 ),
        .O(\sample_data[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[19]_i_8 
       (.I0(data13[19]),
        .I1(Q[51]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[19]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[19]),
        .O(\sample_data[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[1]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [0]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[1]_i_4_0 ),
        .O(\sample_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[1]_i_8 
       (.I0(data13[1]),
        .I1(Q[33]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[1]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[1]),
        .O(\sample_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[20]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [4]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[20]_i_4_0 ),
        .O(\sample_data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[20]_i_8 
       (.I0(data13[20]),
        .I1(Q[52]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[20]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[20]),
        .O(\sample_data[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[21]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [5]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[21]_i_4_0 ),
        .O(\sample_data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[21]_i_8 
       (.I0(data13[21]),
        .I1(Q[53]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[21]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[21]),
        .O(\sample_data[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[22]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [6]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[22]_i_4_0 ),
        .O(\sample_data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[22]_i_8 
       (.I0(data13[22]),
        .I1(Q[54]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[22]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[22]),
        .O(\sample_data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[23]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[23]_i_4_0 [7]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[23]_i_4_1 ),
        .O(\sample_data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[23]_i_8 
       (.I0(data13[23]),
        .I1(Q[55]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[23]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[23]),
        .O(\sample_data[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[24]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [0]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[24]_i_4_0 ),
        .O(\sample_data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[24]_i_8 
       (.I0(data13[24]),
        .I1(Q[56]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[24]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[24]),
        .O(\sample_data[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[25]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [1]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[25]_i_4_0 ),
        .O(\sample_data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[25]_i_8 
       (.I0(data13[25]),
        .I1(Q[57]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[25]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[25]),
        .O(\sample_data[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[26]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [2]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[26]_i_4_0 ),
        .O(\sample_data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[26]_i_8 
       (.I0(data13[26]),
        .I1(Q[58]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[26]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[26]),
        .O(\sample_data[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[27]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [3]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[27]_i_4_0 ),
        .O(\sample_data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[27]_i_8 
       (.I0(data13[27]),
        .I1(Q[59]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[27]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[27]),
        .O(\sample_data[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[28]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[28] ),
        .I1(Q[28]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [4]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[28]_i_4_0 ),
        .O(\sample_data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[28]_i_8 
       (.I0(data13[28]),
        .I1(Q[60]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[28]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[28]),
        .O(\sample_data[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[29]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[29] ),
        .I1(Q[29]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [5]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[29]_i_4_0 ),
        .O(\sample_data[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[29]_i_8 
       (.I0(data13[29]),
        .I1(Q[61]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[29]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[29]),
        .O(\sample_data[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[2]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [1]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[2]_i_4_0 ),
        .O(\sample_data[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[2]_i_8 
       (.I0(data13[2]),
        .I1(Q[34]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[2]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[2]),
        .O(\sample_data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[30]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[30] ),
        .I1(Q[30]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [6]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[30]_i_4_0 ),
        .O(\sample_data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[30]_i_8 
       (.I0(data13[30]),
        .I1(Q[62]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[30]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[30]),
        .O(\sample_data[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[31]_i_12 
       (.I0(\sample_ctr_val_reg_n_0_[31] ),
        .I1(Q[31]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[31]_i_10_0 [7]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[31]_i_10_1 ),
        .O(\sample_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[31]_i_14 
       (.I0(data13[31]),
        .I1(Q[63]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[31]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[31]),
        .O(\sample_data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[3]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [2]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[3]_i_4_0 ),
        .O(\sample_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[3]_i_8 
       (.I0(data13[3]),
        .I1(Q[35]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[3]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[3]),
        .O(\sample_data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[4]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [3]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[4]_i_4_0 ),
        .O(\sample_data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[4]_i_8 
       (.I0(data13[4]),
        .I1(Q[36]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[4]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[4]),
        .O(\sample_data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[5]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [4]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[5]_i_4_0 ),
        .O(\sample_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[5]_i_8 
       (.I0(data13[5]),
        .I1(Q[37]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[5]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[5]),
        .O(\sample_data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[6]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [5]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[6]_i_4_0 ),
        .O(\sample_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[6]_i_8 
       (.I0(data13[6]),
        .I1(Q[38]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[6]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[6]),
        .O(\sample_data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[7]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[7]_i_4_0 [6]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[7]_i_4_1 ),
        .O(\sample_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[7]_i_8 
       (.I0(data13[7]),
        .I1(Q[39]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[7]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[7]),
        .O(\sample_data[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[8]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [0]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[8]_i_4_0 ),
        .O(\sample_data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[8]_i_8 
       (.I0(data13[8]),
        .I1(Q[40]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[8]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[8]),
        .O(\sample_data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[9]_i_6 
       (.I0(\sample_ctr_val_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(\sample_data_reg[15]_i_4_0 [1]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(\sample_data_reg[9]_i_4_0 ),
        .O(\sample_data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[9]_i_8 
       (.I0(data13[9]),
        .I1(Q[41]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(data8[9]),
        .I4(\sample_data_reg[0]_i_4_2 ),
        .I5(data9[9]),
        .O(\sample_data[9]_i_8_n_0 ));
  MUXF8 \sample_data_reg[0]_i_3 
       (.I0(\sample_data_reg[0]_i_4_n_0 ),
        .I1(\sample_data_reg[0]_i_5_n_0 ),
        .O(\s_axi_awaddr[5] ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[0]_i_4 
       (.I0(\sample_data[0]_i_6_n_0 ),
        .I1(\sample_data_reg[0]_i_3_1 ),
        .O(\sample_data_reg[0]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[0]_i_5 
       (.I0(\sample_data[0]_i_8_n_0 ),
        .I1(\sample_data_reg[0]_i_3_2 ),
        .O(\sample_data_reg[0]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[10]_i_3 
       (.I0(\sample_data_reg[10]_i_4_n_0 ),
        .I1(\sample_data_reg[10]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_9 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[10]_i_4 
       (.I0(\sample_data[10]_i_6_n_0 ),
        .I1(\sample_data_reg[10]_i_3_1 ),
        .O(\sample_data_reg[10]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[10]_i_5 
       (.I0(\sample_data[10]_i_8_n_0 ),
        .I1(\sample_data_reg[10]_i_3_0 ),
        .O(\sample_data_reg[10]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[11]_i_3 
       (.I0(\sample_data_reg[11]_i_4_n_0 ),
        .I1(\sample_data_reg[11]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_10 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[11]_i_4 
       (.I0(\sample_data[11]_i_6_n_0 ),
        .I1(\sample_data_reg[11]_i_3_1 ),
        .O(\sample_data_reg[11]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[11]_i_5 
       (.I0(\sample_data[11]_i_8_n_0 ),
        .I1(\sample_data_reg[11]_i_3_0 ),
        .O(\sample_data_reg[11]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[12]_i_3 
       (.I0(\sample_data_reg[12]_i_4_n_0 ),
        .I1(\sample_data_reg[12]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_11 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[12]_i_4 
       (.I0(\sample_data[12]_i_6_n_0 ),
        .I1(\sample_data_reg[12]_i_3_1 ),
        .O(\sample_data_reg[12]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[12]_i_5 
       (.I0(\sample_data[12]_i_8_n_0 ),
        .I1(\sample_data_reg[12]_i_3_0 ),
        .O(\sample_data_reg[12]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[13]_i_3 
       (.I0(\sample_data_reg[13]_i_4_n_0 ),
        .I1(\sample_data_reg[13]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_12 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[13]_i_4 
       (.I0(\sample_data[13]_i_6_n_0 ),
        .I1(\sample_data_reg[13]_i_3_1 ),
        .O(\sample_data_reg[13]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[13]_i_5 
       (.I0(\sample_data[13]_i_8_n_0 ),
        .I1(\sample_data_reg[13]_i_3_0 ),
        .O(\sample_data_reg[13]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[14]_i_3 
       (.I0(\sample_data_reg[14]_i_4_n_0 ),
        .I1(\sample_data_reg[14]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_13 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[14]_i_4 
       (.I0(\sample_data[14]_i_6_n_0 ),
        .I1(\sample_data_reg[14]_i_3_1 ),
        .O(\sample_data_reg[14]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[14]_i_5 
       (.I0(\sample_data[14]_i_8_n_0 ),
        .I1(\sample_data_reg[14]_i_3_0 ),
        .O(\sample_data_reg[14]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[15]_i_3 
       (.I0(\sample_data_reg[15]_i_4_n_0 ),
        .I1(\sample_data_reg[15]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_14 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[15]_i_4 
       (.I0(\sample_data[15]_i_6_n_0 ),
        .I1(\sample_data_reg[15]_i_3_1 ),
        .O(\sample_data_reg[15]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[15]_i_5 
       (.I0(\sample_data[15]_i_8_n_0 ),
        .I1(\sample_data_reg[15]_i_3_0 ),
        .O(\sample_data_reg[15]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[16]_i_3 
       (.I0(\sample_data_reg[16]_i_4_n_0 ),
        .I1(\sample_data_reg[16]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_15 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[16]_i_4 
       (.I0(\sample_data[16]_i_6_n_0 ),
        .I1(\sample_data_reg[16]_i_3_1 ),
        .O(\sample_data_reg[16]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[16]_i_5 
       (.I0(\sample_data[16]_i_8_n_0 ),
        .I1(\sample_data_reg[16]_i_3_0 ),
        .O(\sample_data_reg[16]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[17]_i_3 
       (.I0(\sample_data_reg[17]_i_4_n_0 ),
        .I1(\sample_data_reg[17]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_16 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[17]_i_4 
       (.I0(\sample_data[17]_i_6_n_0 ),
        .I1(\sample_data_reg[17]_i_3_1 ),
        .O(\sample_data_reg[17]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[17]_i_5 
       (.I0(\sample_data[17]_i_8_n_0 ),
        .I1(\sample_data_reg[17]_i_3_0 ),
        .O(\sample_data_reg[17]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[18]_i_3 
       (.I0(\sample_data_reg[18]_i_4_n_0 ),
        .I1(\sample_data_reg[18]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_17 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[18]_i_4 
       (.I0(\sample_data[18]_i_6_n_0 ),
        .I1(\sample_data_reg[18]_i_3_1 ),
        .O(\sample_data_reg[18]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[18]_i_5 
       (.I0(\sample_data[18]_i_8_n_0 ),
        .I1(\sample_data_reg[18]_i_3_0 ),
        .O(\sample_data_reg[18]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[19]_i_3 
       (.I0(\sample_data_reg[19]_i_4_n_0 ),
        .I1(\sample_data_reg[19]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_18 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[19]_i_4 
       (.I0(\sample_data[19]_i_6_n_0 ),
        .I1(\sample_data_reg[19]_i_3_1 ),
        .O(\sample_data_reg[19]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[19]_i_5 
       (.I0(\sample_data[19]_i_8_n_0 ),
        .I1(\sample_data_reg[19]_i_3_0 ),
        .O(\sample_data_reg[19]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[1]_i_3 
       (.I0(\sample_data_reg[1]_i_4_n_0 ),
        .I1(\sample_data_reg[1]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_0 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[1]_i_4 
       (.I0(\sample_data[1]_i_6_n_0 ),
        .I1(\sample_data_reg[1]_i_3_1 ),
        .O(\sample_data_reg[1]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[1]_i_5 
       (.I0(\sample_data[1]_i_8_n_0 ),
        .I1(\sample_data_reg[1]_i_3_0 ),
        .O(\sample_data_reg[1]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[20]_i_3 
       (.I0(\sample_data_reg[20]_i_4_n_0 ),
        .I1(\sample_data_reg[20]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_19 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[20]_i_4 
       (.I0(\sample_data[20]_i_6_n_0 ),
        .I1(\sample_data_reg[20]_i_3_1 ),
        .O(\sample_data_reg[20]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[20]_i_5 
       (.I0(\sample_data[20]_i_8_n_0 ),
        .I1(\sample_data_reg[20]_i_3_0 ),
        .O(\sample_data_reg[20]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[21]_i_3 
       (.I0(\sample_data_reg[21]_i_4_n_0 ),
        .I1(\sample_data_reg[21]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_20 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[21]_i_4 
       (.I0(\sample_data[21]_i_6_n_0 ),
        .I1(\sample_data_reg[21]_i_3_1 ),
        .O(\sample_data_reg[21]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[21]_i_5 
       (.I0(\sample_data[21]_i_8_n_0 ),
        .I1(\sample_data_reg[21]_i_3_0 ),
        .O(\sample_data_reg[21]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[22]_i_3 
       (.I0(\sample_data_reg[22]_i_4_n_0 ),
        .I1(\sample_data_reg[22]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_21 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[22]_i_4 
       (.I0(\sample_data[22]_i_6_n_0 ),
        .I1(\sample_data_reg[22]_i_3_1 ),
        .O(\sample_data_reg[22]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[22]_i_5 
       (.I0(\sample_data[22]_i_8_n_0 ),
        .I1(\sample_data_reg[22]_i_3_0 ),
        .O(\sample_data_reg[22]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[23]_i_3 
       (.I0(\sample_data_reg[23]_i_4_n_0 ),
        .I1(\sample_data_reg[23]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_22 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[23]_i_4 
       (.I0(\sample_data[23]_i_6_n_0 ),
        .I1(\sample_data_reg[23]_i_3_1 ),
        .O(\sample_data_reg[23]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[23]_i_5 
       (.I0(\sample_data[23]_i_8_n_0 ),
        .I1(\sample_data_reg[23]_i_3_0 ),
        .O(\sample_data_reg[23]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[24]_i_3 
       (.I0(\sample_data_reg[24]_i_4_n_0 ),
        .I1(\sample_data_reg[24]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_23 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[24]_i_4 
       (.I0(\sample_data[24]_i_6_n_0 ),
        .I1(\sample_data_reg[24]_i_3_1 ),
        .O(\sample_data_reg[24]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[24]_i_5 
       (.I0(\sample_data[24]_i_8_n_0 ),
        .I1(\sample_data_reg[24]_i_3_0 ),
        .O(\sample_data_reg[24]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[25]_i_3 
       (.I0(\sample_data_reg[25]_i_4_n_0 ),
        .I1(\sample_data_reg[25]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_24 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[25]_i_4 
       (.I0(\sample_data[25]_i_6_n_0 ),
        .I1(\sample_data_reg[25]_i_3_1 ),
        .O(\sample_data_reg[25]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[25]_i_5 
       (.I0(\sample_data[25]_i_8_n_0 ),
        .I1(\sample_data_reg[25]_i_3_0 ),
        .O(\sample_data_reg[25]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[26]_i_3 
       (.I0(\sample_data_reg[26]_i_4_n_0 ),
        .I1(\sample_data_reg[26]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_25 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[26]_i_4 
       (.I0(\sample_data[26]_i_6_n_0 ),
        .I1(\sample_data_reg[26]_i_3_1 ),
        .O(\sample_data_reg[26]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[26]_i_5 
       (.I0(\sample_data[26]_i_8_n_0 ),
        .I1(\sample_data_reg[26]_i_3_0 ),
        .O(\sample_data_reg[26]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[27]_i_3 
       (.I0(\sample_data_reg[27]_i_4_n_0 ),
        .I1(\sample_data_reg[27]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_26 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[27]_i_4 
       (.I0(\sample_data[27]_i_6_n_0 ),
        .I1(\sample_data_reg[27]_i_3_1 ),
        .O(\sample_data_reg[27]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[27]_i_5 
       (.I0(\sample_data[27]_i_8_n_0 ),
        .I1(\sample_data_reg[27]_i_3_0 ),
        .O(\sample_data_reg[27]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[28]_i_3 
       (.I0(\sample_data_reg[28]_i_4_n_0 ),
        .I1(\sample_data_reg[28]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_27 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[28]_i_4 
       (.I0(\sample_data[28]_i_6_n_0 ),
        .I1(\sample_data_reg[28]_i_3_1 ),
        .O(\sample_data_reg[28]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[28]_i_5 
       (.I0(\sample_data[28]_i_8_n_0 ),
        .I1(\sample_data_reg[28]_i_3_0 ),
        .O(\sample_data_reg[28]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[29]_i_3 
       (.I0(\sample_data_reg[29]_i_4_n_0 ),
        .I1(\sample_data_reg[29]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_28 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[29]_i_4 
       (.I0(\sample_data[29]_i_6_n_0 ),
        .I1(\sample_data_reg[29]_i_3_1 ),
        .O(\sample_data_reg[29]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[29]_i_5 
       (.I0(\sample_data[29]_i_8_n_0 ),
        .I1(\sample_data_reg[29]_i_3_0 ),
        .O(\sample_data_reg[29]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[2]_i_3 
       (.I0(\sample_data_reg[2]_i_4_n_0 ),
        .I1(\sample_data_reg[2]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_1 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[2]_i_4 
       (.I0(\sample_data[2]_i_6_n_0 ),
        .I1(\sample_data_reg[2]_i_3_1 ),
        .O(\sample_data_reg[2]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[2]_i_5 
       (.I0(\sample_data[2]_i_8_n_0 ),
        .I1(\sample_data_reg[2]_i_3_0 ),
        .O(\sample_data_reg[2]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[30]_i_3 
       (.I0(\sample_data_reg[30]_i_4_n_0 ),
        .I1(\sample_data_reg[30]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_29 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[30]_i_4 
       (.I0(\sample_data[30]_i_6_n_0 ),
        .I1(\sample_data_reg[30]_i_3_1 ),
        .O(\sample_data_reg[30]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[30]_i_5 
       (.I0(\sample_data[30]_i_8_n_0 ),
        .I1(\sample_data_reg[30]_i_3_0 ),
        .O(\sample_data_reg[30]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[31]_i_10 
       (.I0(\sample_data[31]_i_12_n_0 ),
        .I1(\sample_data_reg[31]_i_7_1 ),
        .O(\sample_data_reg[31]_i_10_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[31]_i_11 
       (.I0(\sample_data[31]_i_14_n_0 ),
        .I1(\sample_data_reg[31]_i_7_0 ),
        .O(\sample_data_reg[31]_i_11_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[31]_i_7 
       (.I0(\sample_data_reg[31]_i_10_n_0 ),
        .I1(\sample_data_reg[31]_i_11_n_0 ),
        .O(\s_axi_awaddr[5]_30 ),
        .S(\sample_data_reg[31] ));
  MUXF8 \sample_data_reg[3]_i_3 
       (.I0(\sample_data_reg[3]_i_4_n_0 ),
        .I1(\sample_data_reg[3]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_2 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[3]_i_4 
       (.I0(\sample_data[3]_i_6_n_0 ),
        .I1(\sample_data_reg[3]_i_3_1 ),
        .O(\sample_data_reg[3]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[3]_i_5 
       (.I0(\sample_data[3]_i_8_n_0 ),
        .I1(\sample_data_reg[3]_i_3_0 ),
        .O(\sample_data_reg[3]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[4]_i_3 
       (.I0(\sample_data_reg[4]_i_4_n_0 ),
        .I1(\sample_data_reg[4]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_3 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[4]_i_4 
       (.I0(\sample_data[4]_i_6_n_0 ),
        .I1(\sample_data_reg[4]_i_3_1 ),
        .O(\sample_data_reg[4]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[4]_i_5 
       (.I0(\sample_data[4]_i_8_n_0 ),
        .I1(\sample_data_reg[4]_i_3_0 ),
        .O(\sample_data_reg[4]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[5]_i_3 
       (.I0(\sample_data_reg[5]_i_4_n_0 ),
        .I1(\sample_data_reg[5]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_4 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[5]_i_4 
       (.I0(\sample_data[5]_i_6_n_0 ),
        .I1(\sample_data_reg[5]_i_3_1 ),
        .O(\sample_data_reg[5]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[5]_i_5 
       (.I0(\sample_data[5]_i_8_n_0 ),
        .I1(\sample_data_reg[5]_i_3_0 ),
        .O(\sample_data_reg[5]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[6]_i_3 
       (.I0(\sample_data_reg[6]_i_4_n_0 ),
        .I1(\sample_data_reg[6]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_5 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[6]_i_4 
       (.I0(\sample_data[6]_i_6_n_0 ),
        .I1(\sample_data_reg[6]_i_3_1 ),
        .O(\sample_data_reg[6]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[6]_i_5 
       (.I0(\sample_data[6]_i_8_n_0 ),
        .I1(\sample_data_reg[6]_i_3_0 ),
        .O(\sample_data_reg[6]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[7]_i_3 
       (.I0(\sample_data_reg[7]_i_4_n_0 ),
        .I1(\sample_data_reg[7]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_6 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[7]_i_4 
       (.I0(\sample_data[7]_i_6_n_0 ),
        .I1(\sample_data_reg[7]_i_3_1 ),
        .O(\sample_data_reg[7]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[7]_i_5 
       (.I0(\sample_data[7]_i_8_n_0 ),
        .I1(\sample_data_reg[7]_i_3_0 ),
        .O(\sample_data_reg[7]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[8]_i_3 
       (.I0(\sample_data_reg[8]_i_4_n_0 ),
        .I1(\sample_data_reg[8]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_7 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[8]_i_4 
       (.I0(\sample_data[8]_i_6_n_0 ),
        .I1(\sample_data_reg[8]_i_3_1 ),
        .O(\sample_data_reg[8]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[8]_i_5 
       (.I0(\sample_data[8]_i_8_n_0 ),
        .I1(\sample_data_reg[8]_i_3_0 ),
        .O(\sample_data_reg[8]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF8 \sample_data_reg[9]_i_3 
       (.I0(\sample_data_reg[9]_i_4_n_0 ),
        .I1(\sample_data_reg[9]_i_5_n_0 ),
        .O(\s_axi_awaddr[5]_8 ),
        .S(\sample_data_reg[31] ));
  MUXF7 \sample_data_reg[9]_i_4 
       (.I0(\sample_data[9]_i_6_n_0 ),
        .I1(\sample_data_reg[9]_i_3_1 ),
        .O(\sample_data_reg[9]_i_4_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
  MUXF7 \sample_data_reg[9]_i_5 
       (.I0(\sample_data[9]_i_8_n_0 ),
        .I1(\sample_data_reg[9]_i_3_0 ),
        .O(\sample_data_reg[9]_i_5_n_0 ),
        .S(\sample_data_reg[0]_i_3_0 ));
endmodule

(* ORIG_REF_NAME = "event_mon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon_4
   (D,
    S,
    Q,
    RST_ACTIVE,
    O,
    mon_clk,
    \event_ctr_val_reg[15]_0 ,
    \event_ctr_val_reg[23]_0 ,
    \event_ctr_val_reg[31]_0 ,
    \event_ctr_val_reg[39]_0 ,
    \event_ctr_val_reg[47]_0 ,
    \event_ctr_val_reg[55]_0 ,
    \event_ctr_val_reg[63]_0 ,
    cnt_enabled_reg_0,
    stall_done_str,
    stall_start_str,
    E);
  output [62:0]D;
  output [0:0]S;
  output [63:0]Q;
  input RST_ACTIVE;
  input [7:0]O;
  input mon_clk;
  input [7:0]\event_ctr_val_reg[15]_0 ;
  input [7:0]\event_ctr_val_reg[23]_0 ;
  input [7:0]\event_ctr_val_reg[31]_0 ;
  input [7:0]\event_ctr_val_reg[39]_0 ;
  input [7:0]\event_ctr_val_reg[47]_0 ;
  input [7:0]\event_ctr_val_reg[55]_0 ;
  input [7:0]\event_ctr_val_reg[63]_0 ;
  input cnt_enabled_reg_0;
  input stall_done_str;
  input stall_start_str;
  input [0:0]E;

  wire [62:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [63:0]Q;
  wire RST_ACTIVE;
  wire [0:0]S;
  wire cnt_enabled;
  wire cnt_enabled_i_1__1_n_0;
  wire cnt_enabled_reg_0;
  wire [0:0]event_ctr_val_reg;
  wire [7:0]\event_ctr_val_reg[15]_0 ;
  wire [7:0]\event_ctr_val_reg[23]_0 ;
  wire [7:0]\event_ctr_val_reg[31]_0 ;
  wire [7:0]\event_ctr_val_reg[39]_0 ;
  wire [7:0]\event_ctr_val_reg[47]_0 ;
  wire [7:0]\event_ctr_val_reg[55]_0 ;
  wire [7:0]\event_ctr_val_reg[63]_0 ;
  wire mon_clk;
  wire stall_done_str;
  wire stall_start_str;

  LUT3 #(
    .INIT(8'hDC)) 
    cnt_enabled_i_1__1
       (.I0(stall_done_str),
        .I1(stall_start_str),
        .I2(cnt_enabled),
        .O(cnt_enabled_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cnt_enabled_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(cnt_enabled_i_1__1_n_0),
        .Q(cnt_enabled),
        .R(cnt_enabled_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[0]),
        .Q(event_ctr_val_reg),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [2]),
        .Q(D[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [3]),
        .Q(D[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [4]),
        .Q(D[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [5]),
        .Q(D[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [6]),
        .Q(D[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [7]),
        .Q(D[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [0]),
        .Q(D[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [1]),
        .Q(D[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [2]),
        .Q(D[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [3]),
        .Q(D[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[1]),
        .Q(D[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [4]),
        .Q(D[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [5]),
        .Q(D[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [6]),
        .Q(D[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [7]),
        .Q(D[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [0]),
        .Q(D[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [1]),
        .Q(D[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [2]),
        .Q(D[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [3]),
        .Q(D[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [4]),
        .Q(D[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [5]),
        .Q(D[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[2]),
        .Q(D[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [6]),
        .Q(D[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [7]),
        .Q(D[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [0]),
        .Q(D[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [1]),
        .Q(D[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [2]),
        .Q(D[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [3]),
        .Q(D[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [4]),
        .Q(D[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [5]),
        .Q(D[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [6]),
        .Q(D[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [7]),
        .Q(D[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[3]),
        .Q(D[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [0]),
        .Q(D[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [1]),
        .Q(D[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [2]),
        .Q(D[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [3]),
        .Q(D[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [4]),
        .Q(D[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [5]),
        .Q(D[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [6]),
        .Q(D[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [7]),
        .Q(D[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [0]),
        .Q(D[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [1]),
        .Q(D[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[4]),
        .Q(D[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [2]),
        .Q(D[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [3]),
        .Q(D[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [4]),
        .Q(D[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [5]),
        .Q(D[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [6]),
        .Q(D[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [7]),
        .Q(D[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [0]),
        .Q(D[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [1]),
        .Q(D[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [2]),
        .Q(D[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [3]),
        .Q(D[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[5]),
        .Q(D[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [4]),
        .Q(D[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [5]),
        .Q(D[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [6]),
        .Q(D[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [7]),
        .Q(D[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[6]),
        .Q(D[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[7]),
        .Q(D[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [0]),
        .Q(D[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [1]),
        .Q(D[8]),
        .R(RST_ACTIVE));
  LUT1 #(
    .INIT(2'h1)) 
    i___760_carry_i_1
       (.I0(event_ctr_val_reg),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(E),
        .D(event_ctr_val_reg),
        .Q(Q[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(E),
        .D(D[25]),
        .Q(Q[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(E),
        .D(D[26]),
        .Q(Q[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(E),
        .D(D[27]),
        .Q(Q[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(E),
        .D(D[28]),
        .Q(Q[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(E),
        .D(D[29]),
        .Q(Q[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(E),
        .D(D[30]),
        .Q(Q[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(E),
        .D(D[31]),
        .Q(Q[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(E),
        .D(D[32]),
        .Q(Q[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(E),
        .D(D[33]),
        .Q(Q[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(E),
        .D(D[34]),
        .Q(Q[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(E),
        .D(D[35]),
        .Q(Q[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(E),
        .D(D[36]),
        .Q(Q[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(E),
        .D(D[37]),
        .Q(Q[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(E),
        .D(D[38]),
        .Q(Q[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(E),
        .D(D[39]),
        .Q(Q[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(E),
        .D(D[40]),
        .Q(Q[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(E),
        .D(D[41]),
        .Q(Q[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(E),
        .D(D[42]),
        .Q(Q[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(E),
        .D(D[43]),
        .Q(Q[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(E),
        .D(D[44]),
        .Q(Q[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(E),
        .D(D[45]),
        .Q(Q[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(E),
        .D(D[46]),
        .Q(Q[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(E),
        .D(D[47]),
        .Q(Q[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(E),
        .D(D[48]),
        .Q(Q[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(E),
        .D(D[49]),
        .Q(Q[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(E),
        .D(D[50]),
        .Q(Q[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(E),
        .D(D[51]),
        .Q(Q[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(E),
        .D(D[52]),
        .Q(Q[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(E),
        .D(D[53]),
        .Q(Q[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(E),
        .D(D[54]),
        .Q(Q[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(E),
        .D(D[55]),
        .Q(Q[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(E),
        .D(D[56]),
        .Q(Q[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(E),
        .D(D[57]),
        .Q(Q[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(E),
        .D(D[58]),
        .Q(Q[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(E),
        .D(D[59]),
        .Q(Q[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(E),
        .D(D[60]),
        .Q(Q[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(E),
        .D(D[61]),
        .Q(Q[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(E),
        .D(D[62]),
        .Q(Q[63]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[9]),
        .R(RST_ACTIVE));
endmodule

(* ORIG_REF_NAME = "event_mon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon_5
   (D,
    S,
    Q,
    RST_ACTIVE,
    O,
    mon_clk,
    \event_ctr_val_reg[15]_0 ,
    \event_ctr_val_reg[23]_0 ,
    \event_ctr_val_reg[31]_0 ,
    \event_ctr_val_reg[39]_0 ,
    \event_ctr_val_reg[47]_0 ,
    \event_ctr_val_reg[55]_0 ,
    \event_ctr_val_reg[63]_0 ,
    cnt_enabled_reg_0,
    stall_done_ext,
    stall_start_ext,
    E);
  output [62:0]D;
  output [0:0]S;
  output [63:0]Q;
  input RST_ACTIVE;
  input [7:0]O;
  input mon_clk;
  input [7:0]\event_ctr_val_reg[15]_0 ;
  input [7:0]\event_ctr_val_reg[23]_0 ;
  input [7:0]\event_ctr_val_reg[31]_0 ;
  input [7:0]\event_ctr_val_reg[39]_0 ;
  input [7:0]\event_ctr_val_reg[47]_0 ;
  input [7:0]\event_ctr_val_reg[55]_0 ;
  input [7:0]\event_ctr_val_reg[63]_0 ;
  input cnt_enabled_reg_0;
  input stall_done_ext;
  input stall_start_ext;
  input [0:0]E;

  wire [62:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [63:0]Q;
  wire RST_ACTIVE;
  wire [0:0]S;
  wire cnt_enabled;
  wire cnt_enabled_i_1__2_n_0;
  wire cnt_enabled_reg_0;
  wire [0:0]event_ctr_val_reg;
  wire [7:0]\event_ctr_val_reg[15]_0 ;
  wire [7:0]\event_ctr_val_reg[23]_0 ;
  wire [7:0]\event_ctr_val_reg[31]_0 ;
  wire [7:0]\event_ctr_val_reg[39]_0 ;
  wire [7:0]\event_ctr_val_reg[47]_0 ;
  wire [7:0]\event_ctr_val_reg[55]_0 ;
  wire [7:0]\event_ctr_val_reg[63]_0 ;
  wire mon_clk;
  wire stall_done_ext;
  wire stall_start_ext;

  LUT3 #(
    .INIT(8'hDC)) 
    cnt_enabled_i_1__2
       (.I0(stall_done_ext),
        .I1(stall_start_ext),
        .I2(cnt_enabled),
        .O(cnt_enabled_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cnt_enabled_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(cnt_enabled_i_1__2_n_0),
        .Q(cnt_enabled),
        .R(cnt_enabled_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[0]),
        .Q(event_ctr_val_reg),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [2]),
        .Q(D[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [3]),
        .Q(D[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [4]),
        .Q(D[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [5]),
        .Q(D[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [6]),
        .Q(D[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [7]),
        .Q(D[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [0]),
        .Q(D[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [1]),
        .Q(D[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [2]),
        .Q(D[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [3]),
        .Q(D[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[1]),
        .Q(D[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [4]),
        .Q(D[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [5]),
        .Q(D[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [6]),
        .Q(D[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [7]),
        .Q(D[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [0]),
        .Q(D[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [1]),
        .Q(D[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [2]),
        .Q(D[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [3]),
        .Q(D[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [4]),
        .Q(D[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [5]),
        .Q(D[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[2]),
        .Q(D[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [6]),
        .Q(D[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [7]),
        .Q(D[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [0]),
        .Q(D[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [1]),
        .Q(D[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [2]),
        .Q(D[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [3]),
        .Q(D[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [4]),
        .Q(D[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [5]),
        .Q(D[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [6]),
        .Q(D[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [7]),
        .Q(D[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[3]),
        .Q(D[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [0]),
        .Q(D[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [1]),
        .Q(D[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [2]),
        .Q(D[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [3]),
        .Q(D[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [4]),
        .Q(D[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [5]),
        .Q(D[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [6]),
        .Q(D[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [7]),
        .Q(D[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [0]),
        .Q(D[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [1]),
        .Q(D[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[4]),
        .Q(D[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [2]),
        .Q(D[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [3]),
        .Q(D[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [4]),
        .Q(D[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [5]),
        .Q(D[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [6]),
        .Q(D[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [7]),
        .Q(D[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [0]),
        .Q(D[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [1]),
        .Q(D[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [2]),
        .Q(D[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [3]),
        .Q(D[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[5]),
        .Q(D[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [4]),
        .Q(D[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [5]),
        .Q(D[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [6]),
        .Q(D[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [7]),
        .Q(D[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[6]),
        .Q(D[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[7]),
        .Q(D[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [0]),
        .Q(D[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [1]),
        .Q(D[8]),
        .R(RST_ACTIVE));
  LUT1 #(
    .INIT(2'h1)) 
    i___887_carry_i_1
       (.I0(event_ctr_val_reg),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(E),
        .D(event_ctr_val_reg),
        .Q(Q[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(E),
        .D(D[25]),
        .Q(Q[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(E),
        .D(D[26]),
        .Q(Q[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(E),
        .D(D[27]),
        .Q(Q[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(E),
        .D(D[28]),
        .Q(Q[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(E),
        .D(D[29]),
        .Q(Q[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(E),
        .D(D[30]),
        .Q(Q[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(E),
        .D(D[31]),
        .Q(Q[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(E),
        .D(D[32]),
        .Q(Q[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(E),
        .D(D[33]),
        .Q(Q[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(E),
        .D(D[34]),
        .Q(Q[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(E),
        .D(D[35]),
        .Q(Q[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(E),
        .D(D[36]),
        .Q(Q[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(E),
        .D(D[37]),
        .Q(Q[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(E),
        .D(D[38]),
        .Q(Q[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(E),
        .D(D[39]),
        .Q(Q[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(E),
        .D(D[40]),
        .Q(Q[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(E),
        .D(D[41]),
        .Q(Q[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(E),
        .D(D[42]),
        .Q(Q[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(E),
        .D(D[43]),
        .Q(Q[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(E),
        .D(D[44]),
        .Q(Q[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(E),
        .D(D[45]),
        .Q(Q[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(E),
        .D(D[46]),
        .Q(Q[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(E),
        .D(D[47]),
        .Q(Q[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(E),
        .D(D[48]),
        .Q(Q[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(E),
        .D(D[49]),
        .Q(Q[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(E),
        .D(D[50]),
        .Q(Q[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(E),
        .D(D[51]),
        .Q(Q[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(E),
        .D(D[52]),
        .Q(Q[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(E),
        .D(D[53]),
        .Q(Q[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(E),
        .D(D[54]),
        .Q(Q[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(E),
        .D(D[55]),
        .Q(Q[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(E),
        .D(D[56]),
        .Q(Q[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(E),
        .D(D[57]),
        .Q(Q[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(E),
        .D(D[58]),
        .Q(Q[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(E),
        .D(D[59]),
        .Q(Q[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(E),
        .D(D[60]),
        .Q(Q[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(E),
        .D(D[61]),
        .Q(Q[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(E),
        .D(D[62]),
        .Q(Q[63]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[9]),
        .R(RST_ACTIVE));
endmodule

(* ORIG_REF_NAME = "event_mon" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_event_mon_6
   (D,
    S,
    \ip_max_parallel_tranx_reg[32] ,
    \ip_max_parallel_tranx_reg[33] ,
    \ip_max_parallel_tranx_reg[34] ,
    \ip_max_parallel_tranx_reg[35] ,
    \ip_max_parallel_tranx_reg[36] ,
    \ip_max_parallel_tranx_reg[37] ,
    \ip_max_parallel_tranx_reg[38] ,
    \ip_max_parallel_tranx_reg[39] ,
    \ip_max_parallel_tranx_reg[40] ,
    \ip_max_parallel_tranx_reg[41] ,
    \ip_max_parallel_tranx_reg[42] ,
    \ip_max_parallel_tranx_reg[43] ,
    \ip_max_parallel_tranx_reg[44] ,
    \ip_max_parallel_tranx_reg[45] ,
    \ip_max_parallel_tranx_reg[46] ,
    \ip_max_parallel_tranx_reg[47] ,
    \ip_max_parallel_tranx_reg[48] ,
    \ip_max_parallel_tranx_reg[49] ,
    \ip_max_parallel_tranx_reg[50] ,
    \ip_max_parallel_tranx_reg[51] ,
    \ip_max_parallel_tranx_reg[52] ,
    \ip_max_parallel_tranx_reg[53] ,
    \ip_max_parallel_tranx_reg[54] ,
    \ip_max_parallel_tranx_reg[55] ,
    \ip_max_parallel_tranx_reg[56] ,
    \ip_max_parallel_tranx_reg[57] ,
    \ip_max_parallel_tranx_reg[58] ,
    \ip_max_parallel_tranx_reg[59] ,
    \ip_max_parallel_tranx_reg[60] ,
    \ip_max_parallel_tranx_reg[61] ,
    \ip_max_parallel_tranx_reg[62] ,
    \ip_max_parallel_tranx_reg[31] ,
    RST_ACTIVE,
    O,
    mon_clk,
    \event_ctr_val_reg[15]_0 ,
    \event_ctr_val_reg[23]_0 ,
    \event_ctr_val_reg[31]_0 ,
    \event_ctr_val_reg[39]_0 ,
    \event_ctr_val_reg[47]_0 ,
    \event_ctr_val_reg[55]_0 ,
    \event_ctr_val_reg[63]_0 ,
    cnt_enabled_reg_0,
    data19,
    \sample_data_reg[0] ,
    \sample_data_reg[31] ,
    \sample_data_reg[31]_0 ,
    \sample_data_reg[1] ,
    \sample_data_reg[2] ,
    \sample_data_reg[3] ,
    \sample_data_reg[4] ,
    \sample_data_reg[5] ,
    \sample_data_reg[6] ,
    \sample_data_reg[7] ,
    \sample_data_reg[8] ,
    \sample_data_reg[9] ,
    \sample_data_reg[10] ,
    \sample_data_reg[11] ,
    \sample_data_reg[12] ,
    \sample_data_reg[13] ,
    \sample_data_reg[14] ,
    \sample_data_reg[15] ,
    \sample_data_reg[16] ,
    \sample_data_reg[17] ,
    \sample_data_reg[18] ,
    \sample_data_reg[19] ,
    \sample_data_reg[20] ,
    \sample_data_reg[21] ,
    \sample_data_reg[22] ,
    \sample_data_reg[23] ,
    \sample_data_reg[24] ,
    \sample_data_reg[25] ,
    \sample_data_reg[26] ,
    \sample_data_reg[27] ,
    \sample_data_reg[28] ,
    \sample_data_reg[29] ,
    \sample_data_reg[30] ,
    \sample_data_reg[31]_1 ,
    CO,
    E);
  output [62:0]D;
  output [0:0]S;
  output \ip_max_parallel_tranx_reg[32] ;
  output \ip_max_parallel_tranx_reg[33] ;
  output \ip_max_parallel_tranx_reg[34] ;
  output \ip_max_parallel_tranx_reg[35] ;
  output \ip_max_parallel_tranx_reg[36] ;
  output \ip_max_parallel_tranx_reg[37] ;
  output \ip_max_parallel_tranx_reg[38] ;
  output \ip_max_parallel_tranx_reg[39] ;
  output \ip_max_parallel_tranx_reg[40] ;
  output \ip_max_parallel_tranx_reg[41] ;
  output \ip_max_parallel_tranx_reg[42] ;
  output \ip_max_parallel_tranx_reg[43] ;
  output \ip_max_parallel_tranx_reg[44] ;
  output \ip_max_parallel_tranx_reg[45] ;
  output \ip_max_parallel_tranx_reg[46] ;
  output \ip_max_parallel_tranx_reg[47] ;
  output \ip_max_parallel_tranx_reg[48] ;
  output \ip_max_parallel_tranx_reg[49] ;
  output \ip_max_parallel_tranx_reg[50] ;
  output \ip_max_parallel_tranx_reg[51] ;
  output \ip_max_parallel_tranx_reg[52] ;
  output \ip_max_parallel_tranx_reg[53] ;
  output \ip_max_parallel_tranx_reg[54] ;
  output \ip_max_parallel_tranx_reg[55] ;
  output \ip_max_parallel_tranx_reg[56] ;
  output \ip_max_parallel_tranx_reg[57] ;
  output \ip_max_parallel_tranx_reg[58] ;
  output \ip_max_parallel_tranx_reg[59] ;
  output \ip_max_parallel_tranx_reg[60] ;
  output \ip_max_parallel_tranx_reg[61] ;
  output \ip_max_parallel_tranx_reg[62] ;
  output \ip_max_parallel_tranx_reg[31] ;
  input RST_ACTIVE;
  input [7:0]O;
  input mon_clk;
  input [7:0]\event_ctr_val_reg[15]_0 ;
  input [7:0]\event_ctr_val_reg[23]_0 ;
  input [7:0]\event_ctr_val_reg[31]_0 ;
  input [7:0]\event_ctr_val_reg[39]_0 ;
  input [7:0]\event_ctr_val_reg[47]_0 ;
  input [7:0]\event_ctr_val_reg[55]_0 ;
  input [7:0]\event_ctr_val_reg[63]_0 ;
  input cnt_enabled_reg_0;
  input [31:0]data19;
  input \sample_data_reg[0] ;
  input \sample_data_reg[31] ;
  input \sample_data_reg[31]_0 ;
  input \sample_data_reg[1] ;
  input \sample_data_reg[2] ;
  input \sample_data_reg[3] ;
  input \sample_data_reg[4] ;
  input \sample_data_reg[5] ;
  input \sample_data_reg[6] ;
  input \sample_data_reg[7] ;
  input \sample_data_reg[8] ;
  input \sample_data_reg[9] ;
  input \sample_data_reg[10] ;
  input \sample_data_reg[11] ;
  input \sample_data_reg[12] ;
  input \sample_data_reg[13] ;
  input \sample_data_reg[14] ;
  input \sample_data_reg[15] ;
  input \sample_data_reg[16] ;
  input \sample_data_reg[17] ;
  input \sample_data_reg[18] ;
  input \sample_data_reg[19] ;
  input \sample_data_reg[20] ;
  input \sample_data_reg[21] ;
  input \sample_data_reg[22] ;
  input \sample_data_reg[23] ;
  input \sample_data_reg[24] ;
  input \sample_data_reg[25] ;
  input \sample_data_reg[26] ;
  input \sample_data_reg[27] ;
  input \sample_data_reg[28] ;
  input \sample_data_reg[29] ;
  input \sample_data_reg[30] ;
  input \sample_data_reg[31]_1 ;
  input [0:0]CO;
  input [0:0]E;

  wire [0:0]CO;
  wire [62:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire RST_ACTIVE;
  wire [0:0]S;
  wire cnt_enabled;
  wire cnt_enabled_i_2_n_0;
  wire cnt_enabled_reg_0;
  wire [31:0]data17;
  wire [31:0]data19;
  wire [0:0]event_ctr_val_reg;
  wire [7:0]\event_ctr_val_reg[15]_0 ;
  wire [7:0]\event_ctr_val_reg[23]_0 ;
  wire [7:0]\event_ctr_val_reg[31]_0 ;
  wire [7:0]\event_ctr_val_reg[39]_0 ;
  wire [7:0]\event_ctr_val_reg[47]_0 ;
  wire [7:0]\event_ctr_val_reg[55]_0 ;
  wire [7:0]\event_ctr_val_reg[63]_0 ;
  wire \ip_max_parallel_tranx_reg[31] ;
  wire \ip_max_parallel_tranx_reg[32] ;
  wire \ip_max_parallel_tranx_reg[33] ;
  wire \ip_max_parallel_tranx_reg[34] ;
  wire \ip_max_parallel_tranx_reg[35] ;
  wire \ip_max_parallel_tranx_reg[36] ;
  wire \ip_max_parallel_tranx_reg[37] ;
  wire \ip_max_parallel_tranx_reg[38] ;
  wire \ip_max_parallel_tranx_reg[39] ;
  wire \ip_max_parallel_tranx_reg[40] ;
  wire \ip_max_parallel_tranx_reg[41] ;
  wire \ip_max_parallel_tranx_reg[42] ;
  wire \ip_max_parallel_tranx_reg[43] ;
  wire \ip_max_parallel_tranx_reg[44] ;
  wire \ip_max_parallel_tranx_reg[45] ;
  wire \ip_max_parallel_tranx_reg[46] ;
  wire \ip_max_parallel_tranx_reg[47] ;
  wire \ip_max_parallel_tranx_reg[48] ;
  wire \ip_max_parallel_tranx_reg[49] ;
  wire \ip_max_parallel_tranx_reg[50] ;
  wire \ip_max_parallel_tranx_reg[51] ;
  wire \ip_max_parallel_tranx_reg[52] ;
  wire \ip_max_parallel_tranx_reg[53] ;
  wire \ip_max_parallel_tranx_reg[54] ;
  wire \ip_max_parallel_tranx_reg[55] ;
  wire \ip_max_parallel_tranx_reg[56] ;
  wire \ip_max_parallel_tranx_reg[57] ;
  wire \ip_max_parallel_tranx_reg[58] ;
  wire \ip_max_parallel_tranx_reg[59] ;
  wire \ip_max_parallel_tranx_reg[60] ;
  wire \ip_max_parallel_tranx_reg[61] ;
  wire \ip_max_parallel_tranx_reg[62] ;
  wire mon_clk;
  wire \sample_ctr_val_reg_n_0_[0] ;
  wire \sample_ctr_val_reg_n_0_[10] ;
  wire \sample_ctr_val_reg_n_0_[11] ;
  wire \sample_ctr_val_reg_n_0_[12] ;
  wire \sample_ctr_val_reg_n_0_[13] ;
  wire \sample_ctr_val_reg_n_0_[14] ;
  wire \sample_ctr_val_reg_n_0_[15] ;
  wire \sample_ctr_val_reg_n_0_[16] ;
  wire \sample_ctr_val_reg_n_0_[17] ;
  wire \sample_ctr_val_reg_n_0_[18] ;
  wire \sample_ctr_val_reg_n_0_[19] ;
  wire \sample_ctr_val_reg_n_0_[1] ;
  wire \sample_ctr_val_reg_n_0_[20] ;
  wire \sample_ctr_val_reg_n_0_[21] ;
  wire \sample_ctr_val_reg_n_0_[22] ;
  wire \sample_ctr_val_reg_n_0_[23] ;
  wire \sample_ctr_val_reg_n_0_[24] ;
  wire \sample_ctr_val_reg_n_0_[25] ;
  wire \sample_ctr_val_reg_n_0_[26] ;
  wire \sample_ctr_val_reg_n_0_[27] ;
  wire \sample_ctr_val_reg_n_0_[28] ;
  wire \sample_ctr_val_reg_n_0_[29] ;
  wire \sample_ctr_val_reg_n_0_[2] ;
  wire \sample_ctr_val_reg_n_0_[30] ;
  wire \sample_ctr_val_reg_n_0_[31] ;
  wire \sample_ctr_val_reg_n_0_[3] ;
  wire \sample_ctr_val_reg_n_0_[4] ;
  wire \sample_ctr_val_reg_n_0_[5] ;
  wire \sample_ctr_val_reg_n_0_[6] ;
  wire \sample_ctr_val_reg_n_0_[7] ;
  wire \sample_ctr_val_reg_n_0_[8] ;
  wire \sample_ctr_val_reg_n_0_[9] ;
  wire \sample_data_reg[0] ;
  wire \sample_data_reg[10] ;
  wire \sample_data_reg[11] ;
  wire \sample_data_reg[12] ;
  wire \sample_data_reg[13] ;
  wire \sample_data_reg[14] ;
  wire \sample_data_reg[15] ;
  wire \sample_data_reg[16] ;
  wire \sample_data_reg[17] ;
  wire \sample_data_reg[18] ;
  wire \sample_data_reg[19] ;
  wire \sample_data_reg[1] ;
  wire \sample_data_reg[20] ;
  wire \sample_data_reg[21] ;
  wire \sample_data_reg[22] ;
  wire \sample_data_reg[23] ;
  wire \sample_data_reg[24] ;
  wire \sample_data_reg[25] ;
  wire \sample_data_reg[26] ;
  wire \sample_data_reg[27] ;
  wire \sample_data_reg[28] ;
  wire \sample_data_reg[29] ;
  wire \sample_data_reg[2] ;
  wire \sample_data_reg[30] ;
  wire \sample_data_reg[31] ;
  wire \sample_data_reg[31]_0 ;
  wire \sample_data_reg[31]_1 ;
  wire \sample_data_reg[3] ;
  wire \sample_data_reg[4] ;
  wire \sample_data_reg[5] ;
  wire \sample_data_reg[6] ;
  wire \sample_data_reg[7] ;
  wire \sample_data_reg[8] ;
  wire \sample_data_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    cnt_enabled_i_2
       (.I0(CO),
        .O(cnt_enabled_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cnt_enabled_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(cnt_enabled_i_2_n_0),
        .Q(cnt_enabled),
        .R(cnt_enabled_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[0]),
        .Q(event_ctr_val_reg),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [2]),
        .Q(D[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [3]),
        .Q(D[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [4]),
        .Q(D[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [5]),
        .Q(D[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [6]),
        .Q(D[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [7]),
        .Q(D[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [0]),
        .Q(D[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [1]),
        .Q(D[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [2]),
        .Q(D[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [3]),
        .Q(D[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[1]),
        .Q(D[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [4]),
        .Q(D[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [5]),
        .Q(D[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [6]),
        .Q(D[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[23]_0 [7]),
        .Q(D[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [0]),
        .Q(D[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [1]),
        .Q(D[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [2]),
        .Q(D[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [3]),
        .Q(D[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [4]),
        .Q(D[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [5]),
        .Q(D[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[2]),
        .Q(D[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [6]),
        .Q(D[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[31]_0 [7]),
        .Q(D[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [0]),
        .Q(D[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [1]),
        .Q(D[32]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [2]),
        .Q(D[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [3]),
        .Q(D[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [4]),
        .Q(D[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [5]),
        .Q(D[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [6]),
        .Q(D[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[39]_0 [7]),
        .Q(D[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[3]),
        .Q(D[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [0]),
        .Q(D[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [1]),
        .Q(D[40]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [2]),
        .Q(D[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [3]),
        .Q(D[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [4]),
        .Q(D[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [5]),
        .Q(D[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [6]),
        .Q(D[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[47]_0 [7]),
        .Q(D[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [0]),
        .Q(D[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [1]),
        .Q(D[48]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[4]),
        .Q(D[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [2]),
        .Q(D[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [3]),
        .Q(D[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [4]),
        .Q(D[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [5]),
        .Q(D[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [6]),
        .Q(D[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[55]_0 [7]),
        .Q(D[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [0]),
        .Q(D[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [1]),
        .Q(D[56]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [2]),
        .Q(D[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [3]),
        .Q(D[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[5]),
        .Q(D[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [4]),
        .Q(D[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [5]),
        .Q(D[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [6]),
        .Q(D[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[63]_0 [7]),
        .Q(D[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[6]),
        .Q(D[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(O[7]),
        .Q(D[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [0]),
        .Q(D[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \event_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(cnt_enabled),
        .D(\event_ctr_val_reg[15]_0 [1]),
        .Q(D[8]),
        .R(RST_ACTIVE));
  LUT1 #(
    .INIT(2'h1)) 
    i___1014_carry_i_1
       (.I0(event_ctr_val_reg),
        .O(S));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[0] 
       (.C(mon_clk),
        .CE(E),
        .D(event_ctr_val_reg),
        .Q(\sample_ctr_val_reg_n_0_[0] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[10] 
       (.C(mon_clk),
        .CE(E),
        .D(D[9]),
        .Q(\sample_ctr_val_reg_n_0_[10] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[11] 
       (.C(mon_clk),
        .CE(E),
        .D(D[10]),
        .Q(\sample_ctr_val_reg_n_0_[11] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[12] 
       (.C(mon_clk),
        .CE(E),
        .D(D[11]),
        .Q(\sample_ctr_val_reg_n_0_[12] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[13] 
       (.C(mon_clk),
        .CE(E),
        .D(D[12]),
        .Q(\sample_ctr_val_reg_n_0_[13] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[14] 
       (.C(mon_clk),
        .CE(E),
        .D(D[13]),
        .Q(\sample_ctr_val_reg_n_0_[14] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[15] 
       (.C(mon_clk),
        .CE(E),
        .D(D[14]),
        .Q(\sample_ctr_val_reg_n_0_[15] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[16] 
       (.C(mon_clk),
        .CE(E),
        .D(D[15]),
        .Q(\sample_ctr_val_reg_n_0_[16] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[17] 
       (.C(mon_clk),
        .CE(E),
        .D(D[16]),
        .Q(\sample_ctr_val_reg_n_0_[17] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[18] 
       (.C(mon_clk),
        .CE(E),
        .D(D[17]),
        .Q(\sample_ctr_val_reg_n_0_[18] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[19] 
       (.C(mon_clk),
        .CE(E),
        .D(D[18]),
        .Q(\sample_ctr_val_reg_n_0_[19] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[1] 
       (.C(mon_clk),
        .CE(E),
        .D(D[0]),
        .Q(\sample_ctr_val_reg_n_0_[1] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[20] 
       (.C(mon_clk),
        .CE(E),
        .D(D[19]),
        .Q(\sample_ctr_val_reg_n_0_[20] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[21] 
       (.C(mon_clk),
        .CE(E),
        .D(D[20]),
        .Q(\sample_ctr_val_reg_n_0_[21] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[22] 
       (.C(mon_clk),
        .CE(E),
        .D(D[21]),
        .Q(\sample_ctr_val_reg_n_0_[22] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[23] 
       (.C(mon_clk),
        .CE(E),
        .D(D[22]),
        .Q(\sample_ctr_val_reg_n_0_[23] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[24] 
       (.C(mon_clk),
        .CE(E),
        .D(D[23]),
        .Q(\sample_ctr_val_reg_n_0_[24] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[25] 
       (.C(mon_clk),
        .CE(E),
        .D(D[24]),
        .Q(\sample_ctr_val_reg_n_0_[25] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[26] 
       (.C(mon_clk),
        .CE(E),
        .D(D[25]),
        .Q(\sample_ctr_val_reg_n_0_[26] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[27] 
       (.C(mon_clk),
        .CE(E),
        .D(D[26]),
        .Q(\sample_ctr_val_reg_n_0_[27] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[28] 
       (.C(mon_clk),
        .CE(E),
        .D(D[27]),
        .Q(\sample_ctr_val_reg_n_0_[28] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[29] 
       (.C(mon_clk),
        .CE(E),
        .D(D[28]),
        .Q(\sample_ctr_val_reg_n_0_[29] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[2] 
       (.C(mon_clk),
        .CE(E),
        .D(D[1]),
        .Q(\sample_ctr_val_reg_n_0_[2] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[30] 
       (.C(mon_clk),
        .CE(E),
        .D(D[29]),
        .Q(\sample_ctr_val_reg_n_0_[30] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[31] 
       (.C(mon_clk),
        .CE(E),
        .D(D[30]),
        .Q(\sample_ctr_val_reg_n_0_[31] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[32] 
       (.C(mon_clk),
        .CE(E),
        .D(D[31]),
        .Q(data17[0]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[33] 
       (.C(mon_clk),
        .CE(E),
        .D(D[32]),
        .Q(data17[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[34] 
       (.C(mon_clk),
        .CE(E),
        .D(D[33]),
        .Q(data17[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[35] 
       (.C(mon_clk),
        .CE(E),
        .D(D[34]),
        .Q(data17[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[36] 
       (.C(mon_clk),
        .CE(E),
        .D(D[35]),
        .Q(data17[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[37] 
       (.C(mon_clk),
        .CE(E),
        .D(D[36]),
        .Q(data17[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[38] 
       (.C(mon_clk),
        .CE(E),
        .D(D[37]),
        .Q(data17[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[39] 
       (.C(mon_clk),
        .CE(E),
        .D(D[38]),
        .Q(data17[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[3] 
       (.C(mon_clk),
        .CE(E),
        .D(D[2]),
        .Q(\sample_ctr_val_reg_n_0_[3] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[40] 
       (.C(mon_clk),
        .CE(E),
        .D(D[39]),
        .Q(data17[8]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[41] 
       (.C(mon_clk),
        .CE(E),
        .D(D[40]),
        .Q(data17[9]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[42] 
       (.C(mon_clk),
        .CE(E),
        .D(D[41]),
        .Q(data17[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[43] 
       (.C(mon_clk),
        .CE(E),
        .D(D[42]),
        .Q(data17[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[44] 
       (.C(mon_clk),
        .CE(E),
        .D(D[43]),
        .Q(data17[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[45] 
       (.C(mon_clk),
        .CE(E),
        .D(D[44]),
        .Q(data17[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[46] 
       (.C(mon_clk),
        .CE(E),
        .D(D[45]),
        .Q(data17[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[47] 
       (.C(mon_clk),
        .CE(E),
        .D(D[46]),
        .Q(data17[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[48] 
       (.C(mon_clk),
        .CE(E),
        .D(D[47]),
        .Q(data17[16]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[49] 
       (.C(mon_clk),
        .CE(E),
        .D(D[48]),
        .Q(data17[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[4] 
       (.C(mon_clk),
        .CE(E),
        .D(D[3]),
        .Q(\sample_ctr_val_reg_n_0_[4] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[50] 
       (.C(mon_clk),
        .CE(E),
        .D(D[49]),
        .Q(data17[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[51] 
       (.C(mon_clk),
        .CE(E),
        .D(D[50]),
        .Q(data17[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[52] 
       (.C(mon_clk),
        .CE(E),
        .D(D[51]),
        .Q(data17[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[53] 
       (.C(mon_clk),
        .CE(E),
        .D(D[52]),
        .Q(data17[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[54] 
       (.C(mon_clk),
        .CE(E),
        .D(D[53]),
        .Q(data17[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[55] 
       (.C(mon_clk),
        .CE(E),
        .D(D[54]),
        .Q(data17[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[56] 
       (.C(mon_clk),
        .CE(E),
        .D(D[55]),
        .Q(data17[24]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[57] 
       (.C(mon_clk),
        .CE(E),
        .D(D[56]),
        .Q(data17[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[58] 
       (.C(mon_clk),
        .CE(E),
        .D(D[57]),
        .Q(data17[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[59] 
       (.C(mon_clk),
        .CE(E),
        .D(D[58]),
        .Q(data17[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[5] 
       (.C(mon_clk),
        .CE(E),
        .D(D[4]),
        .Q(\sample_ctr_val_reg_n_0_[5] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[60] 
       (.C(mon_clk),
        .CE(E),
        .D(D[59]),
        .Q(data17[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[61] 
       (.C(mon_clk),
        .CE(E),
        .D(D[60]),
        .Q(data17[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[62] 
       (.C(mon_clk),
        .CE(E),
        .D(D[61]),
        .Q(data17[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[63] 
       (.C(mon_clk),
        .CE(E),
        .D(D[62]),
        .Q(data17[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[6] 
       (.C(mon_clk),
        .CE(E),
        .D(D[5]),
        .Q(\sample_ctr_val_reg_n_0_[6] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[7] 
       (.C(mon_clk),
        .CE(E),
        .D(D[6]),
        .Q(\sample_ctr_val_reg_n_0_[7] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[8] 
       (.C(mon_clk),
        .CE(E),
        .D(D[7]),
        .Q(\sample_ctr_val_reg_n_0_[8] ),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \sample_ctr_val_reg[9] 
       (.C(mon_clk),
        .CE(E),
        .D(D[8]),
        .Q(\sample_ctr_val_reg_n_0_[9] ),
        .R(RST_ACTIVE));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[0]_i_2 
       (.I0(data19[0]),
        .I1(\sample_data_reg[0] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[0]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[0] ),
        .O(\ip_max_parallel_tranx_reg[32] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[10]_i_2 
       (.I0(data19[10]),
        .I1(\sample_data_reg[10] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[10]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[10] ),
        .O(\ip_max_parallel_tranx_reg[42] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[11]_i_2 
       (.I0(data19[11]),
        .I1(\sample_data_reg[11] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[11]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[11] ),
        .O(\ip_max_parallel_tranx_reg[43] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[12]_i_2 
       (.I0(data19[12]),
        .I1(\sample_data_reg[12] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[12]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[12] ),
        .O(\ip_max_parallel_tranx_reg[44] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[13]_i_2 
       (.I0(data19[13]),
        .I1(\sample_data_reg[13] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[13]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[13] ),
        .O(\ip_max_parallel_tranx_reg[45] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[14]_i_2 
       (.I0(data19[14]),
        .I1(\sample_data_reg[14] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[14]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[14] ),
        .O(\ip_max_parallel_tranx_reg[46] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[15]_i_2 
       (.I0(data19[15]),
        .I1(\sample_data_reg[15] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[15]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[15] ),
        .O(\ip_max_parallel_tranx_reg[47] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[16]_i_2 
       (.I0(data19[16]),
        .I1(\sample_data_reg[16] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[16]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[16] ),
        .O(\ip_max_parallel_tranx_reg[48] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[17]_i_2 
       (.I0(data19[17]),
        .I1(\sample_data_reg[17] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[17]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[17] ),
        .O(\ip_max_parallel_tranx_reg[49] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[18]_i_2 
       (.I0(data19[18]),
        .I1(\sample_data_reg[18] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[18]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[18] ),
        .O(\ip_max_parallel_tranx_reg[50] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[19]_i_2 
       (.I0(data19[19]),
        .I1(\sample_data_reg[19] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[19]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[19] ),
        .O(\ip_max_parallel_tranx_reg[51] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[1]_i_2 
       (.I0(data19[1]),
        .I1(\sample_data_reg[1] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[1]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[1] ),
        .O(\ip_max_parallel_tranx_reg[33] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[20]_i_2 
       (.I0(data19[20]),
        .I1(\sample_data_reg[20] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[20]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[20] ),
        .O(\ip_max_parallel_tranx_reg[52] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[21]_i_2 
       (.I0(data19[21]),
        .I1(\sample_data_reg[21] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[21]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[21] ),
        .O(\ip_max_parallel_tranx_reg[53] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[22]_i_2 
       (.I0(data19[22]),
        .I1(\sample_data_reg[22] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[22]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[22] ),
        .O(\ip_max_parallel_tranx_reg[54] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[23]_i_2 
       (.I0(data19[23]),
        .I1(\sample_data_reg[23] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[23]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[23] ),
        .O(\ip_max_parallel_tranx_reg[55] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[24]_i_2 
       (.I0(data19[24]),
        .I1(\sample_data_reg[24] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[24]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[24] ),
        .O(\ip_max_parallel_tranx_reg[56] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[25]_i_2 
       (.I0(data19[25]),
        .I1(\sample_data_reg[25] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[25]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[25] ),
        .O(\ip_max_parallel_tranx_reg[57] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[26]_i_2 
       (.I0(data19[26]),
        .I1(\sample_data_reg[26] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[26]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[26] ),
        .O(\ip_max_parallel_tranx_reg[58] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[27]_i_2 
       (.I0(data19[27]),
        .I1(\sample_data_reg[27] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[27]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[27] ),
        .O(\ip_max_parallel_tranx_reg[59] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[28]_i_2 
       (.I0(data19[28]),
        .I1(\sample_data_reg[28] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[28]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[28] ),
        .O(\ip_max_parallel_tranx_reg[60] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[29]_i_2 
       (.I0(data19[29]),
        .I1(\sample_data_reg[29] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[29]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[29] ),
        .O(\ip_max_parallel_tranx_reg[61] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[2]_i_2 
       (.I0(data19[2]),
        .I1(\sample_data_reg[2] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[2]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[2] ),
        .O(\ip_max_parallel_tranx_reg[34] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[30]_i_2 
       (.I0(data19[30]),
        .I1(\sample_data_reg[30] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[30]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[30] ),
        .O(\ip_max_parallel_tranx_reg[62] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sample_data[31]_i_6 
       (.I0(\sample_data_reg[31]_1 ),
        .I1(data19[31]),
        .I2(\sample_data_reg[31] ),
        .I3(\sample_ctr_val_reg_n_0_[31] ),
        .I4(\sample_data_reg[31]_0 ),
        .I5(data17[31]),
        .O(\ip_max_parallel_tranx_reg[31] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[3]_i_2 
       (.I0(data19[3]),
        .I1(\sample_data_reg[3] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[3]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[3] ),
        .O(\ip_max_parallel_tranx_reg[35] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[4]_i_2 
       (.I0(data19[4]),
        .I1(\sample_data_reg[4] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[4]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[4] ),
        .O(\ip_max_parallel_tranx_reg[36] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[5]_i_2 
       (.I0(data19[5]),
        .I1(\sample_data_reg[5] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[5]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[5] ),
        .O(\ip_max_parallel_tranx_reg[37] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[6]_i_2 
       (.I0(data19[6]),
        .I1(\sample_data_reg[6] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[6]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[6] ),
        .O(\ip_max_parallel_tranx_reg[38] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[7]_i_2 
       (.I0(data19[7]),
        .I1(\sample_data_reg[7] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[7]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[7] ),
        .O(\ip_max_parallel_tranx_reg[39] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[8]_i_2 
       (.I0(data19[8]),
        .I1(\sample_data_reg[8] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[8]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[8] ),
        .O(\ip_max_parallel_tranx_reg[40] ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \sample_data[9]_i_2 
       (.I0(data19[9]),
        .I1(\sample_data_reg[9] ),
        .I2(\sample_data_reg[31] ),
        .I3(data17[9]),
        .I4(\sample_data_reg[31]_0 ),
        .I5(\sample_ctr_val_reg_n_0_[9] ),
        .O(\ip_max_parallel_tranx_reg[41] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_min_max_ctr
   (empty,
    \max_ctr_reg[0]_0 ,
    \max_ctr_reg[32]_0 ,
    \max_ctr_reg[33]_0 ,
    \max_ctr_reg[1]_0 ,
    \max_ctr_reg[34]_0 ,
    \max_ctr_reg[2]_0 ,
    \max_ctr_reg[35]_0 ,
    \max_ctr_reg[3]_0 ,
    \max_ctr_reg[36]_0 ,
    \max_ctr_reg[4]_0 ,
    \max_ctr_reg[37]_0 ,
    \max_ctr_reg[5]_0 ,
    \max_ctr_reg[38]_0 ,
    \max_ctr_reg[6]_0 ,
    \max_ctr_reg[39]_0 ,
    \max_ctr_reg[7]_0 ,
    \max_ctr_reg[40]_0 ,
    \max_ctr_reg[8]_0 ,
    \max_ctr_reg[41]_0 ,
    \max_ctr_reg[9]_0 ,
    \max_ctr_reg[42]_0 ,
    \max_ctr_reg[10]_0 ,
    \max_ctr_reg[43]_0 ,
    \max_ctr_reg[11]_0 ,
    \max_ctr_reg[44]_0 ,
    \max_ctr_reg[12]_0 ,
    \max_ctr_reg[45]_0 ,
    \max_ctr_reg[13]_0 ,
    \max_ctr_reg[46]_0 ,
    \max_ctr_reg[14]_0 ,
    \max_ctr_reg[47]_0 ,
    \max_ctr_reg[15]_0 ,
    \max_ctr_reg[48]_0 ,
    \max_ctr_reg[16]_0 ,
    \max_ctr_reg[49]_0 ,
    \max_ctr_reg[17]_0 ,
    \max_ctr_reg[50]_0 ,
    \max_ctr_reg[18]_0 ,
    \max_ctr_reg[51]_0 ,
    \max_ctr_reg[19]_0 ,
    \max_ctr_reg[52]_0 ,
    \max_ctr_reg[20]_0 ,
    \max_ctr_reg[53]_0 ,
    \max_ctr_reg[21]_0 ,
    \max_ctr_reg[54]_0 ,
    \max_ctr_reg[22]_0 ,
    \max_ctr_reg[55]_0 ,
    \max_ctr_reg[23]_0 ,
    \max_ctr_reg[56]_0 ,
    \max_ctr_reg[24]_0 ,
    \max_ctr_reg[57]_0 ,
    \max_ctr_reg[25]_0 ,
    \max_ctr_reg[58]_0 ,
    \max_ctr_reg[26]_0 ,
    \max_ctr_reg[59]_0 ,
    \max_ctr_reg[27]_0 ,
    \max_ctr_reg[60]_0 ,
    \max_ctr_reg[28]_0 ,
    \max_ctr_reg[61]_0 ,
    \max_ctr_reg[29]_0 ,
    \max_ctr_reg[62]_0 ,
    \max_ctr_reg[30]_0 ,
    \max_ctr_reg[63]_0 ,
    \max_ctr_reg[31]_0 ,
    RST_ACTIVE,
    mon_clk,
    rd_en,
    ap_continue_reg,
    dataflow_en,
    ap_done_reg,
    \sample_data_reg[0]_i_4 ,
    \sample_data_reg[0]_i_4_0 ,
    Q,
    \sample_data_reg[0]_i_4_1 ,
    data12,
    S,
    \sample_data_reg[15]_i_4 ,
    \sample_data_reg[23]_i_4 ,
    \sample_data_reg[31]_i_10 ,
    start_pulse);
  output empty;
  output \max_ctr_reg[0]_0 ;
  output \max_ctr_reg[32]_0 ;
  output \max_ctr_reg[33]_0 ;
  output \max_ctr_reg[1]_0 ;
  output \max_ctr_reg[34]_0 ;
  output \max_ctr_reg[2]_0 ;
  output \max_ctr_reg[35]_0 ;
  output \max_ctr_reg[3]_0 ;
  output \max_ctr_reg[36]_0 ;
  output \max_ctr_reg[4]_0 ;
  output \max_ctr_reg[37]_0 ;
  output \max_ctr_reg[5]_0 ;
  output \max_ctr_reg[38]_0 ;
  output \max_ctr_reg[6]_0 ;
  output \max_ctr_reg[39]_0 ;
  output \max_ctr_reg[7]_0 ;
  output \max_ctr_reg[40]_0 ;
  output \max_ctr_reg[8]_0 ;
  output \max_ctr_reg[41]_0 ;
  output \max_ctr_reg[9]_0 ;
  output \max_ctr_reg[42]_0 ;
  output \max_ctr_reg[10]_0 ;
  output \max_ctr_reg[43]_0 ;
  output \max_ctr_reg[11]_0 ;
  output \max_ctr_reg[44]_0 ;
  output \max_ctr_reg[12]_0 ;
  output \max_ctr_reg[45]_0 ;
  output \max_ctr_reg[13]_0 ;
  output \max_ctr_reg[46]_0 ;
  output \max_ctr_reg[14]_0 ;
  output \max_ctr_reg[47]_0 ;
  output \max_ctr_reg[15]_0 ;
  output \max_ctr_reg[48]_0 ;
  output \max_ctr_reg[16]_0 ;
  output \max_ctr_reg[49]_0 ;
  output \max_ctr_reg[17]_0 ;
  output \max_ctr_reg[50]_0 ;
  output \max_ctr_reg[18]_0 ;
  output \max_ctr_reg[51]_0 ;
  output \max_ctr_reg[19]_0 ;
  output \max_ctr_reg[52]_0 ;
  output \max_ctr_reg[20]_0 ;
  output \max_ctr_reg[53]_0 ;
  output \max_ctr_reg[21]_0 ;
  output \max_ctr_reg[54]_0 ;
  output \max_ctr_reg[22]_0 ;
  output \max_ctr_reg[55]_0 ;
  output \max_ctr_reg[23]_0 ;
  output \max_ctr_reg[56]_0 ;
  output \max_ctr_reg[24]_0 ;
  output \max_ctr_reg[57]_0 ;
  output \max_ctr_reg[25]_0 ;
  output \max_ctr_reg[58]_0 ;
  output \max_ctr_reg[26]_0 ;
  output \max_ctr_reg[59]_0 ;
  output \max_ctr_reg[27]_0 ;
  output \max_ctr_reg[60]_0 ;
  output \max_ctr_reg[28]_0 ;
  output \max_ctr_reg[61]_0 ;
  output \max_ctr_reg[29]_0 ;
  output \max_ctr_reg[62]_0 ;
  output \max_ctr_reg[30]_0 ;
  output \max_ctr_reg[63]_0 ;
  output \max_ctr_reg[31]_0 ;
  input RST_ACTIVE;
  input mon_clk;
  input rd_en;
  input ap_continue_reg;
  input dataflow_en;
  input ap_done_reg;
  input \sample_data_reg[0]_i_4 ;
  input \sample_data_reg[0]_i_4_0 ;
  input [63:0]Q;
  input \sample_data_reg[0]_i_4_1 ;
  input [31:0]data12;
  input [6:0]S;
  input [7:0]\sample_data_reg[15]_i_4 ;
  input [7:0]\sample_data_reg[23]_i_4 ;
  input [7:0]\sample_data_reg[31]_i_10 ;
  input start_pulse;

  wire [63:0]Q;
  wire RST_ACTIVE;
  wire [6:0]S;
  wire ap_continue_reg;
  wire ap_done_reg;
  wire \counter[0]_i_2_n_0 ;
  wire [63:0]counter_reg;
  wire \counter_reg[0]_i_1_n_0 ;
  wire \counter_reg[0]_i_1_n_1 ;
  wire \counter_reg[0]_i_1_n_10 ;
  wire \counter_reg[0]_i_1_n_11 ;
  wire \counter_reg[0]_i_1_n_12 ;
  wire \counter_reg[0]_i_1_n_13 ;
  wire \counter_reg[0]_i_1_n_14 ;
  wire \counter_reg[0]_i_1_n_15 ;
  wire \counter_reg[0]_i_1_n_2 ;
  wire \counter_reg[0]_i_1_n_3 ;
  wire \counter_reg[0]_i_1_n_4 ;
  wire \counter_reg[0]_i_1_n_5 ;
  wire \counter_reg[0]_i_1_n_6 ;
  wire \counter_reg[0]_i_1_n_7 ;
  wire \counter_reg[0]_i_1_n_8 ;
  wire \counter_reg[0]_i_1_n_9 ;
  wire \counter_reg[16]_i_1_n_0 ;
  wire \counter_reg[16]_i_1_n_1 ;
  wire \counter_reg[16]_i_1_n_10 ;
  wire \counter_reg[16]_i_1_n_11 ;
  wire \counter_reg[16]_i_1_n_12 ;
  wire \counter_reg[16]_i_1_n_13 ;
  wire \counter_reg[16]_i_1_n_14 ;
  wire \counter_reg[16]_i_1_n_15 ;
  wire \counter_reg[16]_i_1_n_2 ;
  wire \counter_reg[16]_i_1_n_3 ;
  wire \counter_reg[16]_i_1_n_4 ;
  wire \counter_reg[16]_i_1_n_5 ;
  wire \counter_reg[16]_i_1_n_6 ;
  wire \counter_reg[16]_i_1_n_7 ;
  wire \counter_reg[16]_i_1_n_8 ;
  wire \counter_reg[16]_i_1_n_9 ;
  wire \counter_reg[24]_i_1_n_0 ;
  wire \counter_reg[24]_i_1_n_1 ;
  wire \counter_reg[24]_i_1_n_10 ;
  wire \counter_reg[24]_i_1_n_11 ;
  wire \counter_reg[24]_i_1_n_12 ;
  wire \counter_reg[24]_i_1_n_13 ;
  wire \counter_reg[24]_i_1_n_14 ;
  wire \counter_reg[24]_i_1_n_15 ;
  wire \counter_reg[24]_i_1_n_2 ;
  wire \counter_reg[24]_i_1_n_3 ;
  wire \counter_reg[24]_i_1_n_4 ;
  wire \counter_reg[24]_i_1_n_5 ;
  wire \counter_reg[24]_i_1_n_6 ;
  wire \counter_reg[24]_i_1_n_7 ;
  wire \counter_reg[24]_i_1_n_8 ;
  wire \counter_reg[24]_i_1_n_9 ;
  wire \counter_reg[32]_i_1_n_0 ;
  wire \counter_reg[32]_i_1_n_1 ;
  wire \counter_reg[32]_i_1_n_10 ;
  wire \counter_reg[32]_i_1_n_11 ;
  wire \counter_reg[32]_i_1_n_12 ;
  wire \counter_reg[32]_i_1_n_13 ;
  wire \counter_reg[32]_i_1_n_14 ;
  wire \counter_reg[32]_i_1_n_15 ;
  wire \counter_reg[32]_i_1_n_2 ;
  wire \counter_reg[32]_i_1_n_3 ;
  wire \counter_reg[32]_i_1_n_4 ;
  wire \counter_reg[32]_i_1_n_5 ;
  wire \counter_reg[32]_i_1_n_6 ;
  wire \counter_reg[32]_i_1_n_7 ;
  wire \counter_reg[32]_i_1_n_8 ;
  wire \counter_reg[32]_i_1_n_9 ;
  wire \counter_reg[40]_i_1_n_0 ;
  wire \counter_reg[40]_i_1_n_1 ;
  wire \counter_reg[40]_i_1_n_10 ;
  wire \counter_reg[40]_i_1_n_11 ;
  wire \counter_reg[40]_i_1_n_12 ;
  wire \counter_reg[40]_i_1_n_13 ;
  wire \counter_reg[40]_i_1_n_14 ;
  wire \counter_reg[40]_i_1_n_15 ;
  wire \counter_reg[40]_i_1_n_2 ;
  wire \counter_reg[40]_i_1_n_3 ;
  wire \counter_reg[40]_i_1_n_4 ;
  wire \counter_reg[40]_i_1_n_5 ;
  wire \counter_reg[40]_i_1_n_6 ;
  wire \counter_reg[40]_i_1_n_7 ;
  wire \counter_reg[40]_i_1_n_8 ;
  wire \counter_reg[40]_i_1_n_9 ;
  wire \counter_reg[48]_i_1_n_0 ;
  wire \counter_reg[48]_i_1_n_1 ;
  wire \counter_reg[48]_i_1_n_10 ;
  wire \counter_reg[48]_i_1_n_11 ;
  wire \counter_reg[48]_i_1_n_12 ;
  wire \counter_reg[48]_i_1_n_13 ;
  wire \counter_reg[48]_i_1_n_14 ;
  wire \counter_reg[48]_i_1_n_15 ;
  wire \counter_reg[48]_i_1_n_2 ;
  wire \counter_reg[48]_i_1_n_3 ;
  wire \counter_reg[48]_i_1_n_4 ;
  wire \counter_reg[48]_i_1_n_5 ;
  wire \counter_reg[48]_i_1_n_6 ;
  wire \counter_reg[48]_i_1_n_7 ;
  wire \counter_reg[48]_i_1_n_8 ;
  wire \counter_reg[48]_i_1_n_9 ;
  wire \counter_reg[56]_i_1_n_1 ;
  wire \counter_reg[56]_i_1_n_10 ;
  wire \counter_reg[56]_i_1_n_11 ;
  wire \counter_reg[56]_i_1_n_12 ;
  wire \counter_reg[56]_i_1_n_13 ;
  wire \counter_reg[56]_i_1_n_14 ;
  wire \counter_reg[56]_i_1_n_15 ;
  wire \counter_reg[56]_i_1_n_2 ;
  wire \counter_reg[56]_i_1_n_3 ;
  wire \counter_reg[56]_i_1_n_4 ;
  wire \counter_reg[56]_i_1_n_5 ;
  wire \counter_reg[56]_i_1_n_6 ;
  wire \counter_reg[56]_i_1_n_7 ;
  wire \counter_reg[56]_i_1_n_8 ;
  wire \counter_reg[56]_i_1_n_9 ;
  wire \counter_reg[8]_i_1_n_0 ;
  wire \counter_reg[8]_i_1_n_1 ;
  wire \counter_reg[8]_i_1_n_10 ;
  wire \counter_reg[8]_i_1_n_11 ;
  wire \counter_reg[8]_i_1_n_12 ;
  wire \counter_reg[8]_i_1_n_13 ;
  wire \counter_reg[8]_i_1_n_14 ;
  wire \counter_reg[8]_i_1_n_15 ;
  wire \counter_reg[8]_i_1_n_2 ;
  wire \counter_reg[8]_i_1_n_3 ;
  wire \counter_reg[8]_i_1_n_4 ;
  wire \counter_reg[8]_i_1_n_5 ;
  wire \counter_reg[8]_i_1_n_6 ;
  wire \counter_reg[8]_i_1_n_7 ;
  wire \counter_reg[8]_i_1_n_8 ;
  wire \counter_reg[8]_i_1_n_9 ;
  wire [31:0]data12;
  wire dataflow_en;
  wire empty;
  wire fifo_minmax_n_1;
  wire fifo_minmax_n_10;
  wire fifo_minmax_n_11;
  wire fifo_minmax_n_12;
  wire fifo_minmax_n_13;
  wire fifo_minmax_n_14;
  wire fifo_minmax_n_15;
  wire fifo_minmax_n_16;
  wire fifo_minmax_n_17;
  wire fifo_minmax_n_18;
  wire fifo_minmax_n_19;
  wire fifo_minmax_n_2;
  wire fifo_minmax_n_20;
  wire fifo_minmax_n_21;
  wire fifo_minmax_n_22;
  wire fifo_minmax_n_23;
  wire fifo_minmax_n_24;
  wire fifo_minmax_n_25;
  wire fifo_minmax_n_26;
  wire fifo_minmax_n_27;
  wire fifo_minmax_n_28;
  wire fifo_minmax_n_29;
  wire fifo_minmax_n_3;
  wire fifo_minmax_n_30;
  wire fifo_minmax_n_31;
  wire fifo_minmax_n_32;
  wire fifo_minmax_n_33;
  wire fifo_minmax_n_34;
  wire fifo_minmax_n_35;
  wire fifo_minmax_n_36;
  wire fifo_minmax_n_37;
  wire fifo_minmax_n_38;
  wire fifo_minmax_n_39;
  wire fifo_minmax_n_4;
  wire fifo_minmax_n_40;
  wire fifo_minmax_n_41;
  wire fifo_minmax_n_42;
  wire fifo_minmax_n_43;
  wire fifo_minmax_n_44;
  wire fifo_minmax_n_45;
  wire fifo_minmax_n_46;
  wire fifo_minmax_n_47;
  wire fifo_minmax_n_48;
  wire fifo_minmax_n_49;
  wire fifo_minmax_n_5;
  wire fifo_minmax_n_50;
  wire fifo_minmax_n_51;
  wire fifo_minmax_n_52;
  wire fifo_minmax_n_53;
  wire fifo_minmax_n_54;
  wire fifo_minmax_n_55;
  wire fifo_minmax_n_56;
  wire fifo_minmax_n_57;
  wire fifo_minmax_n_58;
  wire fifo_minmax_n_59;
  wire fifo_minmax_n_6;
  wire fifo_minmax_n_60;
  wire fifo_minmax_n_61;
  wire fifo_minmax_n_62;
  wire fifo_minmax_n_63;
  wire fifo_minmax_n_64;
  wire fifo_minmax_n_67;
  wire fifo_minmax_n_68;
  wire fifo_minmax_n_69;
  wire fifo_minmax_n_7;
  wire fifo_minmax_n_70;
  wire fifo_minmax_n_71;
  wire fifo_minmax_n_72;
  wire fifo_minmax_n_73;
  wire fifo_minmax_n_74;
  wire fifo_minmax_n_75;
  wire fifo_minmax_n_76;
  wire fifo_minmax_n_77;
  wire fifo_minmax_n_78;
  wire fifo_minmax_n_79;
  wire fifo_minmax_n_8;
  wire fifo_minmax_n_80;
  wire fifo_minmax_n_81;
  wire fifo_minmax_n_82;
  wire fifo_minmax_n_9;
  wire max_ctr0;
  wire max_ctr1;
  wire max_ctr1_carry__0_i_10_n_0;
  wire max_ctr1_carry__0_i_11_n_0;
  wire max_ctr1_carry__0_i_12_n_0;
  wire max_ctr1_carry__0_i_13_n_0;
  wire max_ctr1_carry__0_i_14_n_0;
  wire max_ctr1_carry__0_i_15_n_0;
  wire max_ctr1_carry__0_i_16_n_0;
  wire max_ctr1_carry__0_i_1_n_0;
  wire max_ctr1_carry__0_i_2_n_0;
  wire max_ctr1_carry__0_i_3_n_0;
  wire max_ctr1_carry__0_i_4_n_0;
  wire max_ctr1_carry__0_i_5_n_0;
  wire max_ctr1_carry__0_i_6_n_0;
  wire max_ctr1_carry__0_i_7_n_0;
  wire max_ctr1_carry__0_i_8_n_0;
  wire max_ctr1_carry__0_i_9_n_0;
  wire max_ctr1_carry__0_n_0;
  wire max_ctr1_carry__0_n_1;
  wire max_ctr1_carry__0_n_2;
  wire max_ctr1_carry__0_n_3;
  wire max_ctr1_carry__0_n_4;
  wire max_ctr1_carry__0_n_5;
  wire max_ctr1_carry__0_n_6;
  wire max_ctr1_carry__0_n_7;
  wire max_ctr1_carry__1_i_10_n_0;
  wire max_ctr1_carry__1_i_11_n_0;
  wire max_ctr1_carry__1_i_12_n_0;
  wire max_ctr1_carry__1_i_13_n_0;
  wire max_ctr1_carry__1_i_14_n_0;
  wire max_ctr1_carry__1_i_15_n_0;
  wire max_ctr1_carry__1_i_16_n_0;
  wire max_ctr1_carry__1_i_1_n_0;
  wire max_ctr1_carry__1_i_2_n_0;
  wire max_ctr1_carry__1_i_3_n_0;
  wire max_ctr1_carry__1_i_4_n_0;
  wire max_ctr1_carry__1_i_5_n_0;
  wire max_ctr1_carry__1_i_6_n_0;
  wire max_ctr1_carry__1_i_7_n_0;
  wire max_ctr1_carry__1_i_8_n_0;
  wire max_ctr1_carry__1_i_9_n_0;
  wire max_ctr1_carry__1_n_0;
  wire max_ctr1_carry__1_n_1;
  wire max_ctr1_carry__1_n_2;
  wire max_ctr1_carry__1_n_3;
  wire max_ctr1_carry__1_n_4;
  wire max_ctr1_carry__1_n_5;
  wire max_ctr1_carry__1_n_6;
  wire max_ctr1_carry__1_n_7;
  wire max_ctr1_carry__2_i_13_n_0;
  wire max_ctr1_carry__2_i_14_n_0;
  wire max_ctr1_carry__2_i_15_n_0;
  wire max_ctr1_carry__2_i_16_n_0;
  wire max_ctr1_carry__2_i_5_n_0;
  wire max_ctr1_carry__2_i_6_n_0;
  wire max_ctr1_carry__2_i_7_n_0;
  wire max_ctr1_carry__2_i_8_n_0;
  wire max_ctr1_carry__2_n_1;
  wire max_ctr1_carry__2_n_2;
  wire max_ctr1_carry__2_n_3;
  wire max_ctr1_carry__2_n_4;
  wire max_ctr1_carry__2_n_5;
  wire max_ctr1_carry__2_n_6;
  wire max_ctr1_carry__2_n_7;
  wire max_ctr1_carry_i_10_n_0;
  wire max_ctr1_carry_i_11_n_0;
  wire max_ctr1_carry_i_12_n_0;
  wire max_ctr1_carry_i_13_n_0;
  wire max_ctr1_carry_i_14_n_0;
  wire max_ctr1_carry_i_15_n_0;
  wire max_ctr1_carry_i_16_n_0;
  wire max_ctr1_carry_i_1_n_0;
  wire max_ctr1_carry_i_2_n_0;
  wire max_ctr1_carry_i_3_n_0;
  wire max_ctr1_carry_i_4_n_0;
  wire max_ctr1_carry_i_5_n_0;
  wire max_ctr1_carry_i_6_n_0;
  wire max_ctr1_carry_i_7_n_0;
  wire max_ctr1_carry_i_8_n_0;
  wire max_ctr1_carry_i_9_n_0;
  wire max_ctr1_carry_n_0;
  wire max_ctr1_carry_n_1;
  wire max_ctr1_carry_n_2;
  wire max_ctr1_carry_n_3;
  wire max_ctr1_carry_n_4;
  wire max_ctr1_carry_n_5;
  wire max_ctr1_carry_n_6;
  wire max_ctr1_carry_n_7;
  wire \max_ctr_reg[0]_0 ;
  wire \max_ctr_reg[10]_0 ;
  wire \max_ctr_reg[11]_0 ;
  wire \max_ctr_reg[12]_0 ;
  wire \max_ctr_reg[13]_0 ;
  wire \max_ctr_reg[14]_0 ;
  wire \max_ctr_reg[15]_0 ;
  wire \max_ctr_reg[16]_0 ;
  wire \max_ctr_reg[17]_0 ;
  wire \max_ctr_reg[18]_0 ;
  wire \max_ctr_reg[19]_0 ;
  wire \max_ctr_reg[1]_0 ;
  wire \max_ctr_reg[20]_0 ;
  wire \max_ctr_reg[21]_0 ;
  wire \max_ctr_reg[22]_0 ;
  wire \max_ctr_reg[23]_0 ;
  wire \max_ctr_reg[24]_0 ;
  wire \max_ctr_reg[25]_0 ;
  wire \max_ctr_reg[26]_0 ;
  wire \max_ctr_reg[27]_0 ;
  wire \max_ctr_reg[28]_0 ;
  wire \max_ctr_reg[29]_0 ;
  wire \max_ctr_reg[2]_0 ;
  wire \max_ctr_reg[30]_0 ;
  wire \max_ctr_reg[31]_0 ;
  wire \max_ctr_reg[32]_0 ;
  wire \max_ctr_reg[33]_0 ;
  wire \max_ctr_reg[34]_0 ;
  wire \max_ctr_reg[35]_0 ;
  wire \max_ctr_reg[36]_0 ;
  wire \max_ctr_reg[37]_0 ;
  wire \max_ctr_reg[38]_0 ;
  wire \max_ctr_reg[39]_0 ;
  wire \max_ctr_reg[3]_0 ;
  wire \max_ctr_reg[40]_0 ;
  wire \max_ctr_reg[41]_0 ;
  wire \max_ctr_reg[42]_0 ;
  wire \max_ctr_reg[43]_0 ;
  wire \max_ctr_reg[44]_0 ;
  wire \max_ctr_reg[45]_0 ;
  wire \max_ctr_reg[46]_0 ;
  wire \max_ctr_reg[47]_0 ;
  wire \max_ctr_reg[48]_0 ;
  wire \max_ctr_reg[49]_0 ;
  wire \max_ctr_reg[4]_0 ;
  wire \max_ctr_reg[50]_0 ;
  wire \max_ctr_reg[51]_0 ;
  wire \max_ctr_reg[52]_0 ;
  wire \max_ctr_reg[53]_0 ;
  wire \max_ctr_reg[54]_0 ;
  wire \max_ctr_reg[55]_0 ;
  wire \max_ctr_reg[56]_0 ;
  wire \max_ctr_reg[57]_0 ;
  wire \max_ctr_reg[58]_0 ;
  wire \max_ctr_reg[59]_0 ;
  wire \max_ctr_reg[5]_0 ;
  wire \max_ctr_reg[60]_0 ;
  wire \max_ctr_reg[61]_0 ;
  wire \max_ctr_reg[62]_0 ;
  wire \max_ctr_reg[63]_0 ;
  wire \max_ctr_reg[6]_0 ;
  wire \max_ctr_reg[7]_0 ;
  wire \max_ctr_reg[8]_0 ;
  wire \max_ctr_reg[9]_0 ;
  wire min_ctr0;
  wire min_ctr1;
  wire min_ctr1_carry__0_i_10_n_0;
  wire min_ctr1_carry__0_i_11_n_0;
  wire min_ctr1_carry__0_i_12_n_0;
  wire min_ctr1_carry__0_i_13_n_0;
  wire min_ctr1_carry__0_i_14_n_0;
  wire min_ctr1_carry__0_i_15_n_0;
  wire min_ctr1_carry__0_i_16_n_0;
  wire min_ctr1_carry__0_i_1_n_0;
  wire min_ctr1_carry__0_i_2_n_0;
  wire min_ctr1_carry__0_i_3_n_0;
  wire min_ctr1_carry__0_i_4_n_0;
  wire min_ctr1_carry__0_i_5_n_0;
  wire min_ctr1_carry__0_i_6_n_0;
  wire min_ctr1_carry__0_i_7_n_0;
  wire min_ctr1_carry__0_i_8_n_0;
  wire min_ctr1_carry__0_i_9_n_0;
  wire min_ctr1_carry__0_n_0;
  wire min_ctr1_carry__0_n_1;
  wire min_ctr1_carry__0_n_2;
  wire min_ctr1_carry__0_n_3;
  wire min_ctr1_carry__0_n_4;
  wire min_ctr1_carry__0_n_5;
  wire min_ctr1_carry__0_n_6;
  wire min_ctr1_carry__0_n_7;
  wire min_ctr1_carry__1_i_10_n_0;
  wire min_ctr1_carry__1_i_11_n_0;
  wire min_ctr1_carry__1_i_12_n_0;
  wire min_ctr1_carry__1_i_13_n_0;
  wire min_ctr1_carry__1_i_14_n_0;
  wire min_ctr1_carry__1_i_15_n_0;
  wire min_ctr1_carry__1_i_16_n_0;
  wire min_ctr1_carry__1_i_1_n_0;
  wire min_ctr1_carry__1_i_2_n_0;
  wire min_ctr1_carry__1_i_3_n_0;
  wire min_ctr1_carry__1_i_4_n_0;
  wire min_ctr1_carry__1_i_5_n_0;
  wire min_ctr1_carry__1_i_6_n_0;
  wire min_ctr1_carry__1_i_7_n_0;
  wire min_ctr1_carry__1_i_8_n_0;
  wire min_ctr1_carry__1_i_9_n_0;
  wire min_ctr1_carry__1_n_0;
  wire min_ctr1_carry__1_n_1;
  wire min_ctr1_carry__1_n_2;
  wire min_ctr1_carry__1_n_3;
  wire min_ctr1_carry__1_n_4;
  wire min_ctr1_carry__1_n_5;
  wire min_ctr1_carry__1_n_6;
  wire min_ctr1_carry__1_n_7;
  wire min_ctr1_carry__2_i_13_n_0;
  wire min_ctr1_carry__2_i_14_n_0;
  wire min_ctr1_carry__2_i_15_n_0;
  wire min_ctr1_carry__2_i_16_n_0;
  wire min_ctr1_carry__2_i_5_n_0;
  wire min_ctr1_carry__2_i_6_n_0;
  wire min_ctr1_carry__2_i_7_n_0;
  wire min_ctr1_carry__2_i_8_n_0;
  wire min_ctr1_carry__2_n_1;
  wire min_ctr1_carry__2_n_2;
  wire min_ctr1_carry__2_n_3;
  wire min_ctr1_carry__2_n_4;
  wire min_ctr1_carry__2_n_5;
  wire min_ctr1_carry__2_n_6;
  wire min_ctr1_carry__2_n_7;
  wire min_ctr1_carry_i_10_n_0;
  wire min_ctr1_carry_i_11_n_0;
  wire min_ctr1_carry_i_12_n_0;
  wire min_ctr1_carry_i_13_n_0;
  wire min_ctr1_carry_i_14_n_0;
  wire min_ctr1_carry_i_15_n_0;
  wire min_ctr1_carry_i_16_n_0;
  wire min_ctr1_carry_i_1_n_0;
  wire min_ctr1_carry_i_2_n_0;
  wire min_ctr1_carry_i_3_n_0;
  wire min_ctr1_carry_i_4_n_0;
  wire min_ctr1_carry_i_5_n_0;
  wire min_ctr1_carry_i_6_n_0;
  wire min_ctr1_carry_i_7_n_0;
  wire min_ctr1_carry_i_8_n_0;
  wire min_ctr1_carry_i_9_n_0;
  wire min_ctr1_carry_n_0;
  wire min_ctr1_carry_n_1;
  wire min_ctr1_carry_n_2;
  wire min_ctr1_carry_n_3;
  wire min_ctr1_carry_n_4;
  wire min_ctr1_carry_n_5;
  wire min_ctr1_carry_n_6;
  wire min_ctr1_carry_n_7;
  wire [63:0]\minmax_data[0]_0 ;
  wire [63:0]\minmax_data[1]_1 ;
  wire mon_clk;
  wire rd_en;
  wire \sample_data_reg[0]_i_4 ;
  wire \sample_data_reg[0]_i_4_0 ;
  wire \sample_data_reg[0]_i_4_1 ;
  wire [7:0]\sample_data_reg[15]_i_4 ;
  wire [7:0]\sample_data_reg[23]_i_4 ;
  wire [7:0]\sample_data_reg[31]_i_10 ;
  wire start_pulse;
  wire [63:0]tx_length;
  wire tx_length_carry__0_n_0;
  wire tx_length_carry__0_n_1;
  wire tx_length_carry__0_n_2;
  wire tx_length_carry__0_n_3;
  wire tx_length_carry__0_n_4;
  wire tx_length_carry__0_n_5;
  wire tx_length_carry__0_n_6;
  wire tx_length_carry__0_n_7;
  wire tx_length_carry__1_n_0;
  wire tx_length_carry__1_n_1;
  wire tx_length_carry__1_n_2;
  wire tx_length_carry__1_n_3;
  wire tx_length_carry__1_n_4;
  wire tx_length_carry__1_n_5;
  wire tx_length_carry__1_n_6;
  wire tx_length_carry__1_n_7;
  wire tx_length_carry__2_n_0;
  wire tx_length_carry__2_n_1;
  wire tx_length_carry__2_n_2;
  wire tx_length_carry__2_n_3;
  wire tx_length_carry__2_n_4;
  wire tx_length_carry__2_n_5;
  wire tx_length_carry__2_n_6;
  wire tx_length_carry__2_n_7;
  wire tx_length_carry__3_n_0;
  wire tx_length_carry__3_n_1;
  wire tx_length_carry__3_n_2;
  wire tx_length_carry__3_n_3;
  wire tx_length_carry__3_n_4;
  wire tx_length_carry__3_n_5;
  wire tx_length_carry__3_n_6;
  wire tx_length_carry__3_n_7;
  wire tx_length_carry__4_n_0;
  wire tx_length_carry__4_n_1;
  wire tx_length_carry__4_n_2;
  wire tx_length_carry__4_n_3;
  wire tx_length_carry__4_n_4;
  wire tx_length_carry__4_n_5;
  wire tx_length_carry__4_n_6;
  wire tx_length_carry__4_n_7;
  wire tx_length_carry__5_n_0;
  wire tx_length_carry__5_n_1;
  wire tx_length_carry__5_n_2;
  wire tx_length_carry__5_n_3;
  wire tx_length_carry__5_n_4;
  wire tx_length_carry__5_n_5;
  wire tx_length_carry__5_n_6;
  wire tx_length_carry__5_n_7;
  wire tx_length_carry__6_n_1;
  wire tx_length_carry__6_n_2;
  wire tx_length_carry__6_n_3;
  wire tx_length_carry__6_n_4;
  wire tx_length_carry__6_n_5;
  wire tx_length_carry__6_n_6;
  wire tx_length_carry__6_n_7;
  wire tx_length_carry_n_0;
  wire tx_length_carry_n_1;
  wire tx_length_carry_n_2;
  wire tx_length_carry_n_3;
  wire tx_length_carry_n_4;
  wire tx_length_carry_n_5;
  wire tx_length_carry_n_6;
  wire tx_length_carry_n_7;
  wire [7:7]\NLW_counter_reg[56]_i_1_CO_UNCONNECTED ;
  wire [7:0]NLW_max_ctr1_carry_O_UNCONNECTED;
  wire [7:0]NLW_max_ctr1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_max_ctr1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_max_ctr1_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_min_ctr1_carry_O_UNCONNECTED;
  wire [7:0]NLW_min_ctr1_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_min_ctr1_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_min_ctr1_carry__2_O_UNCONNECTED;
  wire [7:7]NLW_tx_length_carry__6_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_2 
       (.I0(counter_reg[0]),
        .O(\counter[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_15 ),
        .Q(counter_reg[0]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\counter_reg[0]_i_1_n_0 ,\counter_reg[0]_i_1_n_1 ,\counter_reg[0]_i_1_n_2 ,\counter_reg[0]_i_1_n_3 ,\counter_reg[0]_i_1_n_4 ,\counter_reg[0]_i_1_n_5 ,\counter_reg[0]_i_1_n_6 ,\counter_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_reg[0]_i_1_n_8 ,\counter_reg[0]_i_1_n_9 ,\counter_reg[0]_i_1_n_10 ,\counter_reg[0]_i_1_n_11 ,\counter_reg[0]_i_1_n_12 ,\counter_reg[0]_i_1_n_13 ,\counter_reg[0]_i_1_n_14 ,\counter_reg[0]_i_1_n_15 }),
        .S({counter_reg[7:1],\counter[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[10] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_13 ),
        .Q(counter_reg[10]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[11] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_12 ),
        .Q(counter_reg[11]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[12] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_11 ),
        .Q(counter_reg[12]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[13] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_10 ),
        .Q(counter_reg[13]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[14] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_9 ),
        .Q(counter_reg[14]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[15] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_8 ),
        .Q(counter_reg[15]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[16] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_15 ),
        .Q(counter_reg[16]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[16]_i_1 
       (.CI(\counter_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\counter_reg[16]_i_1_n_0 ,\counter_reg[16]_i_1_n_1 ,\counter_reg[16]_i_1_n_2 ,\counter_reg[16]_i_1_n_3 ,\counter_reg[16]_i_1_n_4 ,\counter_reg[16]_i_1_n_5 ,\counter_reg[16]_i_1_n_6 ,\counter_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[16]_i_1_n_8 ,\counter_reg[16]_i_1_n_9 ,\counter_reg[16]_i_1_n_10 ,\counter_reg[16]_i_1_n_11 ,\counter_reg[16]_i_1_n_12 ,\counter_reg[16]_i_1_n_13 ,\counter_reg[16]_i_1_n_14 ,\counter_reg[16]_i_1_n_15 }),
        .S(counter_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[17] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_14 ),
        .Q(counter_reg[17]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[18] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_13 ),
        .Q(counter_reg[18]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[19] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_12 ),
        .Q(counter_reg[19]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_14 ),
        .Q(counter_reg[1]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[20] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_11 ),
        .Q(counter_reg[20]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[21] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_10 ),
        .Q(counter_reg[21]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[22] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_9 ),
        .Q(counter_reg[22]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[23] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[16]_i_1_n_8 ),
        .Q(counter_reg[23]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[24] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_15 ),
        .Q(counter_reg[24]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[24]_i_1 
       (.CI(\counter_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\counter_reg[24]_i_1_n_0 ,\counter_reg[24]_i_1_n_1 ,\counter_reg[24]_i_1_n_2 ,\counter_reg[24]_i_1_n_3 ,\counter_reg[24]_i_1_n_4 ,\counter_reg[24]_i_1_n_5 ,\counter_reg[24]_i_1_n_6 ,\counter_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[24]_i_1_n_8 ,\counter_reg[24]_i_1_n_9 ,\counter_reg[24]_i_1_n_10 ,\counter_reg[24]_i_1_n_11 ,\counter_reg[24]_i_1_n_12 ,\counter_reg[24]_i_1_n_13 ,\counter_reg[24]_i_1_n_14 ,\counter_reg[24]_i_1_n_15 }),
        .S(counter_reg[31:24]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[25] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_14 ),
        .Q(counter_reg[25]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[26] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_13 ),
        .Q(counter_reg[26]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[27] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_12 ),
        .Q(counter_reg[27]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[28] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_11 ),
        .Q(counter_reg[28]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[29] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_10 ),
        .Q(counter_reg[29]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_13 ),
        .Q(counter_reg[2]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[30] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_9 ),
        .Q(counter_reg[30]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[31] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[24]_i_1_n_8 ),
        .Q(counter_reg[31]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[32] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_15 ),
        .Q(counter_reg[32]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[32]_i_1 
       (.CI(\counter_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\counter_reg[32]_i_1_n_0 ,\counter_reg[32]_i_1_n_1 ,\counter_reg[32]_i_1_n_2 ,\counter_reg[32]_i_1_n_3 ,\counter_reg[32]_i_1_n_4 ,\counter_reg[32]_i_1_n_5 ,\counter_reg[32]_i_1_n_6 ,\counter_reg[32]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[32]_i_1_n_8 ,\counter_reg[32]_i_1_n_9 ,\counter_reg[32]_i_1_n_10 ,\counter_reg[32]_i_1_n_11 ,\counter_reg[32]_i_1_n_12 ,\counter_reg[32]_i_1_n_13 ,\counter_reg[32]_i_1_n_14 ,\counter_reg[32]_i_1_n_15 }),
        .S(counter_reg[39:32]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[33] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_14 ),
        .Q(counter_reg[33]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[34] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_13 ),
        .Q(counter_reg[34]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[35] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_12 ),
        .Q(counter_reg[35]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[36] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_11 ),
        .Q(counter_reg[36]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[37] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_10 ),
        .Q(counter_reg[37]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[38] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_9 ),
        .Q(counter_reg[38]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[39] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[32]_i_1_n_8 ),
        .Q(counter_reg[39]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_12 ),
        .Q(counter_reg[3]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[40] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_15 ),
        .Q(counter_reg[40]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[40]_i_1 
       (.CI(\counter_reg[32]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\counter_reg[40]_i_1_n_0 ,\counter_reg[40]_i_1_n_1 ,\counter_reg[40]_i_1_n_2 ,\counter_reg[40]_i_1_n_3 ,\counter_reg[40]_i_1_n_4 ,\counter_reg[40]_i_1_n_5 ,\counter_reg[40]_i_1_n_6 ,\counter_reg[40]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[40]_i_1_n_8 ,\counter_reg[40]_i_1_n_9 ,\counter_reg[40]_i_1_n_10 ,\counter_reg[40]_i_1_n_11 ,\counter_reg[40]_i_1_n_12 ,\counter_reg[40]_i_1_n_13 ,\counter_reg[40]_i_1_n_14 ,\counter_reg[40]_i_1_n_15 }),
        .S(counter_reg[47:40]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[41] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_14 ),
        .Q(counter_reg[41]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[42] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_13 ),
        .Q(counter_reg[42]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[43] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_12 ),
        .Q(counter_reg[43]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[44] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_11 ),
        .Q(counter_reg[44]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[45] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_10 ),
        .Q(counter_reg[45]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[46] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_9 ),
        .Q(counter_reg[46]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[47] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[40]_i_1_n_8 ),
        .Q(counter_reg[47]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[48] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_15 ),
        .Q(counter_reg[48]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[48]_i_1 
       (.CI(\counter_reg[40]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\counter_reg[48]_i_1_n_0 ,\counter_reg[48]_i_1_n_1 ,\counter_reg[48]_i_1_n_2 ,\counter_reg[48]_i_1_n_3 ,\counter_reg[48]_i_1_n_4 ,\counter_reg[48]_i_1_n_5 ,\counter_reg[48]_i_1_n_6 ,\counter_reg[48]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[48]_i_1_n_8 ,\counter_reg[48]_i_1_n_9 ,\counter_reg[48]_i_1_n_10 ,\counter_reg[48]_i_1_n_11 ,\counter_reg[48]_i_1_n_12 ,\counter_reg[48]_i_1_n_13 ,\counter_reg[48]_i_1_n_14 ,\counter_reg[48]_i_1_n_15 }),
        .S(counter_reg[55:48]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[49] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_14 ),
        .Q(counter_reg[49]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_11 ),
        .Q(counter_reg[4]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[50] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_13 ),
        .Q(counter_reg[50]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[51] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_12 ),
        .Q(counter_reg[51]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[52] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_11 ),
        .Q(counter_reg[52]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[53] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_10 ),
        .Q(counter_reg[53]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[54] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_9 ),
        .Q(counter_reg[54]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[55] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[48]_i_1_n_8 ),
        .Q(counter_reg[55]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[56] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_15 ),
        .Q(counter_reg[56]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[56]_i_1 
       (.CI(\counter_reg[48]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_counter_reg[56]_i_1_CO_UNCONNECTED [7],\counter_reg[56]_i_1_n_1 ,\counter_reg[56]_i_1_n_2 ,\counter_reg[56]_i_1_n_3 ,\counter_reg[56]_i_1_n_4 ,\counter_reg[56]_i_1_n_5 ,\counter_reg[56]_i_1_n_6 ,\counter_reg[56]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[56]_i_1_n_8 ,\counter_reg[56]_i_1_n_9 ,\counter_reg[56]_i_1_n_10 ,\counter_reg[56]_i_1_n_11 ,\counter_reg[56]_i_1_n_12 ,\counter_reg[56]_i_1_n_13 ,\counter_reg[56]_i_1_n_14 ,\counter_reg[56]_i_1_n_15 }),
        .S(counter_reg[63:56]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[57] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_14 ),
        .Q(counter_reg[57]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[58] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_13 ),
        .Q(counter_reg[58]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[59] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_12 ),
        .Q(counter_reg[59]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_10 ),
        .Q(counter_reg[5]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[60] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_11 ),
        .Q(counter_reg[60]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[61] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_10 ),
        .Q(counter_reg[61]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[62] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_9 ),
        .Q(counter_reg[62]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[63] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[56]_i_1_n_8 ),
        .Q(counter_reg[63]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_9 ),
        .Q(counter_reg[6]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[0]_i_1_n_8 ),
        .Q(counter_reg[7]),
        .R(RST_ACTIVE));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[8] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_15 ),
        .Q(counter_reg[8]),
        .R(RST_ACTIVE));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \counter_reg[8]_i_1 
       (.CI(\counter_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\counter_reg[8]_i_1_n_0 ,\counter_reg[8]_i_1_n_1 ,\counter_reg[8]_i_1_n_2 ,\counter_reg[8]_i_1_n_3 ,\counter_reg[8]_i_1_n_4 ,\counter_reg[8]_i_1_n_5 ,\counter_reg[8]_i_1_n_6 ,\counter_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_reg[8]_i_1_n_8 ,\counter_reg[8]_i_1_n_9 ,\counter_reg[8]_i_1_n_10 ,\counter_reg[8]_i_1_n_11 ,\counter_reg[8]_i_1_n_12 ,\counter_reg[8]_i_1_n_13 ,\counter_reg[8]_i_1_n_14 ,\counter_reg[8]_i_1_n_15 }),
        .S(counter_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[9] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\counter_reg[8]_i_1_n_14 ),
        .Q(counter_reg[9]),
        .R(RST_ACTIVE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i fifo_minmax
       (.CO(min_ctr1),
        .DI({fifo_minmax_n_71,fifo_minmax_n_72,fifo_minmax_n_73,fifo_minmax_n_74}),
        .E(min_ctr0),
        .O(tx_length[63:56]),
        .Q(\minmax_data[0]_0 [63:56]),
        .RST_ACTIVE(RST_ACTIVE),
        .S({fifo_minmax_n_1,fifo_minmax_n_2,fifo_minmax_n_3,fifo_minmax_n_4,fifo_minmax_n_5,fifo_minmax_n_6,fifo_minmax_n_7,fifo_minmax_n_8}),
        .ap_continue_reg(ap_continue_reg),
        .ap_done_reg(ap_done_reg),
        .\counter_reg[15] ({fifo_minmax_n_49,fifo_minmax_n_50,fifo_minmax_n_51,fifo_minmax_n_52,fifo_minmax_n_53,fifo_minmax_n_54,fifo_minmax_n_55,fifo_minmax_n_56}),
        .\counter_reg[23] ({fifo_minmax_n_41,fifo_minmax_n_42,fifo_minmax_n_43,fifo_minmax_n_44,fifo_minmax_n_45,fifo_minmax_n_46,fifo_minmax_n_47,fifo_minmax_n_48}),
        .\counter_reg[31] ({fifo_minmax_n_33,fifo_minmax_n_34,fifo_minmax_n_35,fifo_minmax_n_36,fifo_minmax_n_37,fifo_minmax_n_38,fifo_minmax_n_39,fifo_minmax_n_40}),
        .\counter_reg[39] ({fifo_minmax_n_25,fifo_minmax_n_26,fifo_minmax_n_27,fifo_minmax_n_28,fifo_minmax_n_29,fifo_minmax_n_30,fifo_minmax_n_31,fifo_minmax_n_32}),
        .\counter_reg[47] ({fifo_minmax_n_17,fifo_minmax_n_18,fifo_minmax_n_19,fifo_minmax_n_20,fifo_minmax_n_21,fifo_minmax_n_22,fifo_minmax_n_23,fifo_minmax_n_24}),
        .\counter_reg[55] ({fifo_minmax_n_9,fifo_minmax_n_10,fifo_minmax_n_11,fifo_minmax_n_12,fifo_minmax_n_13,fifo_minmax_n_14,fifo_minmax_n_15,fifo_minmax_n_16}),
        .\counter_reg[7] ({fifo_minmax_n_57,fifo_minmax_n_58,fifo_minmax_n_59,fifo_minmax_n_60,fifo_minmax_n_61,fifo_minmax_n_62,fifo_minmax_n_63,fifo_minmax_n_64}),
        .dataflow_en(dataflow_en),
        .din(counter_reg),
        .empty(empty),
        .\gen_fwft.empty_fwft_i_reg (max_ctr0),
        .max_ctr1_carry__2(\minmax_data[1]_1 [63:56]),
        .\max_ctr_reg[0] (max_ctr1),
        .\max_ctr_reg[63] ({fifo_minmax_n_75,fifo_minmax_n_76,fifo_minmax_n_77,fifo_minmax_n_78}),
        .\max_ctr_reg[63]_0 ({fifo_minmax_n_79,fifo_minmax_n_80,fifo_minmax_n_81,fifo_minmax_n_82}),
        .\min_ctr_reg[63] ({fifo_minmax_n_67,fifo_minmax_n_68,fifo_minmax_n_69,fifo_minmax_n_70}),
        .mon_clk(mon_clk),
        .rd_en(rd_en),
        .start_pulse(start_pulse));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 max_ctr1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({max_ctr1_carry_n_0,max_ctr1_carry_n_1,max_ctr1_carry_n_2,max_ctr1_carry_n_3,max_ctr1_carry_n_4,max_ctr1_carry_n_5,max_ctr1_carry_n_6,max_ctr1_carry_n_7}),
        .DI({max_ctr1_carry_i_1_n_0,max_ctr1_carry_i_2_n_0,max_ctr1_carry_i_3_n_0,max_ctr1_carry_i_4_n_0,max_ctr1_carry_i_5_n_0,max_ctr1_carry_i_6_n_0,max_ctr1_carry_i_7_n_0,max_ctr1_carry_i_8_n_0}),
        .O(NLW_max_ctr1_carry_O_UNCONNECTED[7:0]),
        .S({max_ctr1_carry_i_9_n_0,max_ctr1_carry_i_10_n_0,max_ctr1_carry_i_11_n_0,max_ctr1_carry_i_12_n_0,max_ctr1_carry_i_13_n_0,max_ctr1_carry_i_14_n_0,max_ctr1_carry_i_15_n_0,max_ctr1_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 max_ctr1_carry__0
       (.CI(max_ctr1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({max_ctr1_carry__0_n_0,max_ctr1_carry__0_n_1,max_ctr1_carry__0_n_2,max_ctr1_carry__0_n_3,max_ctr1_carry__0_n_4,max_ctr1_carry__0_n_5,max_ctr1_carry__0_n_6,max_ctr1_carry__0_n_7}),
        .DI({max_ctr1_carry__0_i_1_n_0,max_ctr1_carry__0_i_2_n_0,max_ctr1_carry__0_i_3_n_0,max_ctr1_carry__0_i_4_n_0,max_ctr1_carry__0_i_5_n_0,max_ctr1_carry__0_i_6_n_0,max_ctr1_carry__0_i_7_n_0,max_ctr1_carry__0_i_8_n_0}),
        .O(NLW_max_ctr1_carry__0_O_UNCONNECTED[7:0]),
        .S({max_ctr1_carry__0_i_9_n_0,max_ctr1_carry__0_i_10_n_0,max_ctr1_carry__0_i_11_n_0,max_ctr1_carry__0_i_12_n_0,max_ctr1_carry__0_i_13_n_0,max_ctr1_carry__0_i_14_n_0,max_ctr1_carry__0_i_15_n_0,max_ctr1_carry__0_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_1
       (.I0(tx_length[31]),
        .I1(\minmax_data[1]_1 [31]),
        .I2(tx_length[30]),
        .I3(\minmax_data[1]_1 [30]),
        .O(max_ctr1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_10
       (.I0(\minmax_data[1]_1 [29]),
        .I1(tx_length[29]),
        .I2(\minmax_data[1]_1 [28]),
        .I3(tx_length[28]),
        .O(max_ctr1_carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_11
       (.I0(\minmax_data[1]_1 [27]),
        .I1(tx_length[27]),
        .I2(\minmax_data[1]_1 [26]),
        .I3(tx_length[26]),
        .O(max_ctr1_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_12
       (.I0(\minmax_data[1]_1 [25]),
        .I1(tx_length[25]),
        .I2(\minmax_data[1]_1 [24]),
        .I3(tx_length[24]),
        .O(max_ctr1_carry__0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_13
       (.I0(\minmax_data[1]_1 [23]),
        .I1(tx_length[23]),
        .I2(\minmax_data[1]_1 [22]),
        .I3(tx_length[22]),
        .O(max_ctr1_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_14
       (.I0(\minmax_data[1]_1 [21]),
        .I1(tx_length[21]),
        .I2(\minmax_data[1]_1 [20]),
        .I3(tx_length[20]),
        .O(max_ctr1_carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_15
       (.I0(\minmax_data[1]_1 [19]),
        .I1(tx_length[19]),
        .I2(\minmax_data[1]_1 [18]),
        .I3(tx_length[18]),
        .O(max_ctr1_carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_16
       (.I0(\minmax_data[1]_1 [17]),
        .I1(tx_length[17]),
        .I2(\minmax_data[1]_1 [16]),
        .I3(tx_length[16]),
        .O(max_ctr1_carry__0_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_2
       (.I0(tx_length[29]),
        .I1(\minmax_data[1]_1 [29]),
        .I2(tx_length[28]),
        .I3(\minmax_data[1]_1 [28]),
        .O(max_ctr1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_3
       (.I0(tx_length[27]),
        .I1(\minmax_data[1]_1 [27]),
        .I2(tx_length[26]),
        .I3(\minmax_data[1]_1 [26]),
        .O(max_ctr1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_4
       (.I0(tx_length[25]),
        .I1(\minmax_data[1]_1 [25]),
        .I2(tx_length[24]),
        .I3(\minmax_data[1]_1 [24]),
        .O(max_ctr1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_5
       (.I0(tx_length[23]),
        .I1(\minmax_data[1]_1 [23]),
        .I2(tx_length[22]),
        .I3(\minmax_data[1]_1 [22]),
        .O(max_ctr1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_6
       (.I0(tx_length[21]),
        .I1(\minmax_data[1]_1 [21]),
        .I2(tx_length[20]),
        .I3(\minmax_data[1]_1 [20]),
        .O(max_ctr1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_7
       (.I0(tx_length[19]),
        .I1(\minmax_data[1]_1 [19]),
        .I2(tx_length[18]),
        .I3(\minmax_data[1]_1 [18]),
        .O(max_ctr1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__0_i_8
       (.I0(tx_length[17]),
        .I1(\minmax_data[1]_1 [17]),
        .I2(tx_length[16]),
        .I3(\minmax_data[1]_1 [16]),
        .O(max_ctr1_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__0_i_9
       (.I0(\minmax_data[1]_1 [31]),
        .I1(tx_length[31]),
        .I2(\minmax_data[1]_1 [30]),
        .I3(tx_length[30]),
        .O(max_ctr1_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 max_ctr1_carry__1
       (.CI(max_ctr1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({max_ctr1_carry__1_n_0,max_ctr1_carry__1_n_1,max_ctr1_carry__1_n_2,max_ctr1_carry__1_n_3,max_ctr1_carry__1_n_4,max_ctr1_carry__1_n_5,max_ctr1_carry__1_n_6,max_ctr1_carry__1_n_7}),
        .DI({max_ctr1_carry__1_i_1_n_0,max_ctr1_carry__1_i_2_n_0,max_ctr1_carry__1_i_3_n_0,max_ctr1_carry__1_i_4_n_0,max_ctr1_carry__1_i_5_n_0,max_ctr1_carry__1_i_6_n_0,max_ctr1_carry__1_i_7_n_0,max_ctr1_carry__1_i_8_n_0}),
        .O(NLW_max_ctr1_carry__1_O_UNCONNECTED[7:0]),
        .S({max_ctr1_carry__1_i_9_n_0,max_ctr1_carry__1_i_10_n_0,max_ctr1_carry__1_i_11_n_0,max_ctr1_carry__1_i_12_n_0,max_ctr1_carry__1_i_13_n_0,max_ctr1_carry__1_i_14_n_0,max_ctr1_carry__1_i_15_n_0,max_ctr1_carry__1_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_1
       (.I0(tx_length[47]),
        .I1(\minmax_data[1]_1 [47]),
        .I2(tx_length[46]),
        .I3(\minmax_data[1]_1 [46]),
        .O(max_ctr1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_10
       (.I0(\minmax_data[1]_1 [45]),
        .I1(tx_length[45]),
        .I2(\minmax_data[1]_1 [44]),
        .I3(tx_length[44]),
        .O(max_ctr1_carry__1_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_11
       (.I0(\minmax_data[1]_1 [43]),
        .I1(tx_length[43]),
        .I2(\minmax_data[1]_1 [42]),
        .I3(tx_length[42]),
        .O(max_ctr1_carry__1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_12
       (.I0(\minmax_data[1]_1 [41]),
        .I1(tx_length[41]),
        .I2(\minmax_data[1]_1 [40]),
        .I3(tx_length[40]),
        .O(max_ctr1_carry__1_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_13
       (.I0(\minmax_data[1]_1 [39]),
        .I1(tx_length[39]),
        .I2(\minmax_data[1]_1 [38]),
        .I3(tx_length[38]),
        .O(max_ctr1_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_14
       (.I0(\minmax_data[1]_1 [37]),
        .I1(tx_length[37]),
        .I2(\minmax_data[1]_1 [36]),
        .I3(tx_length[36]),
        .O(max_ctr1_carry__1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_15
       (.I0(\minmax_data[1]_1 [35]),
        .I1(tx_length[35]),
        .I2(\minmax_data[1]_1 [34]),
        .I3(tx_length[34]),
        .O(max_ctr1_carry__1_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_16
       (.I0(\minmax_data[1]_1 [33]),
        .I1(tx_length[33]),
        .I2(\minmax_data[1]_1 [32]),
        .I3(tx_length[32]),
        .O(max_ctr1_carry__1_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_2
       (.I0(tx_length[45]),
        .I1(\minmax_data[1]_1 [45]),
        .I2(tx_length[44]),
        .I3(\minmax_data[1]_1 [44]),
        .O(max_ctr1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_3
       (.I0(tx_length[43]),
        .I1(\minmax_data[1]_1 [43]),
        .I2(tx_length[42]),
        .I3(\minmax_data[1]_1 [42]),
        .O(max_ctr1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_4
       (.I0(tx_length[41]),
        .I1(\minmax_data[1]_1 [41]),
        .I2(tx_length[40]),
        .I3(\minmax_data[1]_1 [40]),
        .O(max_ctr1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_5
       (.I0(tx_length[39]),
        .I1(\minmax_data[1]_1 [39]),
        .I2(tx_length[38]),
        .I3(\minmax_data[1]_1 [38]),
        .O(max_ctr1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_6
       (.I0(tx_length[37]),
        .I1(\minmax_data[1]_1 [37]),
        .I2(tx_length[36]),
        .I3(\minmax_data[1]_1 [36]),
        .O(max_ctr1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_7
       (.I0(tx_length[35]),
        .I1(\minmax_data[1]_1 [35]),
        .I2(tx_length[34]),
        .I3(\minmax_data[1]_1 [34]),
        .O(max_ctr1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__1_i_8
       (.I0(tx_length[33]),
        .I1(\minmax_data[1]_1 [33]),
        .I2(tx_length[32]),
        .I3(\minmax_data[1]_1 [32]),
        .O(max_ctr1_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__1_i_9
       (.I0(\minmax_data[1]_1 [47]),
        .I1(tx_length[47]),
        .I2(\minmax_data[1]_1 [46]),
        .I3(tx_length[46]),
        .O(max_ctr1_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 max_ctr1_carry__2
       (.CI(max_ctr1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({max_ctr1,max_ctr1_carry__2_n_1,max_ctr1_carry__2_n_2,max_ctr1_carry__2_n_3,max_ctr1_carry__2_n_4,max_ctr1_carry__2_n_5,max_ctr1_carry__2_n_6,max_ctr1_carry__2_n_7}),
        .DI({fifo_minmax_n_79,fifo_minmax_n_80,fifo_minmax_n_81,fifo_minmax_n_82,max_ctr1_carry__2_i_5_n_0,max_ctr1_carry__2_i_6_n_0,max_ctr1_carry__2_i_7_n_0,max_ctr1_carry__2_i_8_n_0}),
        .O(NLW_max_ctr1_carry__2_O_UNCONNECTED[7:0]),
        .S({fifo_minmax_n_75,fifo_minmax_n_76,fifo_minmax_n_77,fifo_minmax_n_78,max_ctr1_carry__2_i_13_n_0,max_ctr1_carry__2_i_14_n_0,max_ctr1_carry__2_i_15_n_0,max_ctr1_carry__2_i_16_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_13
       (.I0(\minmax_data[1]_1 [55]),
        .I1(tx_length[55]),
        .I2(\minmax_data[1]_1 [54]),
        .I3(tx_length[54]),
        .O(max_ctr1_carry__2_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_14
       (.I0(\minmax_data[1]_1 [53]),
        .I1(tx_length[53]),
        .I2(\minmax_data[1]_1 [52]),
        .I3(tx_length[52]),
        .O(max_ctr1_carry__2_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_15
       (.I0(\minmax_data[1]_1 [51]),
        .I1(tx_length[51]),
        .I2(\minmax_data[1]_1 [50]),
        .I3(tx_length[50]),
        .O(max_ctr1_carry__2_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_16
       (.I0(\minmax_data[1]_1 [49]),
        .I1(tx_length[49]),
        .I2(\minmax_data[1]_1 [48]),
        .I3(tx_length[48]),
        .O(max_ctr1_carry__2_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_5
       (.I0(tx_length[55]),
        .I1(\minmax_data[1]_1 [55]),
        .I2(tx_length[54]),
        .I3(\minmax_data[1]_1 [54]),
        .O(max_ctr1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_6
       (.I0(tx_length[53]),
        .I1(\minmax_data[1]_1 [53]),
        .I2(tx_length[52]),
        .I3(\minmax_data[1]_1 [52]),
        .O(max_ctr1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_7
       (.I0(tx_length[51]),
        .I1(\minmax_data[1]_1 [51]),
        .I2(tx_length[50]),
        .I3(\minmax_data[1]_1 [50]),
        .O(max_ctr1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_8
       (.I0(tx_length[49]),
        .I1(\minmax_data[1]_1 [49]),
        .I2(tx_length[48]),
        .I3(\minmax_data[1]_1 [48]),
        .O(max_ctr1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_1
       (.I0(tx_length[15]),
        .I1(\minmax_data[1]_1 [15]),
        .I2(tx_length[14]),
        .I3(\minmax_data[1]_1 [14]),
        .O(max_ctr1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_10
       (.I0(\minmax_data[1]_1 [13]),
        .I1(tx_length[13]),
        .I2(\minmax_data[1]_1 [12]),
        .I3(tx_length[12]),
        .O(max_ctr1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_11
       (.I0(\minmax_data[1]_1 [11]),
        .I1(tx_length[11]),
        .I2(\minmax_data[1]_1 [10]),
        .I3(tx_length[10]),
        .O(max_ctr1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_12
       (.I0(\minmax_data[1]_1 [9]),
        .I1(tx_length[9]),
        .I2(\minmax_data[1]_1 [8]),
        .I3(tx_length[8]),
        .O(max_ctr1_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_13
       (.I0(\minmax_data[1]_1 [7]),
        .I1(tx_length[7]),
        .I2(\minmax_data[1]_1 [6]),
        .I3(tx_length[6]),
        .O(max_ctr1_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_14
       (.I0(\minmax_data[1]_1 [5]),
        .I1(tx_length[5]),
        .I2(\minmax_data[1]_1 [4]),
        .I3(tx_length[4]),
        .O(max_ctr1_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_15
       (.I0(\minmax_data[1]_1 [3]),
        .I1(tx_length[3]),
        .I2(\minmax_data[1]_1 [2]),
        .I3(tx_length[2]),
        .O(max_ctr1_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_16
       (.I0(\minmax_data[1]_1 [1]),
        .I1(tx_length[1]),
        .I2(\minmax_data[1]_1 [0]),
        .I3(tx_length[0]),
        .O(max_ctr1_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_2
       (.I0(tx_length[13]),
        .I1(\minmax_data[1]_1 [13]),
        .I2(tx_length[12]),
        .I3(\minmax_data[1]_1 [12]),
        .O(max_ctr1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_3
       (.I0(tx_length[11]),
        .I1(\minmax_data[1]_1 [11]),
        .I2(tx_length[10]),
        .I3(\minmax_data[1]_1 [10]),
        .O(max_ctr1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_4
       (.I0(tx_length[9]),
        .I1(\minmax_data[1]_1 [9]),
        .I2(tx_length[8]),
        .I3(\minmax_data[1]_1 [8]),
        .O(max_ctr1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_5
       (.I0(tx_length[7]),
        .I1(\minmax_data[1]_1 [7]),
        .I2(tx_length[6]),
        .I3(\minmax_data[1]_1 [6]),
        .O(max_ctr1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_6
       (.I0(tx_length[5]),
        .I1(\minmax_data[1]_1 [5]),
        .I2(tx_length[4]),
        .I3(\minmax_data[1]_1 [4]),
        .O(max_ctr1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_7
       (.I0(tx_length[3]),
        .I1(\minmax_data[1]_1 [3]),
        .I2(tx_length[2]),
        .I3(\minmax_data[1]_1 [2]),
        .O(max_ctr1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry_i_8
       (.I0(tx_length[1]),
        .I1(\minmax_data[1]_1 [1]),
        .I2(tx_length[0]),
        .I3(\minmax_data[1]_1 [0]),
        .O(max_ctr1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry_i_9
       (.I0(\minmax_data[1]_1 [15]),
        .I1(tx_length[15]),
        .I2(\minmax_data[1]_1 [14]),
        .I3(tx_length[14]),
        .O(max_ctr1_carry_i_9_n_0));
  FDRE \max_ctr_reg[0] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[0]),
        .Q(\minmax_data[1]_1 [0]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[10] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[10]),
        .Q(\minmax_data[1]_1 [10]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[11] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[11]),
        .Q(\minmax_data[1]_1 [11]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[12] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[12]),
        .Q(\minmax_data[1]_1 [12]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[13] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[13]),
        .Q(\minmax_data[1]_1 [13]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[14] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[14]),
        .Q(\minmax_data[1]_1 [14]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[15] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[15]),
        .Q(\minmax_data[1]_1 [15]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[16] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[16]),
        .Q(\minmax_data[1]_1 [16]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[17] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[17]),
        .Q(\minmax_data[1]_1 [17]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[18] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[18]),
        .Q(\minmax_data[1]_1 [18]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[19] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[19]),
        .Q(\minmax_data[1]_1 [19]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[1] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[1]),
        .Q(\minmax_data[1]_1 [1]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[20] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[20]),
        .Q(\minmax_data[1]_1 [20]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[21] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[21]),
        .Q(\minmax_data[1]_1 [21]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[22] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[22]),
        .Q(\minmax_data[1]_1 [22]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[23] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[23]),
        .Q(\minmax_data[1]_1 [23]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[24] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[24]),
        .Q(\minmax_data[1]_1 [24]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[25] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[25]),
        .Q(\minmax_data[1]_1 [25]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[26] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[26]),
        .Q(\minmax_data[1]_1 [26]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[27] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[27]),
        .Q(\minmax_data[1]_1 [27]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[28] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[28]),
        .Q(\minmax_data[1]_1 [28]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[29] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[29]),
        .Q(\minmax_data[1]_1 [29]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[2] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[2]),
        .Q(\minmax_data[1]_1 [2]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[30] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[30]),
        .Q(\minmax_data[1]_1 [30]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[31] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[31]),
        .Q(\minmax_data[1]_1 [31]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[32] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[32]),
        .Q(\minmax_data[1]_1 [32]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[33] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[33]),
        .Q(\minmax_data[1]_1 [33]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[34] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[34]),
        .Q(\minmax_data[1]_1 [34]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[35] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[35]),
        .Q(\minmax_data[1]_1 [35]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[36] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[36]),
        .Q(\minmax_data[1]_1 [36]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[37] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[37]),
        .Q(\minmax_data[1]_1 [37]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[38] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[38]),
        .Q(\minmax_data[1]_1 [38]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[39] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[39]),
        .Q(\minmax_data[1]_1 [39]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[3] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[3]),
        .Q(\minmax_data[1]_1 [3]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[40] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[40]),
        .Q(\minmax_data[1]_1 [40]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[41] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[41]),
        .Q(\minmax_data[1]_1 [41]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[42] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[42]),
        .Q(\minmax_data[1]_1 [42]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[43] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[43]),
        .Q(\minmax_data[1]_1 [43]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[44] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[44]),
        .Q(\minmax_data[1]_1 [44]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[45] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[45]),
        .Q(\minmax_data[1]_1 [45]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[46] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[46]),
        .Q(\minmax_data[1]_1 [46]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[47] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[47]),
        .Q(\minmax_data[1]_1 [47]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[48] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[48]),
        .Q(\minmax_data[1]_1 [48]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[49] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[49]),
        .Q(\minmax_data[1]_1 [49]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[4] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[4]),
        .Q(\minmax_data[1]_1 [4]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[50] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[50]),
        .Q(\minmax_data[1]_1 [50]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[51] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[51]),
        .Q(\minmax_data[1]_1 [51]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[52] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[52]),
        .Q(\minmax_data[1]_1 [52]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[53] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[53]),
        .Q(\minmax_data[1]_1 [53]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[54] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[54]),
        .Q(\minmax_data[1]_1 [54]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[55] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[55]),
        .Q(\minmax_data[1]_1 [55]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[56] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[56]),
        .Q(\minmax_data[1]_1 [56]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[57] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[57]),
        .Q(\minmax_data[1]_1 [57]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[58] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[58]),
        .Q(\minmax_data[1]_1 [58]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[59] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[59]),
        .Q(\minmax_data[1]_1 [59]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[5] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[5]),
        .Q(\minmax_data[1]_1 [5]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[60] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[60]),
        .Q(\minmax_data[1]_1 [60]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[61] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[61]),
        .Q(\minmax_data[1]_1 [61]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[62] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[62]),
        .Q(\minmax_data[1]_1 [62]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[63] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[63]),
        .Q(\minmax_data[1]_1 [63]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[6] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[6]),
        .Q(\minmax_data[1]_1 [6]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[7] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[7]),
        .Q(\minmax_data[1]_1 [7]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[8] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[8]),
        .Q(\minmax_data[1]_1 [8]),
        .R(RST_ACTIVE));
  FDRE \max_ctr_reg[9] 
       (.C(mon_clk),
        .CE(max_ctr0),
        .D(tx_length[9]),
        .Q(\minmax_data[1]_1 [9]),
        .R(RST_ACTIVE));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 min_ctr1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({min_ctr1_carry_n_0,min_ctr1_carry_n_1,min_ctr1_carry_n_2,min_ctr1_carry_n_3,min_ctr1_carry_n_4,min_ctr1_carry_n_5,min_ctr1_carry_n_6,min_ctr1_carry_n_7}),
        .DI({min_ctr1_carry_i_1_n_0,min_ctr1_carry_i_2_n_0,min_ctr1_carry_i_3_n_0,min_ctr1_carry_i_4_n_0,min_ctr1_carry_i_5_n_0,min_ctr1_carry_i_6_n_0,min_ctr1_carry_i_7_n_0,min_ctr1_carry_i_8_n_0}),
        .O(NLW_min_ctr1_carry_O_UNCONNECTED[7:0]),
        .S({min_ctr1_carry_i_9_n_0,min_ctr1_carry_i_10_n_0,min_ctr1_carry_i_11_n_0,min_ctr1_carry_i_12_n_0,min_ctr1_carry_i_13_n_0,min_ctr1_carry_i_14_n_0,min_ctr1_carry_i_15_n_0,min_ctr1_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 min_ctr1_carry__0
       (.CI(min_ctr1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({min_ctr1_carry__0_n_0,min_ctr1_carry__0_n_1,min_ctr1_carry__0_n_2,min_ctr1_carry__0_n_3,min_ctr1_carry__0_n_4,min_ctr1_carry__0_n_5,min_ctr1_carry__0_n_6,min_ctr1_carry__0_n_7}),
        .DI({min_ctr1_carry__0_i_1_n_0,min_ctr1_carry__0_i_2_n_0,min_ctr1_carry__0_i_3_n_0,min_ctr1_carry__0_i_4_n_0,min_ctr1_carry__0_i_5_n_0,min_ctr1_carry__0_i_6_n_0,min_ctr1_carry__0_i_7_n_0,min_ctr1_carry__0_i_8_n_0}),
        .O(NLW_min_ctr1_carry__0_O_UNCONNECTED[7:0]),
        .S({min_ctr1_carry__0_i_9_n_0,min_ctr1_carry__0_i_10_n_0,min_ctr1_carry__0_i_11_n_0,min_ctr1_carry__0_i_12_n_0,min_ctr1_carry__0_i_13_n_0,min_ctr1_carry__0_i_14_n_0,min_ctr1_carry__0_i_15_n_0,min_ctr1_carry__0_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_1
       (.I0(\minmax_data[0]_0 [31]),
        .I1(tx_length[31]),
        .I2(\minmax_data[0]_0 [30]),
        .I3(tx_length[30]),
        .O(min_ctr1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_10
       (.I0(tx_length[29]),
        .I1(\minmax_data[0]_0 [29]),
        .I2(tx_length[28]),
        .I3(\minmax_data[0]_0 [28]),
        .O(min_ctr1_carry__0_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_11
       (.I0(tx_length[27]),
        .I1(\minmax_data[0]_0 [27]),
        .I2(tx_length[26]),
        .I3(\minmax_data[0]_0 [26]),
        .O(min_ctr1_carry__0_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_12
       (.I0(tx_length[25]),
        .I1(\minmax_data[0]_0 [25]),
        .I2(tx_length[24]),
        .I3(\minmax_data[0]_0 [24]),
        .O(min_ctr1_carry__0_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_13
       (.I0(tx_length[23]),
        .I1(\minmax_data[0]_0 [23]),
        .I2(tx_length[22]),
        .I3(\minmax_data[0]_0 [22]),
        .O(min_ctr1_carry__0_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_14
       (.I0(tx_length[21]),
        .I1(\minmax_data[0]_0 [21]),
        .I2(tx_length[20]),
        .I3(\minmax_data[0]_0 [20]),
        .O(min_ctr1_carry__0_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_15
       (.I0(tx_length[19]),
        .I1(\minmax_data[0]_0 [19]),
        .I2(tx_length[18]),
        .I3(\minmax_data[0]_0 [18]),
        .O(min_ctr1_carry__0_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_16
       (.I0(tx_length[17]),
        .I1(\minmax_data[0]_0 [17]),
        .I2(tx_length[16]),
        .I3(\minmax_data[0]_0 [16]),
        .O(min_ctr1_carry__0_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_2
       (.I0(\minmax_data[0]_0 [29]),
        .I1(tx_length[29]),
        .I2(\minmax_data[0]_0 [28]),
        .I3(tx_length[28]),
        .O(min_ctr1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_3
       (.I0(\minmax_data[0]_0 [27]),
        .I1(tx_length[27]),
        .I2(\minmax_data[0]_0 [26]),
        .I3(tx_length[26]),
        .O(min_ctr1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_4
       (.I0(\minmax_data[0]_0 [25]),
        .I1(tx_length[25]),
        .I2(\minmax_data[0]_0 [24]),
        .I3(tx_length[24]),
        .O(min_ctr1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_5
       (.I0(\minmax_data[0]_0 [23]),
        .I1(tx_length[23]),
        .I2(\minmax_data[0]_0 [22]),
        .I3(tx_length[22]),
        .O(min_ctr1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_6
       (.I0(\minmax_data[0]_0 [21]),
        .I1(tx_length[21]),
        .I2(\minmax_data[0]_0 [20]),
        .I3(tx_length[20]),
        .O(min_ctr1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_7
       (.I0(\minmax_data[0]_0 [19]),
        .I1(tx_length[19]),
        .I2(\minmax_data[0]_0 [18]),
        .I3(tx_length[18]),
        .O(min_ctr1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__0_i_8
       (.I0(\minmax_data[0]_0 [17]),
        .I1(tx_length[17]),
        .I2(\minmax_data[0]_0 [16]),
        .I3(tx_length[16]),
        .O(min_ctr1_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__0_i_9
       (.I0(tx_length[31]),
        .I1(\minmax_data[0]_0 [31]),
        .I2(tx_length[30]),
        .I3(\minmax_data[0]_0 [30]),
        .O(min_ctr1_carry__0_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 min_ctr1_carry__1
       (.CI(min_ctr1_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({min_ctr1_carry__1_n_0,min_ctr1_carry__1_n_1,min_ctr1_carry__1_n_2,min_ctr1_carry__1_n_3,min_ctr1_carry__1_n_4,min_ctr1_carry__1_n_5,min_ctr1_carry__1_n_6,min_ctr1_carry__1_n_7}),
        .DI({min_ctr1_carry__1_i_1_n_0,min_ctr1_carry__1_i_2_n_0,min_ctr1_carry__1_i_3_n_0,min_ctr1_carry__1_i_4_n_0,min_ctr1_carry__1_i_5_n_0,min_ctr1_carry__1_i_6_n_0,min_ctr1_carry__1_i_7_n_0,min_ctr1_carry__1_i_8_n_0}),
        .O(NLW_min_ctr1_carry__1_O_UNCONNECTED[7:0]),
        .S({min_ctr1_carry__1_i_9_n_0,min_ctr1_carry__1_i_10_n_0,min_ctr1_carry__1_i_11_n_0,min_ctr1_carry__1_i_12_n_0,min_ctr1_carry__1_i_13_n_0,min_ctr1_carry__1_i_14_n_0,min_ctr1_carry__1_i_15_n_0,min_ctr1_carry__1_i_16_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_1
       (.I0(\minmax_data[0]_0 [47]),
        .I1(tx_length[47]),
        .I2(\minmax_data[0]_0 [46]),
        .I3(tx_length[46]),
        .O(min_ctr1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_10
       (.I0(tx_length[45]),
        .I1(\minmax_data[0]_0 [45]),
        .I2(tx_length[44]),
        .I3(\minmax_data[0]_0 [44]),
        .O(min_ctr1_carry__1_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_11
       (.I0(tx_length[43]),
        .I1(\minmax_data[0]_0 [43]),
        .I2(tx_length[42]),
        .I3(\minmax_data[0]_0 [42]),
        .O(min_ctr1_carry__1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_12
       (.I0(tx_length[41]),
        .I1(\minmax_data[0]_0 [41]),
        .I2(tx_length[40]),
        .I3(\minmax_data[0]_0 [40]),
        .O(min_ctr1_carry__1_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_13
       (.I0(tx_length[39]),
        .I1(\minmax_data[0]_0 [39]),
        .I2(tx_length[38]),
        .I3(\minmax_data[0]_0 [38]),
        .O(min_ctr1_carry__1_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_14
       (.I0(tx_length[37]),
        .I1(\minmax_data[0]_0 [37]),
        .I2(tx_length[36]),
        .I3(\minmax_data[0]_0 [36]),
        .O(min_ctr1_carry__1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_15
       (.I0(tx_length[35]),
        .I1(\minmax_data[0]_0 [35]),
        .I2(tx_length[34]),
        .I3(\minmax_data[0]_0 [34]),
        .O(min_ctr1_carry__1_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_16
       (.I0(tx_length[33]),
        .I1(\minmax_data[0]_0 [33]),
        .I2(tx_length[32]),
        .I3(\minmax_data[0]_0 [32]),
        .O(min_ctr1_carry__1_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_2
       (.I0(\minmax_data[0]_0 [45]),
        .I1(tx_length[45]),
        .I2(\minmax_data[0]_0 [44]),
        .I3(tx_length[44]),
        .O(min_ctr1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_3
       (.I0(\minmax_data[0]_0 [43]),
        .I1(tx_length[43]),
        .I2(\minmax_data[0]_0 [42]),
        .I3(tx_length[42]),
        .O(min_ctr1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_4
       (.I0(\minmax_data[0]_0 [41]),
        .I1(tx_length[41]),
        .I2(\minmax_data[0]_0 [40]),
        .I3(tx_length[40]),
        .O(min_ctr1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_5
       (.I0(\minmax_data[0]_0 [39]),
        .I1(tx_length[39]),
        .I2(\minmax_data[0]_0 [38]),
        .I3(tx_length[38]),
        .O(min_ctr1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_6
       (.I0(\minmax_data[0]_0 [37]),
        .I1(tx_length[37]),
        .I2(\minmax_data[0]_0 [36]),
        .I3(tx_length[36]),
        .O(min_ctr1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_7
       (.I0(\minmax_data[0]_0 [35]),
        .I1(tx_length[35]),
        .I2(\minmax_data[0]_0 [34]),
        .I3(tx_length[34]),
        .O(min_ctr1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__1_i_8
       (.I0(\minmax_data[0]_0 [33]),
        .I1(tx_length[33]),
        .I2(\minmax_data[0]_0 [32]),
        .I3(tx_length[32]),
        .O(min_ctr1_carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__1_i_9
       (.I0(tx_length[47]),
        .I1(\minmax_data[0]_0 [47]),
        .I2(tx_length[46]),
        .I3(\minmax_data[0]_0 [46]),
        .O(min_ctr1_carry__1_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 min_ctr1_carry__2
       (.CI(min_ctr1_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({min_ctr1,min_ctr1_carry__2_n_1,min_ctr1_carry__2_n_2,min_ctr1_carry__2_n_3,min_ctr1_carry__2_n_4,min_ctr1_carry__2_n_5,min_ctr1_carry__2_n_6,min_ctr1_carry__2_n_7}),
        .DI({fifo_minmax_n_71,fifo_minmax_n_72,fifo_minmax_n_73,fifo_minmax_n_74,min_ctr1_carry__2_i_5_n_0,min_ctr1_carry__2_i_6_n_0,min_ctr1_carry__2_i_7_n_0,min_ctr1_carry__2_i_8_n_0}),
        .O(NLW_min_ctr1_carry__2_O_UNCONNECTED[7:0]),
        .S({fifo_minmax_n_67,fifo_minmax_n_68,fifo_minmax_n_69,fifo_minmax_n_70,min_ctr1_carry__2_i_13_n_0,min_ctr1_carry__2_i_14_n_0,min_ctr1_carry__2_i_15_n_0,min_ctr1_carry__2_i_16_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_13
       (.I0(tx_length[55]),
        .I1(\minmax_data[0]_0 [55]),
        .I2(tx_length[54]),
        .I3(\minmax_data[0]_0 [54]),
        .O(min_ctr1_carry__2_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_14
       (.I0(tx_length[53]),
        .I1(\minmax_data[0]_0 [53]),
        .I2(tx_length[52]),
        .I3(\minmax_data[0]_0 [52]),
        .O(min_ctr1_carry__2_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_15
       (.I0(tx_length[51]),
        .I1(\minmax_data[0]_0 [51]),
        .I2(tx_length[50]),
        .I3(\minmax_data[0]_0 [50]),
        .O(min_ctr1_carry__2_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_16
       (.I0(tx_length[49]),
        .I1(\minmax_data[0]_0 [49]),
        .I2(tx_length[48]),
        .I3(\minmax_data[0]_0 [48]),
        .O(min_ctr1_carry__2_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_5
       (.I0(\minmax_data[0]_0 [55]),
        .I1(tx_length[55]),
        .I2(\minmax_data[0]_0 [54]),
        .I3(tx_length[54]),
        .O(min_ctr1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_6
       (.I0(\minmax_data[0]_0 [53]),
        .I1(tx_length[53]),
        .I2(\minmax_data[0]_0 [52]),
        .I3(tx_length[52]),
        .O(min_ctr1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_7
       (.I0(\minmax_data[0]_0 [51]),
        .I1(tx_length[51]),
        .I2(\minmax_data[0]_0 [50]),
        .I3(tx_length[50]),
        .O(min_ctr1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_8
       (.I0(\minmax_data[0]_0 [49]),
        .I1(tx_length[49]),
        .I2(\minmax_data[0]_0 [48]),
        .I3(tx_length[48]),
        .O(min_ctr1_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_1
       (.I0(\minmax_data[0]_0 [15]),
        .I1(tx_length[15]),
        .I2(\minmax_data[0]_0 [14]),
        .I3(tx_length[14]),
        .O(min_ctr1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_10
       (.I0(tx_length[13]),
        .I1(\minmax_data[0]_0 [13]),
        .I2(tx_length[12]),
        .I3(\minmax_data[0]_0 [12]),
        .O(min_ctr1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_11
       (.I0(tx_length[11]),
        .I1(\minmax_data[0]_0 [11]),
        .I2(tx_length[10]),
        .I3(\minmax_data[0]_0 [10]),
        .O(min_ctr1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_12
       (.I0(tx_length[9]),
        .I1(\minmax_data[0]_0 [9]),
        .I2(tx_length[8]),
        .I3(\minmax_data[0]_0 [8]),
        .O(min_ctr1_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_13
       (.I0(tx_length[7]),
        .I1(\minmax_data[0]_0 [7]),
        .I2(tx_length[6]),
        .I3(\minmax_data[0]_0 [6]),
        .O(min_ctr1_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_14
       (.I0(tx_length[5]),
        .I1(\minmax_data[0]_0 [5]),
        .I2(tx_length[4]),
        .I3(\minmax_data[0]_0 [4]),
        .O(min_ctr1_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_15
       (.I0(tx_length[3]),
        .I1(\minmax_data[0]_0 [3]),
        .I2(tx_length[2]),
        .I3(\minmax_data[0]_0 [2]),
        .O(min_ctr1_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_16
       (.I0(tx_length[1]),
        .I1(\minmax_data[0]_0 [1]),
        .I2(tx_length[0]),
        .I3(\minmax_data[0]_0 [0]),
        .O(min_ctr1_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_2
       (.I0(\minmax_data[0]_0 [13]),
        .I1(tx_length[13]),
        .I2(\minmax_data[0]_0 [12]),
        .I3(tx_length[12]),
        .O(min_ctr1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_3
       (.I0(\minmax_data[0]_0 [11]),
        .I1(tx_length[11]),
        .I2(\minmax_data[0]_0 [10]),
        .I3(tx_length[10]),
        .O(min_ctr1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_4
       (.I0(\minmax_data[0]_0 [9]),
        .I1(tx_length[9]),
        .I2(\minmax_data[0]_0 [8]),
        .I3(tx_length[8]),
        .O(min_ctr1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_5
       (.I0(\minmax_data[0]_0 [7]),
        .I1(tx_length[7]),
        .I2(\minmax_data[0]_0 [6]),
        .I3(tx_length[6]),
        .O(min_ctr1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_6
       (.I0(\minmax_data[0]_0 [5]),
        .I1(tx_length[5]),
        .I2(\minmax_data[0]_0 [4]),
        .I3(tx_length[4]),
        .O(min_ctr1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_7
       (.I0(\minmax_data[0]_0 [3]),
        .I1(tx_length[3]),
        .I2(\minmax_data[0]_0 [2]),
        .I3(tx_length[2]),
        .O(min_ctr1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry_i_8
       (.I0(\minmax_data[0]_0 [1]),
        .I1(tx_length[1]),
        .I2(\minmax_data[0]_0 [0]),
        .I3(tx_length[0]),
        .O(min_ctr1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry_i_9
       (.I0(tx_length[15]),
        .I1(\minmax_data[0]_0 [15]),
        .I2(tx_length[14]),
        .I3(\minmax_data[0]_0 [14]),
        .O(min_ctr1_carry_i_9_n_0));
  FDSE \min_ctr_reg[0] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[0]),
        .Q(\minmax_data[0]_0 [0]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[10] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[10]),
        .Q(\minmax_data[0]_0 [10]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[11] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[11]),
        .Q(\minmax_data[0]_0 [11]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[12] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[12]),
        .Q(\minmax_data[0]_0 [12]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[13] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[13]),
        .Q(\minmax_data[0]_0 [13]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[14] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[14]),
        .Q(\minmax_data[0]_0 [14]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[15] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[15]),
        .Q(\minmax_data[0]_0 [15]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[16] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[16]),
        .Q(\minmax_data[0]_0 [16]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[17] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[17]),
        .Q(\minmax_data[0]_0 [17]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[18] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[18]),
        .Q(\minmax_data[0]_0 [18]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[19] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[19]),
        .Q(\minmax_data[0]_0 [19]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[1] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[1]),
        .Q(\minmax_data[0]_0 [1]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[20] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[20]),
        .Q(\minmax_data[0]_0 [20]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[21] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[21]),
        .Q(\minmax_data[0]_0 [21]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[22] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[22]),
        .Q(\minmax_data[0]_0 [22]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[23] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[23]),
        .Q(\minmax_data[0]_0 [23]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[24] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[24]),
        .Q(\minmax_data[0]_0 [24]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[25] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[25]),
        .Q(\minmax_data[0]_0 [25]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[26] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[26]),
        .Q(\minmax_data[0]_0 [26]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[27] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[27]),
        .Q(\minmax_data[0]_0 [27]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[28] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[28]),
        .Q(\minmax_data[0]_0 [28]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[29] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[29]),
        .Q(\minmax_data[0]_0 [29]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[2] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[2]),
        .Q(\minmax_data[0]_0 [2]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[30] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[30]),
        .Q(\minmax_data[0]_0 [30]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[31] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[31]),
        .Q(\minmax_data[0]_0 [31]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[32] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[32]),
        .Q(\minmax_data[0]_0 [32]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[33] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[33]),
        .Q(\minmax_data[0]_0 [33]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[34] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[34]),
        .Q(\minmax_data[0]_0 [34]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[35] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[35]),
        .Q(\minmax_data[0]_0 [35]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[36] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[36]),
        .Q(\minmax_data[0]_0 [36]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[37] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[37]),
        .Q(\minmax_data[0]_0 [37]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[38] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[38]),
        .Q(\minmax_data[0]_0 [38]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[39] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[39]),
        .Q(\minmax_data[0]_0 [39]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[3] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[3]),
        .Q(\minmax_data[0]_0 [3]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[40] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[40]),
        .Q(\minmax_data[0]_0 [40]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[41] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[41]),
        .Q(\minmax_data[0]_0 [41]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[42] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[42]),
        .Q(\minmax_data[0]_0 [42]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[43] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[43]),
        .Q(\minmax_data[0]_0 [43]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[44] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[44]),
        .Q(\minmax_data[0]_0 [44]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[45] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[45]),
        .Q(\minmax_data[0]_0 [45]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[46] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[46]),
        .Q(\minmax_data[0]_0 [46]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[47] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[47]),
        .Q(\minmax_data[0]_0 [47]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[48] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[48]),
        .Q(\minmax_data[0]_0 [48]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[49] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[49]),
        .Q(\minmax_data[0]_0 [49]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[4] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[4]),
        .Q(\minmax_data[0]_0 [4]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[50] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[50]),
        .Q(\minmax_data[0]_0 [50]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[51] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[51]),
        .Q(\minmax_data[0]_0 [51]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[52] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[52]),
        .Q(\minmax_data[0]_0 [52]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[53] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[53]),
        .Q(\minmax_data[0]_0 [53]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[54] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[54]),
        .Q(\minmax_data[0]_0 [54]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[55] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[55]),
        .Q(\minmax_data[0]_0 [55]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[56] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[56]),
        .Q(\minmax_data[0]_0 [56]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[57] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[57]),
        .Q(\minmax_data[0]_0 [57]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[58] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[58]),
        .Q(\minmax_data[0]_0 [58]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[59] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[59]),
        .Q(\minmax_data[0]_0 [59]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[5] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[5]),
        .Q(\minmax_data[0]_0 [5]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[60] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[60]),
        .Q(\minmax_data[0]_0 [60]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[61] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[61]),
        .Q(\minmax_data[0]_0 [61]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[62] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[62]),
        .Q(\minmax_data[0]_0 [62]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[63] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[63]),
        .Q(\minmax_data[0]_0 [63]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[6] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[6]),
        .Q(\minmax_data[0]_0 [6]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[7] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[7]),
        .Q(\minmax_data[0]_0 [7]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[8] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[8]),
        .Q(\minmax_data[0]_0 [8]),
        .S(RST_ACTIVE));
  FDSE \min_ctr_reg[9] 
       (.C(mon_clk),
        .CE(min_ctr0),
        .D(tx_length[9]),
        .Q(\minmax_data[0]_0 [9]),
        .S(RST_ACTIVE));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[0]_i_7 
       (.I0(\minmax_data[1]_1 [0]),
        .I1(\sample_data_reg[0]_i_4 ),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[0]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [0]),
        .O(\max_ctr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[0]_i_9 
       (.I0(\minmax_data[1]_1 [32]),
        .I1(data12[0]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[32]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [32]),
        .O(\max_ctr_reg[32]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[10]_i_7 
       (.I0(\minmax_data[1]_1 [10]),
        .I1(\sample_data_reg[15]_i_4 [2]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[10]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [10]),
        .O(\max_ctr_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[10]_i_9 
       (.I0(\minmax_data[1]_1 [42]),
        .I1(data12[10]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[42]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [42]),
        .O(\max_ctr_reg[42]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[11]_i_7 
       (.I0(\minmax_data[1]_1 [11]),
        .I1(\sample_data_reg[15]_i_4 [3]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[11]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [11]),
        .O(\max_ctr_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[11]_i_9 
       (.I0(\minmax_data[1]_1 [43]),
        .I1(data12[11]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[43]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [43]),
        .O(\max_ctr_reg[43]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[12]_i_7 
       (.I0(\minmax_data[1]_1 [12]),
        .I1(\sample_data_reg[15]_i_4 [4]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[12]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [12]),
        .O(\max_ctr_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[12]_i_9 
       (.I0(\minmax_data[1]_1 [44]),
        .I1(data12[12]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[44]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [44]),
        .O(\max_ctr_reg[44]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[13]_i_7 
       (.I0(\minmax_data[1]_1 [13]),
        .I1(\sample_data_reg[15]_i_4 [5]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[13]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [13]),
        .O(\max_ctr_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[13]_i_9 
       (.I0(\minmax_data[1]_1 [45]),
        .I1(data12[13]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[45]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [45]),
        .O(\max_ctr_reg[45]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[14]_i_7 
       (.I0(\minmax_data[1]_1 [14]),
        .I1(\sample_data_reg[15]_i_4 [6]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[14]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [14]),
        .O(\max_ctr_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[14]_i_9 
       (.I0(\minmax_data[1]_1 [46]),
        .I1(data12[14]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[46]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [46]),
        .O(\max_ctr_reg[46]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[15]_i_7 
       (.I0(\minmax_data[1]_1 [15]),
        .I1(\sample_data_reg[15]_i_4 [7]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[15]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [15]),
        .O(\max_ctr_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[15]_i_9 
       (.I0(\minmax_data[1]_1 [47]),
        .I1(data12[15]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[47]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [47]),
        .O(\max_ctr_reg[47]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[16]_i_7 
       (.I0(\minmax_data[1]_1 [16]),
        .I1(\sample_data_reg[23]_i_4 [0]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[16]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [16]),
        .O(\max_ctr_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[16]_i_9 
       (.I0(\minmax_data[1]_1 [48]),
        .I1(data12[16]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[48]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [48]),
        .O(\max_ctr_reg[48]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[17]_i_7 
       (.I0(\minmax_data[1]_1 [17]),
        .I1(\sample_data_reg[23]_i_4 [1]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[17]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [17]),
        .O(\max_ctr_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[17]_i_9 
       (.I0(\minmax_data[1]_1 [49]),
        .I1(data12[17]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[49]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [49]),
        .O(\max_ctr_reg[49]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[18]_i_7 
       (.I0(\minmax_data[1]_1 [18]),
        .I1(\sample_data_reg[23]_i_4 [2]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[18]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [18]),
        .O(\max_ctr_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[18]_i_9 
       (.I0(\minmax_data[1]_1 [50]),
        .I1(data12[18]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[50]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [50]),
        .O(\max_ctr_reg[50]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[19]_i_7 
       (.I0(\minmax_data[1]_1 [19]),
        .I1(\sample_data_reg[23]_i_4 [3]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[19]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [19]),
        .O(\max_ctr_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[19]_i_9 
       (.I0(\minmax_data[1]_1 [51]),
        .I1(data12[19]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[51]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [51]),
        .O(\max_ctr_reg[51]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[1]_i_7 
       (.I0(\minmax_data[1]_1 [1]),
        .I1(S[0]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[1]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [1]),
        .O(\max_ctr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[1]_i_9 
       (.I0(\minmax_data[1]_1 [33]),
        .I1(data12[1]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[33]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [33]),
        .O(\max_ctr_reg[33]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[20]_i_7 
       (.I0(\minmax_data[1]_1 [20]),
        .I1(\sample_data_reg[23]_i_4 [4]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[20]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [20]),
        .O(\max_ctr_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[20]_i_9 
       (.I0(\minmax_data[1]_1 [52]),
        .I1(data12[20]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[52]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [52]),
        .O(\max_ctr_reg[52]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[21]_i_7 
       (.I0(\minmax_data[1]_1 [21]),
        .I1(\sample_data_reg[23]_i_4 [5]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[21]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [21]),
        .O(\max_ctr_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[21]_i_9 
       (.I0(\minmax_data[1]_1 [53]),
        .I1(data12[21]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[53]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [53]),
        .O(\max_ctr_reg[53]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[22]_i_7 
       (.I0(\minmax_data[1]_1 [22]),
        .I1(\sample_data_reg[23]_i_4 [6]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[22]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [22]),
        .O(\max_ctr_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[22]_i_9 
       (.I0(\minmax_data[1]_1 [54]),
        .I1(data12[22]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[54]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [54]),
        .O(\max_ctr_reg[54]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[23]_i_7 
       (.I0(\minmax_data[1]_1 [23]),
        .I1(\sample_data_reg[23]_i_4 [7]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[23]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [23]),
        .O(\max_ctr_reg[23]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[23]_i_9 
       (.I0(\minmax_data[1]_1 [55]),
        .I1(data12[23]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[55]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [55]),
        .O(\max_ctr_reg[55]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[24]_i_7 
       (.I0(\minmax_data[1]_1 [24]),
        .I1(\sample_data_reg[31]_i_10 [0]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[24]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [24]),
        .O(\max_ctr_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[24]_i_9 
       (.I0(\minmax_data[1]_1 [56]),
        .I1(data12[24]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[56]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [56]),
        .O(\max_ctr_reg[56]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[25]_i_7 
       (.I0(\minmax_data[1]_1 [25]),
        .I1(\sample_data_reg[31]_i_10 [1]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[25]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [25]),
        .O(\max_ctr_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[25]_i_9 
       (.I0(\minmax_data[1]_1 [57]),
        .I1(data12[25]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[57]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [57]),
        .O(\max_ctr_reg[57]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[26]_i_7 
       (.I0(\minmax_data[1]_1 [26]),
        .I1(\sample_data_reg[31]_i_10 [2]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[26]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [26]),
        .O(\max_ctr_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[26]_i_9 
       (.I0(\minmax_data[1]_1 [58]),
        .I1(data12[26]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[58]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [58]),
        .O(\max_ctr_reg[58]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[27]_i_7 
       (.I0(\minmax_data[1]_1 [27]),
        .I1(\sample_data_reg[31]_i_10 [3]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[27]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [27]),
        .O(\max_ctr_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[27]_i_9 
       (.I0(\minmax_data[1]_1 [59]),
        .I1(data12[27]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[59]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [59]),
        .O(\max_ctr_reg[59]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[28]_i_7 
       (.I0(\minmax_data[1]_1 [28]),
        .I1(\sample_data_reg[31]_i_10 [4]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[28]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [28]),
        .O(\max_ctr_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[28]_i_9 
       (.I0(\minmax_data[1]_1 [60]),
        .I1(data12[28]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[60]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [60]),
        .O(\max_ctr_reg[60]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[29]_i_7 
       (.I0(\minmax_data[1]_1 [29]),
        .I1(\sample_data_reg[31]_i_10 [5]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[29]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [29]),
        .O(\max_ctr_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[29]_i_9 
       (.I0(\minmax_data[1]_1 [61]),
        .I1(data12[29]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[61]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [61]),
        .O(\max_ctr_reg[61]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[2]_i_7 
       (.I0(\minmax_data[1]_1 [2]),
        .I1(S[1]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[2]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [2]),
        .O(\max_ctr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[2]_i_9 
       (.I0(\minmax_data[1]_1 [34]),
        .I1(data12[2]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[34]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [34]),
        .O(\max_ctr_reg[34]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[30]_i_7 
       (.I0(\minmax_data[1]_1 [30]),
        .I1(\sample_data_reg[31]_i_10 [6]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[30]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [30]),
        .O(\max_ctr_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[30]_i_9 
       (.I0(\minmax_data[1]_1 [62]),
        .I1(data12[30]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[62]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [62]),
        .O(\max_ctr_reg[62]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[31]_i_13 
       (.I0(\minmax_data[1]_1 [31]),
        .I1(\sample_data_reg[31]_i_10 [7]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[31]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [31]),
        .O(\max_ctr_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[31]_i_15 
       (.I0(\minmax_data[1]_1 [63]),
        .I1(data12[31]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[63]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [63]),
        .O(\max_ctr_reg[63]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[3]_i_7 
       (.I0(\minmax_data[1]_1 [3]),
        .I1(S[2]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[3]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [3]),
        .O(\max_ctr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[3]_i_9 
       (.I0(\minmax_data[1]_1 [35]),
        .I1(data12[3]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[35]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [35]),
        .O(\max_ctr_reg[35]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[4]_i_7 
       (.I0(\minmax_data[1]_1 [4]),
        .I1(S[3]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[4]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [4]),
        .O(\max_ctr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[4]_i_9 
       (.I0(\minmax_data[1]_1 [36]),
        .I1(data12[4]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[36]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [36]),
        .O(\max_ctr_reg[36]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[5]_i_7 
       (.I0(\minmax_data[1]_1 [5]),
        .I1(S[4]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[5]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [5]),
        .O(\max_ctr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[5]_i_9 
       (.I0(\minmax_data[1]_1 [37]),
        .I1(data12[5]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[37]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [37]),
        .O(\max_ctr_reg[37]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[6]_i_7 
       (.I0(\minmax_data[1]_1 [6]),
        .I1(S[5]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[6]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [6]),
        .O(\max_ctr_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[6]_i_9 
       (.I0(\minmax_data[1]_1 [38]),
        .I1(data12[6]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[38]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [38]),
        .O(\max_ctr_reg[38]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[7]_i_7 
       (.I0(\minmax_data[1]_1 [7]),
        .I1(S[6]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[7]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [7]),
        .O(\max_ctr_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[7]_i_9 
       (.I0(\minmax_data[1]_1 [39]),
        .I1(data12[7]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[39]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [39]),
        .O(\max_ctr_reg[39]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[8]_i_7 
       (.I0(\minmax_data[1]_1 [8]),
        .I1(\sample_data_reg[15]_i_4 [0]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[8]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [8]),
        .O(\max_ctr_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[8]_i_9 
       (.I0(\minmax_data[1]_1 [40]),
        .I1(data12[8]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[40]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [40]),
        .O(\max_ctr_reg[40]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[9]_i_7 
       (.I0(\minmax_data[1]_1 [9]),
        .I1(\sample_data_reg[15]_i_4 [1]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[9]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [9]),
        .O(\max_ctr_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \sample_data[9]_i_9 
       (.I0(\minmax_data[1]_1 [41]),
        .I1(data12[9]),
        .I2(\sample_data_reg[0]_i_4_0 ),
        .I3(Q[41]),
        .I4(\sample_data_reg[0]_i_4_1 ),
        .I5(\minmax_data[0]_0 [41]),
        .O(\max_ctr_reg[41]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({tx_length_carry_n_0,tx_length_carry_n_1,tx_length_carry_n_2,tx_length_carry_n_3,tx_length_carry_n_4,tx_length_carry_n_5,tx_length_carry_n_6,tx_length_carry_n_7}),
        .DI(counter_reg[7:0]),
        .O(tx_length[7:0]),
        .S({fifo_minmax_n_57,fifo_minmax_n_58,fifo_minmax_n_59,fifo_minmax_n_60,fifo_minmax_n_61,fifo_minmax_n_62,fifo_minmax_n_63,fifo_minmax_n_64}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__0
       (.CI(tx_length_carry_n_0),
        .CI_TOP(1'b0),
        .CO({tx_length_carry__0_n_0,tx_length_carry__0_n_1,tx_length_carry__0_n_2,tx_length_carry__0_n_3,tx_length_carry__0_n_4,tx_length_carry__0_n_5,tx_length_carry__0_n_6,tx_length_carry__0_n_7}),
        .DI(counter_reg[15:8]),
        .O(tx_length[15:8]),
        .S({fifo_minmax_n_49,fifo_minmax_n_50,fifo_minmax_n_51,fifo_minmax_n_52,fifo_minmax_n_53,fifo_minmax_n_54,fifo_minmax_n_55,fifo_minmax_n_56}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__1
       (.CI(tx_length_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({tx_length_carry__1_n_0,tx_length_carry__1_n_1,tx_length_carry__1_n_2,tx_length_carry__1_n_3,tx_length_carry__1_n_4,tx_length_carry__1_n_5,tx_length_carry__1_n_6,tx_length_carry__1_n_7}),
        .DI(counter_reg[23:16]),
        .O(tx_length[23:16]),
        .S({fifo_minmax_n_41,fifo_minmax_n_42,fifo_minmax_n_43,fifo_minmax_n_44,fifo_minmax_n_45,fifo_minmax_n_46,fifo_minmax_n_47,fifo_minmax_n_48}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__2
       (.CI(tx_length_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({tx_length_carry__2_n_0,tx_length_carry__2_n_1,tx_length_carry__2_n_2,tx_length_carry__2_n_3,tx_length_carry__2_n_4,tx_length_carry__2_n_5,tx_length_carry__2_n_6,tx_length_carry__2_n_7}),
        .DI(counter_reg[31:24]),
        .O(tx_length[31:24]),
        .S({fifo_minmax_n_33,fifo_minmax_n_34,fifo_minmax_n_35,fifo_minmax_n_36,fifo_minmax_n_37,fifo_minmax_n_38,fifo_minmax_n_39,fifo_minmax_n_40}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__3
       (.CI(tx_length_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO({tx_length_carry__3_n_0,tx_length_carry__3_n_1,tx_length_carry__3_n_2,tx_length_carry__3_n_3,tx_length_carry__3_n_4,tx_length_carry__3_n_5,tx_length_carry__3_n_6,tx_length_carry__3_n_7}),
        .DI(counter_reg[39:32]),
        .O(tx_length[39:32]),
        .S({fifo_minmax_n_25,fifo_minmax_n_26,fifo_minmax_n_27,fifo_minmax_n_28,fifo_minmax_n_29,fifo_minmax_n_30,fifo_minmax_n_31,fifo_minmax_n_32}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__4
       (.CI(tx_length_carry__3_n_0),
        .CI_TOP(1'b0),
        .CO({tx_length_carry__4_n_0,tx_length_carry__4_n_1,tx_length_carry__4_n_2,tx_length_carry__4_n_3,tx_length_carry__4_n_4,tx_length_carry__4_n_5,tx_length_carry__4_n_6,tx_length_carry__4_n_7}),
        .DI(counter_reg[47:40]),
        .O(tx_length[47:40]),
        .S({fifo_minmax_n_17,fifo_minmax_n_18,fifo_minmax_n_19,fifo_minmax_n_20,fifo_minmax_n_21,fifo_minmax_n_22,fifo_minmax_n_23,fifo_minmax_n_24}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__5
       (.CI(tx_length_carry__4_n_0),
        .CI_TOP(1'b0),
        .CO({tx_length_carry__5_n_0,tx_length_carry__5_n_1,tx_length_carry__5_n_2,tx_length_carry__5_n_3,tx_length_carry__5_n_4,tx_length_carry__5_n_5,tx_length_carry__5_n_6,tx_length_carry__5_n_7}),
        .DI(counter_reg[55:48]),
        .O(tx_length[55:48]),
        .S({fifo_minmax_n_9,fifo_minmax_n_10,fifo_minmax_n_11,fifo_minmax_n_12,fifo_minmax_n_13,fifo_minmax_n_14,fifo_minmax_n_15,fifo_minmax_n_16}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 tx_length_carry__6
       (.CI(tx_length_carry__5_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_tx_length_carry__6_CO_UNCONNECTED[7],tx_length_carry__6_n_1,tx_length_carry__6_n_2,tx_length_carry__6_n_3,tx_length_carry__6_n_4,tx_length_carry__6_n_5,tx_length_carry__6_n_6,tx_length_carry__6_n_7}),
        .DI({1'b0,counter_reg[62:56]}),
        .O(tx_length[63:56]),
        .S({fifo_minmax_n_1,fifo_minmax_n_2,fifo_minmax_n_3,fifo_minmax_n_4,fifo_minmax_n_5,fifo_minmax_n_6,fifo_minmax_n_7,fifo_minmax_n_8}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite
   (start_pulse,
    ap_done_reg,
    ap_continue_reg,
    rd_en,
    ap_start_reg_reg_0,
    src_in,
    mon_clk,
    SR,
    dataflow_en,
    empty,
    Metrics_Cnt_En,
    Q,
    s_axi_awvalid_mon,
    s_axi_awready_mon,
    s_axi_arvalid_mon,
    s_axi_arready_mon,
    s_axi_awaddr_mon,
    s_axi_araddr_mon,
    s_axi_wvalid_mon,
    s_axi_wready_mon,
    s_axi_wstrb_mon,
    s_axi_wdata_mon,
    s_axi_rvalid_mon,
    s_axi_rdata_mon,
    s_axi_rready_mon);
  output start_pulse;
  output ap_done_reg;
  output ap_continue_reg;
  output rd_en;
  output ap_start_reg_reg_0;
  output [0:0]src_in;
  input mon_clk;
  input [0:0]SR;
  input dataflow_en;
  input empty;
  input Metrics_Cnt_En;
  input [0:0]Q;
  input s_axi_awvalid_mon;
  input s_axi_awready_mon;
  input s_axi_arvalid_mon;
  input s_axi_arready_mon;
  input [7:0]s_axi_awaddr_mon;
  input [7:0]s_axi_araddr_mon;
  input s_axi_wvalid_mon;
  input s_axi_wready_mon;
  input [0:0]s_axi_wstrb_mon;
  input [1:0]s_axi_wdata_mon;
  input s_axi_rvalid_mon;
  input [0:0]s_axi_rdata_mon;
  input s_axi_rready_mon;

  wire Metrics_Cnt_En;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_continue_reg;
  wire ap_continue_write;
  wire ap_done_read;
  wire ap_done_reg;
  wire ap_done_reg_i_2_n_0;
  wire ap_done_reg_i_3_n_0;
  wire ap_start_reg_i_3_n_0;
  wire ap_start_reg_reg_0;
  wire ap_start_write;
  wire ap_start_write0__6;
  wire dataflow_en;
  wire empty;
  wire [7:0]last_read_addr;
  wire [7:0]last_write_addr;
  wire mon_clk;
  wire rd_en;
  wire read_addr_valid;
  wire [7:0]s_axi_araddr_mon;
  wire s_axi_arready_mon;
  wire s_axi_arvalid_mon;
  wire [7:0]s_axi_awaddr_mon;
  wire s_axi_awready_mon;
  wire s_axi_awvalid_mon;
  wire [0:0]s_axi_rdata_mon;
  wire s_axi_rready_mon;
  wire s_axi_rvalid_mon;
  wire [1:0]s_axi_wdata_mon;
  wire s_axi_wready_mon;
  wire [0:0]s_axi_wstrb_mon;
  wire s_axi_wvalid_mon;
  wire [0:0]src_in;
  wire start_pulse;
  wire started;
  wire started_i_1_n_0;
  wire write_addr_valid;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ap_continue_reg_i_1
       (.I0(started),
        .I1(s_axi_wvalid_mon),
        .I2(s_axi_wready_mon),
        .I3(s_axi_wstrb_mon),
        .I4(s_axi_wdata_mon[1]),
        .I5(ap_start_write0__6),
        .O(ap_continue_write));
  FDRE ap_continue_reg_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(ap_continue_write),
        .Q(ap_continue_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    ap_done_reg_i_1
       (.I0(s_axi_rvalid_mon),
        .I1(s_axi_rdata_mon),
        .I2(s_axi_rready_mon),
        .I3(ap_done_reg_i_2_n_0),
        .I4(ap_done_reg_i_3_n_0),
        .I5(started),
        .O(ap_done_read));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_done_reg_i_2
       (.I0(last_read_addr[2]),
        .I1(last_read_addr[3]),
        .I2(last_read_addr[0]),
        .I3(last_read_addr[1]),
        .O(ap_done_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_done_reg_i_3
       (.I0(last_read_addr[6]),
        .I1(last_read_addr[7]),
        .I2(last_read_addr[4]),
        .I3(last_read_addr[5]),
        .O(ap_done_reg_i_3_n_0));
  FDRE ap_done_reg_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(ap_done_read),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    ap_start_reg_i_1
       (.I0(s_axi_wstrb_mon),
        .I1(s_axi_wready_mon),
        .I2(s_axi_wvalid_mon),
        .I3(s_axi_wdata_mon[0]),
        .I4(ap_start_write0__6),
        .O(ap_start_write));
  LUT5 #(
    .INIT(32'h00000001)) 
    ap_start_reg_i_2
       (.I0(last_write_addr[4]),
        .I1(last_write_addr[5]),
        .I2(last_write_addr[6]),
        .I3(last_write_addr[7]),
        .I4(ap_start_reg_i_3_n_0),
        .O(ap_start_write0__6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ap_start_reg_i_3
       (.I0(last_write_addr[1]),
        .I1(last_write_addr[0]),
        .I2(last_write_addr[3]),
        .I3(last_write_addr[2]),
        .O(ap_start_reg_i_3_n_0));
  FDRE ap_start_reg_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(ap_start_write),
        .Q(start_pulse),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1
       (.I0(start_pulse),
        .I1(Metrics_Cnt_En),
        .O(ap_start_reg_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \last_read_addr[7]_i_1 
       (.I0(s_axi_arvalid_mon),
        .I1(s_axi_arready_mon),
        .O(read_addr_valid));
  FDRE \last_read_addr_reg[0] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[0]),
        .Q(last_read_addr[0]),
        .R(SR));
  FDRE \last_read_addr_reg[1] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[1]),
        .Q(last_read_addr[1]),
        .R(SR));
  FDRE \last_read_addr_reg[2] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[2]),
        .Q(last_read_addr[2]),
        .R(SR));
  FDRE \last_read_addr_reg[3] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[3]),
        .Q(last_read_addr[3]),
        .R(SR));
  FDRE \last_read_addr_reg[4] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[4]),
        .Q(last_read_addr[4]),
        .R(SR));
  FDRE \last_read_addr_reg[5] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[5]),
        .Q(last_read_addr[5]),
        .R(SR));
  FDRE \last_read_addr_reg[6] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[6]),
        .Q(last_read_addr[6]),
        .R(SR));
  FDRE \last_read_addr_reg[7] 
       (.C(mon_clk),
        .CE(read_addr_valid),
        .D(s_axi_araddr_mon[7]),
        .Q(last_read_addr[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \last_write_addr[7]_i_1 
       (.I0(s_axi_awvalid_mon),
        .I1(s_axi_awready_mon),
        .O(write_addr_valid));
  FDRE \last_write_addr_reg[0] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[0]),
        .Q(last_write_addr[0]),
        .R(SR));
  FDRE \last_write_addr_reg[1] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[1]),
        .Q(last_write_addr[1]),
        .R(SR));
  FDRE \last_write_addr_reg[2] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[2]),
        .Q(last_write_addr[2]),
        .R(SR));
  FDRE \last_write_addr_reg[3] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[3]),
        .Q(last_write_addr[3]),
        .R(SR));
  FDRE \last_write_addr_reg[4] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[4]),
        .Q(last_write_addr[4]),
        .R(SR));
  FDRE \last_write_addr_reg[5] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[5]),
        .Q(last_write_addr[5]),
        .R(SR));
  FDRE \last_write_addr_reg[6] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[6]),
        .Q(last_write_addr[6]),
        .R(SR));
  FDRE \last_write_addr_reg[7] 
       (.C(mon_clk),
        .CE(write_addr_valid),
        .D(s_axi_awaddr_mon[7]),
        .Q(last_write_addr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    started_i_1
       (.I0(start_pulse),
        .I1(started),
        .O(started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    started_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(started_i_1_n_0),
        .Q(started),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_start_0_i_4
       (.I0(start_pulse),
        .I1(Q),
        .O(src_in));
  LUT4 #(
    .INIT(16'h00E2)) 
    xpm_fifo_async_inst_i_3
       (.I0(ap_done_reg),
        .I1(dataflow_en),
        .I2(ap_continue_reg),
        .I3(empty),
        .O(rd_en));
endmodule

(* CHECK_LICENSE_TYPE = "pfm_dynamic_dpa_mon0_0,accelerator_monitor,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "accelerator_monitor,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (mon_clk,
    mon_resetn,
    trace_clk,
    trace_rst,
    trace_counter_overflow,
    trace_counter,
    trace_event,
    trace_data,
    trace_valid,
    trace_read,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_awaddr_mon,
    s_axi_awprot_mon,
    s_axi_awvalid_mon,
    s_axi_awready_mon,
    s_axi_wdata_mon,
    s_axi_wstrb_mon,
    s_axi_wvalid_mon,
    s_axi_wready_mon,
    s_axi_bresp_mon,
    s_axi_bvalid_mon,
    s_axi_bready_mon,
    s_axi_araddr_mon,
    s_axi_arprot_mon,
    s_axi_arvalid_mon,
    s_axi_arready_mon,
    s_axi_rdata_mon,
    s_axi_rresp_mon,
    s_axi_rvalid_mon,
    s_axi_rready_mon,
    stall_start_ext,
    stall_done_ext,
    stall_start_str,
    stall_done_str,
    stall_start_int,
    stall_done_int);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mon_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mon_clk, ASSOCIATED_RESET mon_resetn, ASSOCIATED_BUSIF S_AXI:MON_AP_CTRL:S_AXI_MON, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, INSERT_VIP 0" *) input mon_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mon_resetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mon_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input mon_resetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 trace_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME trace_clk, ASSOCIATED_RESET trace_rst, ASSOCIATED_BUSIF TRACE_OUT, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, INSERT_VIP 0" *) input trace_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 trace_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME trace_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input trace_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT counter_overflow" *) input trace_counter_overflow;
  (* X_INTERFACE_INFO = "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT counter" *) input [44:0]trace_counter;
  (* X_INTERFACE_INFO = "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT event" *) output trace_event;
  (* X_INTERFACE_INFO = "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT data" *) output [63:0]trace_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT valid" *) output trace_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT read" *) input trace_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON AWADDR" *) input [7:0]s_axi_awaddr_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON AWPROT" *) input [2:0]s_axi_awprot_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON AWVALID" *) input s_axi_awvalid_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON AWREADY" *) input s_axi_awready_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON WDATA" *) input [31:0]s_axi_wdata_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON WSTRB" *) input [3:0]s_axi_wstrb_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON WVALID" *) input s_axi_wvalid_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON WREADY" *) input s_axi_wready_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON BRESP" *) input [1:0]s_axi_bresp_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON BVALID" *) input s_axi_bvalid_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON BREADY" *) input s_axi_bready_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON ARADDR" *) input [7:0]s_axi_araddr_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON ARPROT" *) input [2:0]s_axi_arprot_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON ARVALID" *) input s_axi_arvalid_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON ARREADY" *) input s_axi_arready_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON RDATA" *) input [31:0]s_axi_rdata_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON RRESP" *) input [1:0]s_axi_rresp_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON RVALID" *) input s_axi_rvalid_mon;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI_MON RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXI_MON, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 300000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pfm_dynamic_clkwiz_kernel_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready_mon;
  input stall_start_ext;
  input stall_done_ext;
  input stall_start_str;
  input stall_done_str;
  input stall_start_int;
  input stall_done_int;

  wire \<const0> ;
  wire \<const1> ;
  wire mon_clk;
  wire mon_resetn;
  wire [31:0]s_axi_araddr;
  wire [7:0]s_axi_araddr_mon;
  wire s_axi_arready;
  wire s_axi_arready_mon;
  wire s_axi_arvalid;
  wire s_axi_arvalid_mon;
  wire [31:0]s_axi_awaddr;
  wire [7:0]s_axi_awaddr_mon;
  wire s_axi_awready;
  wire s_axi_awready_mon;
  wire s_axi_awvalid;
  wire s_axi_awvalid_mon;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [31:0]s_axi_rdata_mon;
  wire s_axi_rready;
  wire s_axi_rready_mon;
  wire s_axi_rvalid;
  wire s_axi_rvalid_mon;
  wire [31:0]s_axi_wdata;
  wire [31:0]s_axi_wdata_mon;
  wire s_axi_wready;
  wire s_axi_wready_mon;
  wire [3:0]s_axi_wstrb_mon;
  wire s_axi_wvalid;
  wire s_axi_wvalid_mon;
  wire stall_done_ext;
  wire stall_done_int;
  wire stall_done_str;
  wire stall_start_ext;
  wire stall_start_int;
  wire stall_start_str;
  wire trace_clk;
  wire [44:0]trace_counter;
  wire trace_counter_overflow;
  wire [63:0]\^trace_data ;
  wire trace_read;
  wire trace_rst;
  wire trace_valid;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign trace_data[63:61] = \^trace_data [63:61];
  assign trace_data[60] = \<const0> ;
  assign trace_data[59] = \<const0> ;
  assign trace_data[58] = \<const0> ;
  assign trace_data[57] = \<const0> ;
  assign trace_data[56] = \<const0> ;
  assign trace_data[55] = \<const1> ;
  assign trace_data[54] = \<const0> ;
  assign trace_data[53] = \<const0> ;
  assign trace_data[52:0] = \^trace_data [52:0];
  assign trace_event = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_accelerator_monitor inst
       (.D({trace_counter_overflow,trace_counter}),
        .mon_clk(mon_clk),
        .mon_resetn(mon_resetn),
        .s_axi_araddr(s_axi_araddr[7:0]),
        .s_axi_araddr_mon(s_axi_araddr_mon),
        .s_axi_arready(s_axi_arready),
        .s_axi_arready_mon(s_axi_arready_mon),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_mon(s_axi_arvalid_mon),
        .s_axi_awaddr(s_axi_awaddr[7:0]),
        .s_axi_awaddr_mon(s_axi_awaddr_mon),
        .s_axi_awready(s_axi_awready),
        .s_axi_awready_mon(s_axi_awready_mon),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_awvalid_mon(s_axi_awvalid_mon),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rdata_mon(s_axi_rdata_mon[1]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rready_mon(s_axi_rready_mon),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_rvalid_mon(s_axi_rvalid_mon),
        .s_axi_wdata(s_axi_wdata[5:0]),
        .s_axi_wdata_mon({s_axi_wdata_mon[4],s_axi_wdata_mon[0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_mon(s_axi_wready_mon),
        .s_axi_wstrb_mon(s_axi_wstrb_mon[0]),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_mon(s_axi_wvalid_mon),
        .stall_done_ext(stall_done_ext),
        .stall_done_int(stall_done_int),
        .stall_done_str(stall_done_str),
        .stall_start_ext(stall_start_ext),
        .stall_start_int(stall_start_int),
        .stall_start_str(stall_start_str),
        .trace_clk(trace_clk),
        .trace_data({\^trace_data [63:61],\^trace_data [52:0]}),
        .trace_read(trace_read),
        .trace_rst(trace_rst),
        .trace_valid(trace_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module
   (SR,
    Metrics_Cnt_En,
    reset_on_sample_read_reg_0,
    dataflow_en,
    slv_reg_in_vld_reg_0,
    \register_select_reg[1]_0 ,
    Q,
    sample_reg_rd_first,
    metrics_cnt_reset_reg_0,
    metrics_cnt_en_reg_0,
    metrics_cnt_en_reg_1,
    metrics_cnt_en_reg_2,
    metrics_cnt_en_reg_3,
    metrics_cnt_en_reg_4,
    metrics_cnt_en_reg_5,
    metrics_cnt_en_reg_6,
    S,
    metrics_cnt_en_reg_7,
    RST_ACTIVE,
    src_in,
    \trace_control_reg[0]_0 ,
    ip_exec_count0,
    ip_start_count0,
    stall_start_ext_0,
    DI,
    slv_reg_in_vld_reg_1,
    \slv_reg_in_reg[31]_0 ,
    slv_reg_out_vld_reg_reg_0,
    mon_clk,
    slv_reg_addr_vld,
    control_wr_en,
    s_axi_wdata,
    p_1_in,
    sample_reg_rd_first_reg_0,
    \slv_reg_in_reg[31]_1 ,
    mon_resetn,
    start_pulse,
    ip_cur_tranx_reg,
    ap_done_reg,
    ap_continue_reg,
    D,
    \Count_Out_i_reg[0] ,
    \Count_Out_i_reg[0]_0 ,
    stall_start_ext,
    stall_start_str,
    stall_start_int,
    stall_done_ext,
    stall_done_str,
    stall_done_int,
    s_axi_rvalid,
    s_axi_rready,
    E,
    \sample_time_diff_reg_reg[31]_0 ,
    \register_select_reg[5]_0 );
  output [0:0]SR;
  output Metrics_Cnt_En;
  output reset_on_sample_read_reg_0;
  output dataflow_en;
  output [0:0]slv_reg_in_vld_reg_0;
  output \register_select_reg[1]_0 ;
  output [0:0]Q;
  output sample_reg_rd_first;
  output metrics_cnt_reset_reg_0;
  output [7:0]metrics_cnt_en_reg_0;
  output [7:0]metrics_cnt_en_reg_1;
  output [7:0]metrics_cnt_en_reg_2;
  output [7:0]metrics_cnt_en_reg_3;
  output [7:0]metrics_cnt_en_reg_4;
  output [7:0]metrics_cnt_en_reg_5;
  output [7:0]metrics_cnt_en_reg_6;
  output [7:0]S;
  output metrics_cnt_en_reg_7;
  output RST_ACTIVE;
  output [3:0]src_in;
  output [0:0]\trace_control_reg[0]_0 ;
  output ip_exec_count0;
  output ip_start_count0;
  output [2:0]stall_start_ext_0;
  output [0:0]DI;
  output slv_reg_in_vld_reg_1;
  output [31:0]\slv_reg_in_reg[31]_0 ;
  input slv_reg_out_vld_reg_reg_0;
  input mon_clk;
  input slv_reg_addr_vld;
  input control_wr_en;
  input [5:0]s_axi_wdata;
  input p_1_in;
  input sample_reg_rd_first_reg_0;
  input [31:0]\slv_reg_in_reg[31]_1 ;
  input mon_resetn;
  input start_pulse;
  input [63:0]ip_cur_tranx_reg;
  input ap_done_reg;
  input ap_continue_reg;
  input [0:0]D;
  input \Count_Out_i_reg[0] ;
  input \Count_Out_i_reg[0]_0 ;
  input stall_start_ext;
  input stall_start_str;
  input stall_start_int;
  input stall_done_ext;
  input stall_done_str;
  input stall_done_int;
  input s_axi_rvalid;
  input s_axi_rready;
  input [0:0]E;
  input [0:0]\sample_time_diff_reg_reg[31]_0 ;
  input [3:0]\register_select_reg[5]_0 ;

  wire \Count_Out_i_reg[0] ;
  wire \Count_Out_i_reg[0]_0 ;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_Reset;
  wire [0:0]Q;
  wire RST_ACTIVE;
  wire [7:0]S;
  wire [0:0]SR;
  wire ap_continue_reg;
  wire ap_done_reg;
  wire control_wr_en;
  wire dataflow_en;
  wire [63:0]ip_cur_tranx_reg;
  wire ip_exec_count0;
  wire ip_start_count0;
  wire [7:0]metrics_cnt_en_reg_0;
  wire [7:0]metrics_cnt_en_reg_1;
  wire [7:0]metrics_cnt_en_reg_2;
  wire [7:0]metrics_cnt_en_reg_3;
  wire [7:0]metrics_cnt_en_reg_4;
  wire [7:0]metrics_cnt_en_reg_5;
  wire [7:0]metrics_cnt_en_reg_6;
  wire metrics_cnt_en_reg_7;
  wire metrics_cnt_reset_reg_0;
  wire mon_clk;
  wire mon_resetn;
  wire p_1_in;
  wire \register_select_reg[1]_0 ;
  wire [3:0]\register_select_reg[5]_0 ;
  wire \register_select_reg_n_0_[0] ;
  wire \register_select_reg_n_0_[3] ;
  wire \register_select_reg_n_0_[4] ;
  wire \register_select_reg_n_0_[5] ;
  wire reset_on_sample_read_reg_0;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [5:0]s_axi_wdata;
  wire sample_reg_counter_inst_n_0;
  wire sample_reg_counter_inst_n_1;
  wire sample_reg_counter_inst_n_10;
  wire sample_reg_counter_inst_n_11;
  wire sample_reg_counter_inst_n_12;
  wire sample_reg_counter_inst_n_13;
  wire sample_reg_counter_inst_n_14;
  wire sample_reg_counter_inst_n_15;
  wire sample_reg_counter_inst_n_16;
  wire sample_reg_counter_inst_n_17;
  wire sample_reg_counter_inst_n_18;
  wire sample_reg_counter_inst_n_19;
  wire sample_reg_counter_inst_n_2;
  wire sample_reg_counter_inst_n_20;
  wire sample_reg_counter_inst_n_21;
  wire sample_reg_counter_inst_n_22;
  wire sample_reg_counter_inst_n_23;
  wire sample_reg_counter_inst_n_24;
  wire sample_reg_counter_inst_n_25;
  wire sample_reg_counter_inst_n_26;
  wire sample_reg_counter_inst_n_27;
  wire sample_reg_counter_inst_n_28;
  wire sample_reg_counter_inst_n_29;
  wire sample_reg_counter_inst_n_3;
  wire sample_reg_counter_inst_n_30;
  wire sample_reg_counter_inst_n_4;
  wire sample_reg_counter_inst_n_5;
  wire sample_reg_counter_inst_n_6;
  wire sample_reg_counter_inst_n_7;
  wire sample_reg_counter_inst_n_8;
  wire sample_reg_counter_inst_n_9;
  wire sample_reg_rd_first;
  wire sample_reg_rd_first_reg_0;
  wire [31:0]sample_time_diff_reg;
  wire [0:0]\sample_time_diff_reg_reg[31]_0 ;
  wire slv_reg_addr_vld;
  wire slv_reg_addr_vld_reg;
  wire [30:6]slv_reg_in;
  wire slv_reg_in1;
  wire \slv_reg_in[0]_i_1_n_0 ;
  wire \slv_reg_in[0]_i_2_n_0 ;
  wire \slv_reg_in[1]_i_1_n_0 ;
  wire \slv_reg_in[1]_i_2_n_0 ;
  wire \slv_reg_in[28]_i_2_n_0 ;
  wire \slv_reg_in[29]_i_2_n_0 ;
  wire \slv_reg_in[2]_i_1_n_0 ;
  wire \slv_reg_in[2]_i_2_n_0 ;
  wire \slv_reg_in[31]_i_1_n_0 ;
  wire \slv_reg_in[31]_i_2_n_0 ;
  wire \slv_reg_in[31]_i_3_n_0 ;
  wire \slv_reg_in[3]_i_1_n_0 ;
  wire \slv_reg_in[3]_i_2_n_0 ;
  wire \slv_reg_in[4]_i_1_n_0 ;
  wire \slv_reg_in[4]_i_2_n_0 ;
  wire \slv_reg_in[5]_i_1_n_0 ;
  wire \slv_reg_in[5]_i_2_n_0 ;
  wire \slv_reg_in[5]_i_3_n_0 ;
  wire [31:0]\slv_reg_in_reg[31]_0 ;
  wire [31:0]\slv_reg_in_reg[31]_1 ;
  wire [0:0]slv_reg_in_vld_reg_0;
  wire slv_reg_in_vld_reg_1;
  wire slv_reg_out_vld_reg;
  wire slv_reg_out_vld_reg_reg_0;
  wire [3:0]src_in;
  wire stall_done_ext;
  wire stall_done_int;
  wire stall_done_str;
  wire stall_start_ext;
  wire [2:0]stall_start_ext_0;
  wire stall_start_int;
  wire stall_start_str;
  wire start_pulse;
  wire [3:1]trace_control;
  wire [0:0]\trace_control_reg[0]_0 ;
  wire \trace_control_reg_n_0_[4] ;
  wire \trace_control_reg_n_0_[5] ;

  LUT3 #(
    .INIT(8'hAE)) 
    axi_rvalid_i_1
       (.I0(slv_reg_in_vld_reg_0),
        .I1(s_axi_rvalid),
        .I2(s_axi_rready),
        .O(slv_reg_in_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    cnt_enabled_i_1
       (.I0(Metrics_Cnt_En),
        .I1(Metrics_Cnt_Reset),
        .I2(mon_resetn),
        .O(metrics_cnt_en_reg_7));
  FDRE dataflow_en_reg
       (.C(mon_clk),
        .CE(control_wr_en),
        .D(s_axi_wdata[3]),
        .Q(dataflow_en),
        .R(SR));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[15]),
        .O(metrics_cnt_en_reg_6[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[14]),
        .O(metrics_cnt_en_reg_6[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[13]),
        .O(metrics_cnt_en_reg_6[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[12]),
        .O(metrics_cnt_en_reg_6[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[11]),
        .O(metrics_cnt_en_reg_6[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[10]),
        .O(metrics_cnt_en_reg_6[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[9]),
        .O(metrics_cnt_en_reg_6[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__0_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[8]),
        .O(metrics_cnt_en_reg_6[0]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[23]),
        .O(metrics_cnt_en_reg_5[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[22]),
        .O(metrics_cnt_en_reg_5[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[21]),
        .O(metrics_cnt_en_reg_5[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[20]),
        .O(metrics_cnt_en_reg_5[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[19]),
        .O(metrics_cnt_en_reg_5[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[18]),
        .O(metrics_cnt_en_reg_5[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[17]),
        .O(metrics_cnt_en_reg_5[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__1_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[16]),
        .O(metrics_cnt_en_reg_5[0]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[31]),
        .O(metrics_cnt_en_reg_4[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[30]),
        .O(metrics_cnt_en_reg_4[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[29]),
        .O(metrics_cnt_en_reg_4[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[28]),
        .O(metrics_cnt_en_reg_4[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[27]),
        .O(metrics_cnt_en_reg_4[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[26]),
        .O(metrics_cnt_en_reg_4[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[25]),
        .O(metrics_cnt_en_reg_4[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__2_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[24]),
        .O(metrics_cnt_en_reg_4[0]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[39]),
        .O(metrics_cnt_en_reg_3[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[38]),
        .O(metrics_cnt_en_reg_3[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[37]),
        .O(metrics_cnt_en_reg_3[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[36]),
        .O(metrics_cnt_en_reg_3[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[35]),
        .O(metrics_cnt_en_reg_3[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[34]),
        .O(metrics_cnt_en_reg_3[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[33]),
        .O(metrics_cnt_en_reg_3[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__3_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[32]),
        .O(metrics_cnt_en_reg_3[0]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[47]),
        .O(metrics_cnt_en_reg_2[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[46]),
        .O(metrics_cnt_en_reg_2[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[45]),
        .O(metrics_cnt_en_reg_2[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[44]),
        .O(metrics_cnt_en_reg_2[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[43]),
        .O(metrics_cnt_en_reg_2[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[42]),
        .O(metrics_cnt_en_reg_2[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[41]),
        .O(metrics_cnt_en_reg_2[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__4_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[40]),
        .O(metrics_cnt_en_reg_2[0]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[55]),
        .O(metrics_cnt_en_reg_1[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[54]),
        .O(metrics_cnt_en_reg_1[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[53]),
        .O(metrics_cnt_en_reg_1[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[52]),
        .O(metrics_cnt_en_reg_1[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[51]),
        .O(metrics_cnt_en_reg_1[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[50]),
        .O(metrics_cnt_en_reg_1[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[49]),
        .O(metrics_cnt_en_reg_1[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__5_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[48]),
        .O(metrics_cnt_en_reg_1[0]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_1
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[63]),
        .O(metrics_cnt_en_reg_0[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[62]),
        .O(metrics_cnt_en_reg_0[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[61]),
        .O(metrics_cnt_en_reg_0[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[60]),
        .O(metrics_cnt_en_reg_0[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[59]),
        .O(metrics_cnt_en_reg_0[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[58]),
        .O(metrics_cnt_en_reg_0[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[57]),
        .O(metrics_cnt_en_reg_0[1]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry__6_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[56]),
        .O(metrics_cnt_en_reg_0[0]));
  LUT3 #(
    .INIT(8'h78)) 
    i__carry_i_10
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[0]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_2
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .O(DI));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_3
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[7]),
        .O(S[7]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_4
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[6]),
        .O(S[6]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_5
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[5]),
        .O(S[5]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_6
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[4]),
        .O(S[4]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_7
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[3]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_8
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h87)) 
    i__carry_i_9
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .I2(ip_cur_tranx_reg[1]),
        .O(S[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \ip_exec_count[0]_i_1 
       (.I0(Metrics_Cnt_En),
        .I1(ap_done_reg),
        .I2(dataflow_en),
        .I3(ap_continue_reg),
        .O(ip_exec_count0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ip_max_parallel_tranx[63]_i_1 
       (.I0(Metrics_Cnt_Reset),
        .I1(mon_resetn),
        .O(metrics_cnt_reset_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \ip_start_count[0]_i_1 
       (.I0(Metrics_Cnt_En),
        .I1(start_pulse),
        .O(ip_start_count0));
  FDSE metrics_cnt_en_reg
       (.C(mon_clk),
        .CE(control_wr_en),
        .D(s_axi_wdata[0]),
        .Q(Metrics_Cnt_En),
        .S(SR));
  FDRE metrics_cnt_reset_reg
       (.C(mon_clk),
        .CE(control_wr_en),
        .D(s_axi_wdata[1]),
        .Q(Metrics_Cnt_Reset),
        .R(SR));
  FDRE \register_select_reg[0] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\register_select_reg[5]_0 [0]),
        .Q(\register_select_reg_n_0_[0] ),
        .R(SR));
  FDRE \register_select_reg[1] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\register_select_reg[1]_0 ),
        .R(SR));
  FDRE \register_select_reg[3] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\register_select_reg[5]_0 [1]),
        .Q(\register_select_reg_n_0_[3] ),
        .R(SR));
  FDRE \register_select_reg[4] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\register_select_reg[5]_0 [2]),
        .Q(\register_select_reg_n_0_[4] ),
        .R(SR));
  FDRE \register_select_reg[5] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\register_select_reg[5]_0 [3]),
        .Q(\register_select_reg_n_0_[5] ),
        .R(SR));
  FDRE reset_on_sample_read_reg
       (.C(mon_clk),
        .CE(control_wr_en),
        .D(s_axi_wdata[2]),
        .Q(reset_on_sample_read_reg_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter sample_reg_counter_inst
       (.\Count_Out_i_reg[0]_0 (\Count_Out_i_reg[0] ),
        .\Count_Out_i_reg[0]_1 (\Count_Out_i_reg[0]_0 ),
        .\Count_Out_i_reg[0]_2 (reset_on_sample_read_reg_0),
        .D(D),
        .Q({sample_reg_counter_inst_n_0,sample_reg_counter_inst_n_1,sample_reg_counter_inst_n_2,sample_reg_counter_inst_n_3,sample_reg_counter_inst_n_4,sample_reg_counter_inst_n_5,sample_reg_counter_inst_n_6,sample_reg_counter_inst_n_7,sample_reg_counter_inst_n_8,sample_reg_counter_inst_n_9,sample_reg_counter_inst_n_10,sample_reg_counter_inst_n_11,sample_reg_counter_inst_n_12,sample_reg_counter_inst_n_13,sample_reg_counter_inst_n_14,sample_reg_counter_inst_n_15,sample_reg_counter_inst_n_16,sample_reg_counter_inst_n_17,sample_reg_counter_inst_n_18,sample_reg_counter_inst_n_19,sample_reg_counter_inst_n_20,sample_reg_counter_inst_n_21,sample_reg_counter_inst_n_22,sample_reg_counter_inst_n_23,sample_reg_counter_inst_n_24,sample_reg_counter_inst_n_25,sample_reg_counter_inst_n_26,sample_reg_counter_inst_n_27,sample_reg_counter_inst_n_28,sample_reg_counter_inst_n_29,sample_reg_counter_inst_n_30,Q}),
        .SR(SR),
        .mon_clk(mon_clk),
        .mon_resetn(mon_resetn),
        .sample_reg_rd_first(sample_reg_rd_first));
  FDRE sample_reg_rd_first_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(sample_reg_rd_first_reg_0),
        .Q(sample_reg_rd_first),
        .R(SR));
  FDRE \sample_time_diff_reg_reg[0] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(Q),
        .Q(sample_time_diff_reg[0]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[10] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_21),
        .Q(sample_time_diff_reg[10]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[11] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_20),
        .Q(sample_time_diff_reg[11]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[12] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_19),
        .Q(sample_time_diff_reg[12]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[13] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_18),
        .Q(sample_time_diff_reg[13]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[14] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_17),
        .Q(sample_time_diff_reg[14]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[15] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_16),
        .Q(sample_time_diff_reg[15]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[16] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_15),
        .Q(sample_time_diff_reg[16]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[17] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_14),
        .Q(sample_time_diff_reg[17]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[18] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_13),
        .Q(sample_time_diff_reg[18]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[19] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_12),
        .Q(sample_time_diff_reg[19]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[1] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_30),
        .Q(sample_time_diff_reg[1]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[20] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_11),
        .Q(sample_time_diff_reg[20]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[21] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_10),
        .Q(sample_time_diff_reg[21]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[22] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_9),
        .Q(sample_time_diff_reg[22]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[23] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_8),
        .Q(sample_time_diff_reg[23]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[24] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_7),
        .Q(sample_time_diff_reg[24]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[25] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_6),
        .Q(sample_time_diff_reg[25]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[26] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_5),
        .Q(sample_time_diff_reg[26]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[27] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_4),
        .Q(sample_time_diff_reg[27]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[28] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_3),
        .Q(sample_time_diff_reg[28]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[29] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_2),
        .Q(sample_time_diff_reg[29]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[2] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_29),
        .Q(sample_time_diff_reg[2]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[30] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_1),
        .Q(sample_time_diff_reg[30]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[31] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_0),
        .Q(sample_time_diff_reg[31]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[3] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_28),
        .Q(sample_time_diff_reg[3]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[4] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_27),
        .Q(sample_time_diff_reg[4]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[5] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_26),
        .Q(sample_time_diff_reg[5]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[6] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_25),
        .Q(sample_time_diff_reg[6]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[7] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_24),
        .Q(sample_time_diff_reg[7]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[8] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_23),
        .Q(sample_time_diff_reg[8]),
        .R(1'b0));
  FDRE \sample_time_diff_reg_reg[9] 
       (.C(mon_clk),
        .CE(\sample_time_diff_reg_reg[31]_0 ),
        .D(sample_reg_counter_inst_n_22),
        .Q(sample_time_diff_reg[9]),
        .R(1'b0));
  FDRE slv_reg_addr_vld_reg_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_addr_vld),
        .Q(slv_reg_addr_vld_reg),
        .R(SR));
  LUT5 #(
    .INIT(32'h54101010)) 
    \slv_reg_in[0]_i_1 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\register_select_reg[1]_0 ),
        .I2(\slv_reg_in[0]_i_2_n_0 ),
        .I3(\slv_reg_in[5]_i_3_n_0 ),
        .I4(sample_time_diff_reg[0]),
        .O(\slv_reg_in[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0033000030883088)) 
    \slv_reg_in[0]_i_2 
       (.I0(\trace_control_reg[0]_0 ),
        .I1(\register_select_reg_n_0_[3] ),
        .I2(Metrics_Cnt_En),
        .I3(\register_select_reg_n_0_[4] ),
        .I4(\slv_reg_in_reg[31]_1 [0]),
        .I5(\register_select_reg_n_0_[5] ),
        .O(\slv_reg_in[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[10]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [10]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[10]),
        .O(slv_reg_in[10]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[11]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [11]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[11]),
        .O(slv_reg_in[11]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[12]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [12]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[12]),
        .O(slv_reg_in[12]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[13]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [13]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[13]),
        .O(slv_reg_in[13]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[14]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [14]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[14]),
        .O(slv_reg_in[14]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[15]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [15]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[15]),
        .O(slv_reg_in[15]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[16]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[16]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [16]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[16]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[17]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[17]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [17]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[17]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[18]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[18]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [18]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[18]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[19]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[19]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [19]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[19]));
  LUT5 #(
    .INIT(32'h54101010)) 
    \slv_reg_in[1]_i_1 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\register_select_reg[1]_0 ),
        .I2(\slv_reg_in[1]_i_2_n_0 ),
        .I3(\slv_reg_in[5]_i_3_n_0 ),
        .I4(sample_time_diff_reg[1]),
        .O(\slv_reg_in[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0033308800003088)) 
    \slv_reg_in[1]_i_2 
       (.I0(trace_control[1]),
        .I1(\register_select_reg_n_0_[3] ),
        .I2(Metrics_Cnt_Reset),
        .I3(\register_select_reg_n_0_[4] ),
        .I4(\register_select_reg_n_0_[5] ),
        .I5(\slv_reg_in_reg[31]_1 [1]),
        .O(\slv_reg_in[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[20]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [20]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[20]),
        .O(slv_reg_in[20]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[21]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[21]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [21]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[21]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[22]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [22]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[22]),
        .O(slv_reg_in[22]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[23]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[23]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [23]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[23]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[24]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [24]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[24]),
        .O(slv_reg_in[24]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[25]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[25]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [25]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[25]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[26]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[26]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [26]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[26]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[27]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[27]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [27]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[27]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[28]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[28]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [28]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \slv_reg_in[28]_i_2 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\register_select_reg[1]_0 ),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg_n_0_[3] ),
        .I4(\register_select_reg_n_0_[4] ),
        .O(\slv_reg_in[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \slv_reg_in[29]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [29]),
        .I2(\register_select_reg[1]_0 ),
        .I3(sample_time_diff_reg[29]),
        .I4(\register_select_reg_n_0_[5] ),
        .O(slv_reg_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h0000000E)) 
    \slv_reg_in[29]_i_2 
       (.I0(\register_select_reg[1]_0 ),
        .I1(\register_select_reg_n_0_[5] ),
        .I2(\register_select_reg_n_0_[0] ),
        .I3(\register_select_reg_n_0_[3] ),
        .I4(\register_select_reg_n_0_[4] ),
        .O(\slv_reg_in[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h51010101)) 
    \slv_reg_in[2]_i_1 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\slv_reg_in[2]_i_2_n_0 ),
        .I2(\register_select_reg[1]_0 ),
        .I3(\slv_reg_in[5]_i_3_n_0 ),
        .I4(sample_time_diff_reg[2]),
        .O(\slv_reg_in[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCCF77FFFFCF77)) 
    \slv_reg_in[2]_i_2 
       (.I0(trace_control[2]),
        .I1(\register_select_reg_n_0_[3] ),
        .I2(reset_on_sample_read_reg_0),
        .I3(\register_select_reg_n_0_[4] ),
        .I4(\register_select_reg_n_0_[5] ),
        .I5(\slv_reg_in_reg[31]_1 [2]),
        .O(\slv_reg_in[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0228022002080200)) 
    \slv_reg_in[30]_i_1 
       (.I0(\slv_reg_in[31]_i_3_n_0 ),
        .I1(\register_select_reg_n_0_[5] ),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[0] ),
        .I4(\slv_reg_in_reg[31]_1 [30]),
        .I5(sample_time_diff_reg[30]),
        .O(slv_reg_in[30]));
  LUT3 #(
    .INIT(8'hDF)) 
    \slv_reg_in[31]_i_1 
       (.I0(mon_resetn),
        .I1(slv_reg_out_vld_reg),
        .I2(slv_reg_addr_vld_reg),
        .O(\slv_reg_in[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04045A0A00000000)) 
    \slv_reg_in[31]_i_2 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\slv_reg_in_reg[31]_1 [31]),
        .I2(\register_select_reg[1]_0 ),
        .I3(sample_time_diff_reg[31]),
        .I4(\register_select_reg_n_0_[5] ),
        .I5(\slv_reg_in[31]_i_3_n_0 ),
        .O(\slv_reg_in[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \slv_reg_in[31]_i_3 
       (.I0(\register_select_reg_n_0_[4] ),
        .I1(\register_select_reg_n_0_[3] ),
        .O(\slv_reg_in[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h51010101)) 
    \slv_reg_in[3]_i_1 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\slv_reg_in[3]_i_2_n_0 ),
        .I2(\register_select_reg[1]_0 ),
        .I3(\slv_reg_in[5]_i_3_n_0 ),
        .I4(sample_time_diff_reg[3]),
        .O(\slv_reg_in[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCCF77FFFFCF77)) 
    \slv_reg_in[3]_i_2 
       (.I0(trace_control[3]),
        .I1(\register_select_reg_n_0_[3] ),
        .I2(dataflow_en),
        .I3(\register_select_reg_n_0_[4] ),
        .I4(\register_select_reg_n_0_[5] ),
        .I5(\slv_reg_in_reg[31]_1 [3]),
        .O(\slv_reg_in[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h51010101)) 
    \slv_reg_in[4]_i_1 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\slv_reg_in[4]_i_2_n_0 ),
        .I2(\register_select_reg[1]_0 ),
        .I3(\slv_reg_in[5]_i_3_n_0 ),
        .I4(sample_time_diff_reg[4]),
        .O(\slv_reg_in[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFDDFF3F)) 
    \slv_reg_in[4]_i_2 
       (.I0(\trace_control_reg_n_0_[4] ),
        .I1(\register_select_reg_n_0_[5] ),
        .I2(\slv_reg_in_reg[31]_1 [4]),
        .I3(\register_select_reg_n_0_[4] ),
        .I4(\register_select_reg_n_0_[3] ),
        .O(\slv_reg_in[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h51010101)) 
    \slv_reg_in[5]_i_1 
       (.I0(\register_select_reg_n_0_[0] ),
        .I1(\slv_reg_in[5]_i_2_n_0 ),
        .I2(\register_select_reg[1]_0 ),
        .I3(\slv_reg_in[5]_i_3_n_0 ),
        .I4(sample_time_diff_reg[5]),
        .O(\slv_reg_in[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFDDFF3F)) 
    \slv_reg_in[5]_i_2 
       (.I0(\trace_control_reg_n_0_[5] ),
        .I1(\register_select_reg_n_0_[5] ),
        .I2(\slv_reg_in_reg[31]_1 [5]),
        .I3(\register_select_reg_n_0_[4] ),
        .I4(\register_select_reg_n_0_[3] ),
        .O(\slv_reg_in[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \slv_reg_in[5]_i_3 
       (.I0(\register_select_reg_n_0_[3] ),
        .I1(\register_select_reg_n_0_[4] ),
        .I2(\register_select_reg_n_0_[5] ),
        .O(\slv_reg_in[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[6]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [6]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[6]),
        .O(slv_reg_in[6]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[7]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [7]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[7]),
        .O(slv_reg_in[7]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \slv_reg_in[8]_i_1 
       (.I0(\slv_reg_in[28]_i_2_n_0 ),
        .I1(sample_time_diff_reg[8]),
        .I2(\register_select_reg_n_0_[5] ),
        .I3(\register_select_reg[1]_0 ),
        .I4(\slv_reg_in_reg[31]_1 [8]),
        .I5(\slv_reg_in[29]_i_2_n_0 ),
        .O(slv_reg_in[8]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \slv_reg_in[9]_i_1 
       (.I0(\slv_reg_in[29]_i_2_n_0 ),
        .I1(\slv_reg_in_reg[31]_1 [9]),
        .I2(\register_select_reg[1]_0 ),
        .I3(\register_select_reg_n_0_[5] ),
        .I4(sample_time_diff_reg[9]),
        .O(slv_reg_in[9]));
  FDRE \slv_reg_in_reg[0] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[0]_i_1_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [0]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[10] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[10]),
        .Q(\slv_reg_in_reg[31]_0 [10]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[11] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[11]),
        .Q(\slv_reg_in_reg[31]_0 [11]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[12] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[12]),
        .Q(\slv_reg_in_reg[31]_0 [12]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[13] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[13]),
        .Q(\slv_reg_in_reg[31]_0 [13]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[14] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[14]),
        .Q(\slv_reg_in_reg[31]_0 [14]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[15] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[15]),
        .Q(\slv_reg_in_reg[31]_0 [15]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[16] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[16]),
        .Q(\slv_reg_in_reg[31]_0 [16]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[17] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[17]),
        .Q(\slv_reg_in_reg[31]_0 [17]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[18] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[18]),
        .Q(\slv_reg_in_reg[31]_0 [18]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[19] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[19]),
        .Q(\slv_reg_in_reg[31]_0 [19]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[1] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[1]_i_1_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [1]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[20] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[20]),
        .Q(\slv_reg_in_reg[31]_0 [20]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[21] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[21]),
        .Q(\slv_reg_in_reg[31]_0 [21]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[22] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[22]),
        .Q(\slv_reg_in_reg[31]_0 [22]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[23] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[23]),
        .Q(\slv_reg_in_reg[31]_0 [23]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[24] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[24]),
        .Q(\slv_reg_in_reg[31]_0 [24]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[25] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[25]),
        .Q(\slv_reg_in_reg[31]_0 [25]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[26] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[26]),
        .Q(\slv_reg_in_reg[31]_0 [26]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[27] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[27]),
        .Q(\slv_reg_in_reg[31]_0 [27]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[28] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[28]),
        .Q(\slv_reg_in_reg[31]_0 [28]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[29] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[29]),
        .Q(\slv_reg_in_reg[31]_0 [29]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[2] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[2]_i_1_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [2]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[30] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[30]),
        .Q(\slv_reg_in_reg[31]_0 [30]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[31] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[31]_i_2_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [31]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[3] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[3]_i_1_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [3]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[4] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[4]_i_1_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [4]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[5] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(\slv_reg_in[5]_i_1_n_0 ),
        .Q(\slv_reg_in_reg[31]_0 [5]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[6] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[6]),
        .Q(\slv_reg_in_reg[31]_0 [6]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[7] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[7]),
        .Q(\slv_reg_in_reg[31]_0 [7]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[8] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[8]),
        .Q(\slv_reg_in_reg[31]_0 [8]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  FDRE \slv_reg_in_reg[9] 
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in[9]),
        .Q(\slv_reg_in_reg[31]_0 [9]),
        .R(\slv_reg_in[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    slv_reg_in_vld_i_1
       (.I0(slv_reg_addr_vld_reg),
        .I1(slv_reg_out_vld_reg),
        .O(slv_reg_in1));
  FDRE slv_reg_in_vld_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_in1),
        .Q(slv_reg_in_vld_reg_0),
        .R(SR));
  FDRE slv_reg_out_vld_reg_reg
       (.C(mon_clk),
        .CE(1'b1),
        .D(slv_reg_out_vld_reg_reg_0),
        .Q(slv_reg_out_vld_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_start_0_i_1
       (.I0(stall_start_ext),
        .I1(trace_control[3]),
        .O(stall_start_ext_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_start_0_i_2
       (.I0(stall_start_str),
        .I1(trace_control[2]),
        .O(stall_start_ext_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_start_0_i_3
       (.I0(stall_start_int),
        .I1(trace_control[1]),
        .O(stall_start_ext_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_stop_0_i_1
       (.I0(stall_done_ext),
        .I1(trace_control[3]),
        .O(src_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_stop_0_i_2
       (.I0(stall_done_str),
        .I1(trace_control[2]),
        .O(src_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    tr_cdc_stop_0_i_3
       (.I0(stall_done_int),
        .I1(trace_control[1]),
        .O(src_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    tr_cdc_stop_0_i_4
       (.I0(\trace_control_reg[0]_0 ),
        .I1(ap_done_reg),
        .I2(dataflow_en),
        .I3(ap_continue_reg),
        .O(src_in[0]));
  FDSE \trace_control_reg[0] 
       (.C(mon_clk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(\trace_control_reg[0]_0 ),
        .S(SR));
  FDSE \trace_control_reg[1] 
       (.C(mon_clk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(trace_control[1]),
        .S(SR));
  FDSE \trace_control_reg[2] 
       (.C(mon_clk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(trace_control[2]),
        .S(SR));
  FDSE \trace_control_reg[3] 
       (.C(mon_clk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(trace_control[3]),
        .S(SR));
  FDSE \trace_control_reg[4] 
       (.C(mon_clk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(\trace_control_reg_n_0_[4] ),
        .S(SR));
  FDSE \trace_control_reg[5] 
       (.C(mon_clk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(\trace_control_reg_n_0_[5] ),
        .S(SR));
  LUT2 #(
    .INIT(4'hB)) 
    xpm_fifo_async_inst_i_1
       (.I0(Metrics_Cnt_Reset),
        .I1(mon_resetn),
        .O(RST_ACTIVE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper
   (trace_data,
    trace_valid,
    trace_clk,
    trace_read,
    trace_rst,
    D,
    dest_out,
    \event_i_buf_reg[52]_0 );
  output [55:0]trace_data;
  output trace_valid;
  input trace_clk;
  input trace_read;
  input trace_rst;
  input [46:0]D;
  input [2:0]dest_out;
  input [3:0]\event_i_buf_reg[52]_0 ;

  wire [46:0]D;
  wire [2:0]dest_out;
  wire error;
  wire error_write;
  wire [46:46]event_i;
  wire [54:0]event_i_buf;
  wire \event_i_buf[49]_i_1_n_0 ;
  wire \event_i_buf[50]_i_1_n_0 ;
  wire \event_i_buf[51]_i_1_n_0 ;
  wire \event_i_buf[52]_i_1_n_0 ;
  wire \event_i_buf[53]_i_1_n_0 ;
  wire \event_i_buf[53]_i_2_n_0 ;
  wire [3:0]\event_i_buf_reg[52]_0 ;
  wire event_valid_i;
  wire event_valid_i_i_1_n_0;
  wire fifo_i_n_57;
  wire fifo_i_n_58;
  wire fifo_i_n_60;
  wire trace_clk;
  wire [55:0]trace_data;
  wire trace_read;
  wire trace_rst;
  wire trace_valid;
  wire wr_rst_busy;
  wire write__0;

  FDRE #(
    .INIT(1'b0)) 
    error_reg
       (.C(trace_clk),
        .CE(1'b1),
        .D(fifo_i_n_60),
        .Q(error),
        .R(fifo_i_n_57));
  FDSE error_write_reg
       (.C(trace_clk),
        .CE(1'b1),
        .D(fifo_i_n_58),
        .Q(error_write),
        .S(fifo_i_n_57));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \event_i_buf[46]_i_1 
       (.I0(dest_out[1]),
        .I1(D[45]),
        .I2(dest_out[0]),
        .I3(dest_out[2]),
        .O(event_i));
  LUT2 #(
    .INIT(4'hE)) 
    \event_i_buf[49]_i_1 
       (.I0(\event_i_buf_reg[52]_0 [0]),
        .I1(D[45]),
        .O(\event_i_buf[49]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \event_i_buf[50]_i_1 
       (.I0(\event_i_buf_reg[52]_0 [1]),
        .I1(dest_out[0]),
        .O(\event_i_buf[50]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \event_i_buf[51]_i_1 
       (.I0(\event_i_buf_reg[52]_0 [2]),
        .I1(dest_out[1]),
        .O(\event_i_buf[51]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \event_i_buf[52]_i_1 
       (.I0(\event_i_buf_reg[52]_0 [3]),
        .I1(dest_out[2]),
        .O(\event_i_buf[52]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    \event_i_buf[53]_i_1 
       (.I0(dest_out[2]),
        .I1(dest_out[1]),
        .I2(dest_out[0]),
        .I3(\event_i_buf[53]_i_2_n_0 ),
        .I4(D[45]),
        .O(\event_i_buf[53]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \event_i_buf[53]_i_2 
       (.I0(\event_i_buf_reg[52]_0 [3]),
        .I1(\event_i_buf_reg[52]_0 [1]),
        .I2(\event_i_buf_reg[52]_0 [0]),
        .I3(\event_i_buf_reg[52]_0 [2]),
        .O(\event_i_buf[53]_i_2_n_0 ));
  FDRE \event_i_buf_reg[0] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(event_i_buf[0]),
        .R(1'b0));
  FDRE \event_i_buf_reg[10] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(event_i_buf[10]),
        .R(1'b0));
  FDRE \event_i_buf_reg[11] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(event_i_buf[11]),
        .R(1'b0));
  FDRE \event_i_buf_reg[12] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(event_i_buf[12]),
        .R(1'b0));
  FDRE \event_i_buf_reg[13] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(event_i_buf[13]),
        .R(1'b0));
  FDRE \event_i_buf_reg[14] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(event_i_buf[14]),
        .R(1'b0));
  FDRE \event_i_buf_reg[15] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(event_i_buf[15]),
        .R(1'b0));
  FDRE \event_i_buf_reg[16] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(event_i_buf[16]),
        .R(1'b0));
  FDRE \event_i_buf_reg[17] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(event_i_buf[17]),
        .R(1'b0));
  FDRE \event_i_buf_reg[18] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(event_i_buf[18]),
        .R(1'b0));
  FDRE \event_i_buf_reg[19] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(event_i_buf[19]),
        .R(1'b0));
  FDRE \event_i_buf_reg[1] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(event_i_buf[1]),
        .R(1'b0));
  FDRE \event_i_buf_reg[20] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(event_i_buf[20]),
        .R(1'b0));
  FDRE \event_i_buf_reg[21] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(event_i_buf[21]),
        .R(1'b0));
  FDRE \event_i_buf_reg[22] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(event_i_buf[22]),
        .R(1'b0));
  FDRE \event_i_buf_reg[23] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(event_i_buf[23]),
        .R(1'b0));
  FDRE \event_i_buf_reg[24] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(event_i_buf[24]),
        .R(1'b0));
  FDRE \event_i_buf_reg[25] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(event_i_buf[25]),
        .R(1'b0));
  FDRE \event_i_buf_reg[26] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(event_i_buf[26]),
        .R(1'b0));
  FDRE \event_i_buf_reg[27] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(event_i_buf[27]),
        .R(1'b0));
  FDRE \event_i_buf_reg[28] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(event_i_buf[28]),
        .R(1'b0));
  FDRE \event_i_buf_reg[29] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(event_i_buf[29]),
        .R(1'b0));
  FDRE \event_i_buf_reg[2] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(event_i_buf[2]),
        .R(1'b0));
  FDRE \event_i_buf_reg[30] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(event_i_buf[30]),
        .R(1'b0));
  FDRE \event_i_buf_reg[31] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(event_i_buf[31]),
        .R(1'b0));
  FDRE \event_i_buf_reg[32] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(event_i_buf[32]),
        .R(1'b0));
  FDRE \event_i_buf_reg[33] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(event_i_buf[33]),
        .R(1'b0));
  FDRE \event_i_buf_reg[34] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(event_i_buf[34]),
        .R(1'b0));
  FDRE \event_i_buf_reg[35] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(event_i_buf[35]),
        .R(1'b0));
  FDRE \event_i_buf_reg[36] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(event_i_buf[36]),
        .R(1'b0));
  FDRE \event_i_buf_reg[37] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(event_i_buf[37]),
        .R(1'b0));
  FDRE \event_i_buf_reg[38] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(event_i_buf[38]),
        .R(1'b0));
  FDRE \event_i_buf_reg[39] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(event_i_buf[39]),
        .R(1'b0));
  FDRE \event_i_buf_reg[3] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(event_i_buf[3]),
        .R(1'b0));
  FDRE \event_i_buf_reg[40] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(event_i_buf[40]),
        .R(1'b0));
  FDRE \event_i_buf_reg[41] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(event_i_buf[41]),
        .R(1'b0));
  FDRE \event_i_buf_reg[42] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(event_i_buf[42]),
        .R(1'b0));
  FDRE \event_i_buf_reg[43] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(event_i_buf[43]),
        .R(1'b0));
  FDRE \event_i_buf_reg[44] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(event_i_buf[44]),
        .R(1'b0));
  FDRE \event_i_buf_reg[45] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(event_i_buf[45]),
        .R(1'b0));
  FDRE \event_i_buf_reg[46] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(event_i),
        .Q(event_i_buf[46]),
        .R(1'b0));
  FDRE \event_i_buf_reg[49] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(\event_i_buf[49]_i_1_n_0 ),
        .Q(event_i_buf[49]),
        .R(1'b0));
  FDRE \event_i_buf_reg[4] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(event_i_buf[4]),
        .R(1'b0));
  FDRE \event_i_buf_reg[50] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(\event_i_buf[50]_i_1_n_0 ),
        .Q(event_i_buf[50]),
        .R(1'b0));
  FDRE \event_i_buf_reg[51] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(\event_i_buf[51]_i_1_n_0 ),
        .Q(event_i_buf[51]),
        .R(1'b0));
  FDRE \event_i_buf_reg[52] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(\event_i_buf[52]_i_1_n_0 ),
        .Q(event_i_buf[52]),
        .R(1'b0));
  FDRE \event_i_buf_reg[53] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(\event_i_buf[53]_i_1_n_0 ),
        .Q(event_i_buf[53]),
        .R(1'b0));
  FDRE \event_i_buf_reg[54] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(event_i_buf[54]),
        .R(1'b0));
  FDRE \event_i_buf_reg[5] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(event_i_buf[5]),
        .R(1'b0));
  FDRE \event_i_buf_reg[6] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(event_i_buf[6]),
        .R(1'b0));
  FDRE \event_i_buf_reg[7] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(event_i_buf[7]),
        .R(1'b0));
  FDRE \event_i_buf_reg[8] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(event_i_buf[8]),
        .R(1'b0));
  FDRE \event_i_buf_reg[9] 
       (.C(trace_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(event_i_buf[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    event_valid_i_i_1
       (.I0(dest_out[1]),
        .I1(D[45]),
        .I2(\event_i_buf[53]_i_2_n_0 ),
        .I3(dest_out[0]),
        .I4(dest_out[2]),
        .O(event_valid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    event_valid_i_reg
       (.C(trace_clk),
        .CE(1'b1),
        .D(event_valid_i_i_1_n_0),
        .Q(event_valid_i),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0 fifo_i
       (.Q({event_i_buf[54:49],event_i_buf[46:0]}),
        .error(error),
        .error_write(error_write),
        .error_write_reg(fifo_i_n_58),
        .event_valid_i(event_valid_i),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (fifo_i_n_60),
        .rst(fifo_i_n_57),
        .trace_clk(trace_clk),
        .trace_data(trace_data),
        .trace_read(trace_read),
        .trace_rst(trace_rst),
        .trace_valid(trace_valid),
        .wr_en(write__0),
        .wr_rst_busy(wr_rst_busy));
  LUT4 #(
    .INIT(16'h00F8)) 
    write
       (.I0(error_write),
        .I1(error),
        .I2(event_valid_i),
        .I3(wr_rst_busy),
        .O(write__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i
   (empty,
    S,
    \counter_reg[55] ,
    \counter_reg[47] ,
    \counter_reg[39] ,
    \counter_reg[31] ,
    \counter_reg[23] ,
    \counter_reg[15] ,
    \counter_reg[7] ,
    E,
    \gen_fwft.empty_fwft_i_reg ,
    \min_ctr_reg[63] ,
    DI,
    \max_ctr_reg[63] ,
    \max_ctr_reg[63]_0 ,
    RST_ACTIVE,
    mon_clk,
    din,
    rd_en,
    CO,
    ap_continue_reg,
    dataflow_en,
    ap_done_reg,
    \max_ctr_reg[0] ,
    O,
    Q,
    max_ctr1_carry__2,
    start_pulse);
  output empty;
  output [7:0]S;
  output [7:0]\counter_reg[55] ;
  output [7:0]\counter_reg[47] ;
  output [7:0]\counter_reg[39] ;
  output [7:0]\counter_reg[31] ;
  output [7:0]\counter_reg[23] ;
  output [7:0]\counter_reg[15] ;
  output [7:0]\counter_reg[7] ;
  output [0:0]E;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output [3:0]\min_ctr_reg[63] ;
  output [3:0]DI;
  output [3:0]\max_ctr_reg[63] ;
  output [3:0]\max_ctr_reg[63]_0 ;
  input RST_ACTIVE;
  input mon_clk;
  input [63:0]din;
  input rd_en;
  input [0:0]CO;
  input ap_continue_reg;
  input dataflow_en;
  input ap_done_reg;
  input [0:0]\max_ctr_reg[0] ;
  input [7:0]O;
  input [7:0]Q;
  input [7:0]max_ctr1_carry__2;
  input start_pulse;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire RST_ACTIVE;
  wire [7:0]S;
  wire ap_continue_reg;
  wire ap_done_reg;
  wire [7:0]\counter_reg[15] ;
  wire [7:0]\counter_reg[23] ;
  wire [7:0]\counter_reg[31] ;
  wire [7:0]\counter_reg[39] ;
  wire [7:0]\counter_reg[47] ;
  wire [7:0]\counter_reg[55] ;
  wire [7:0]\counter_reg[7] ;
  wire dataflow_en;
  wire [63:0]din;
  wire empty;
  wire [63:0]fifo_out;
  wire full_i;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [7:0]max_ctr1_carry__2;
  wire [0:0]\max_ctr_reg[0] ;
  wire [3:0]\max_ctr_reg[63] ;
  wire [3:0]\max_ctr_reg[63]_0 ;
  wire [3:0]\min_ctr_reg[63] ;
  wire mon_clk;
  wire rd_en;
  wire start_pulse;
  wire wr_rst_busy;
  wire write;
  wire NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED;

  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_1
       (.I0(O[7]),
        .I1(max_ctr1_carry__2[7]),
        .I2(O[6]),
        .I3(max_ctr1_carry__2[6]),
        .O(\max_ctr_reg[63]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_10
       (.I0(max_ctr1_carry__2[5]),
        .I1(O[5]),
        .I2(max_ctr1_carry__2[4]),
        .I3(O[4]),
        .O(\max_ctr_reg[63] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_11
       (.I0(max_ctr1_carry__2[3]),
        .I1(O[3]),
        .I2(max_ctr1_carry__2[2]),
        .I3(O[2]),
        .O(\max_ctr_reg[63] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_12
       (.I0(max_ctr1_carry__2[1]),
        .I1(O[1]),
        .I2(max_ctr1_carry__2[0]),
        .I3(O[0]),
        .O(\max_ctr_reg[63] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_2
       (.I0(O[5]),
        .I1(max_ctr1_carry__2[5]),
        .I2(O[4]),
        .I3(max_ctr1_carry__2[4]),
        .O(\max_ctr_reg[63]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_3
       (.I0(O[3]),
        .I1(max_ctr1_carry__2[3]),
        .I2(O[2]),
        .I3(max_ctr1_carry__2[2]),
        .O(\max_ctr_reg[63]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    max_ctr1_carry__2_i_4
       (.I0(O[1]),
        .I1(max_ctr1_carry__2[1]),
        .I2(O[0]),
        .I3(max_ctr1_carry__2[0]),
        .O(\max_ctr_reg[63]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    max_ctr1_carry__2_i_9
       (.I0(max_ctr1_carry__2[7]),
        .I1(O[7]),
        .I2(max_ctr1_carry__2[6]),
        .I3(O[6]),
        .O(\max_ctr_reg[63] [3]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \max_ctr[63]_i_1 
       (.I0(\max_ctr_reg[0] ),
        .I1(empty),
        .I2(ap_continue_reg),
        .I3(dataflow_en),
        .I4(ap_done_reg),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_1
       (.I0(Q[7]),
        .I1(O[7]),
        .I2(Q[6]),
        .I3(O[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_10
       (.I0(O[5]),
        .I1(Q[5]),
        .I2(O[4]),
        .I3(Q[4]),
        .O(\min_ctr_reg[63] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_11
       (.I0(O[3]),
        .I1(Q[3]),
        .I2(O[2]),
        .I3(Q[2]),
        .O(\min_ctr_reg[63] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_12
       (.I0(O[1]),
        .I1(Q[1]),
        .I2(O[0]),
        .I3(Q[0]),
        .O(\min_ctr_reg[63] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_2
       (.I0(Q[5]),
        .I1(O[5]),
        .I2(Q[4]),
        .I3(O[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_3
       (.I0(Q[3]),
        .I1(O[3]),
        .I2(Q[2]),
        .I3(O[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    min_ctr1_carry__2_i_4
       (.I0(Q[1]),
        .I1(O[1]),
        .I2(Q[0]),
        .I3(O[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    min_ctr1_carry__2_i_9
       (.I0(O[7]),
        .I1(Q[7]),
        .I2(O[6]),
        .I3(Q[6]),
        .O(\min_ctr_reg[63] [3]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \min_ctr[63]_i_1 
       (.I0(CO),
        .I1(empty),
        .I2(ap_continue_reg),
        .I3(dataflow_en),
        .I4(ap_done_reg),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_1
       (.I0(din[15]),
        .I1(fifo_out[15]),
        .O(\counter_reg[15] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_2
       (.I0(din[14]),
        .I1(fifo_out[14]),
        .O(\counter_reg[15] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_3
       (.I0(din[13]),
        .I1(fifo_out[13]),
        .O(\counter_reg[15] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_4
       (.I0(din[12]),
        .I1(fifo_out[12]),
        .O(\counter_reg[15] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_5
       (.I0(din[11]),
        .I1(fifo_out[11]),
        .O(\counter_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_6
       (.I0(din[10]),
        .I1(fifo_out[10]),
        .O(\counter_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_7
       (.I0(din[9]),
        .I1(fifo_out[9]),
        .O(\counter_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__0_i_8
       (.I0(din[8]),
        .I1(fifo_out[8]),
        .O(\counter_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_1
       (.I0(din[23]),
        .I1(fifo_out[23]),
        .O(\counter_reg[23] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_2
       (.I0(din[22]),
        .I1(fifo_out[22]),
        .O(\counter_reg[23] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_3
       (.I0(din[21]),
        .I1(fifo_out[21]),
        .O(\counter_reg[23] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_4
       (.I0(din[20]),
        .I1(fifo_out[20]),
        .O(\counter_reg[23] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_5
       (.I0(din[19]),
        .I1(fifo_out[19]),
        .O(\counter_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_6
       (.I0(din[18]),
        .I1(fifo_out[18]),
        .O(\counter_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_7
       (.I0(din[17]),
        .I1(fifo_out[17]),
        .O(\counter_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__1_i_8
       (.I0(din[16]),
        .I1(fifo_out[16]),
        .O(\counter_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_1
       (.I0(din[31]),
        .I1(fifo_out[31]),
        .O(\counter_reg[31] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_2
       (.I0(din[30]),
        .I1(fifo_out[30]),
        .O(\counter_reg[31] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_3
       (.I0(din[29]),
        .I1(fifo_out[29]),
        .O(\counter_reg[31] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_4
       (.I0(din[28]),
        .I1(fifo_out[28]),
        .O(\counter_reg[31] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_5
       (.I0(din[27]),
        .I1(fifo_out[27]),
        .O(\counter_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_6
       (.I0(din[26]),
        .I1(fifo_out[26]),
        .O(\counter_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_7
       (.I0(din[25]),
        .I1(fifo_out[25]),
        .O(\counter_reg[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__2_i_8
       (.I0(din[24]),
        .I1(fifo_out[24]),
        .O(\counter_reg[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_1
       (.I0(din[39]),
        .I1(fifo_out[39]),
        .O(\counter_reg[39] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_2
       (.I0(din[38]),
        .I1(fifo_out[38]),
        .O(\counter_reg[39] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_3
       (.I0(din[37]),
        .I1(fifo_out[37]),
        .O(\counter_reg[39] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_4
       (.I0(din[36]),
        .I1(fifo_out[36]),
        .O(\counter_reg[39] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_5
       (.I0(din[35]),
        .I1(fifo_out[35]),
        .O(\counter_reg[39] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_6
       (.I0(din[34]),
        .I1(fifo_out[34]),
        .O(\counter_reg[39] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_7
       (.I0(din[33]),
        .I1(fifo_out[33]),
        .O(\counter_reg[39] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__3_i_8
       (.I0(din[32]),
        .I1(fifo_out[32]),
        .O(\counter_reg[39] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_1
       (.I0(din[47]),
        .I1(fifo_out[47]),
        .O(\counter_reg[47] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_2
       (.I0(din[46]),
        .I1(fifo_out[46]),
        .O(\counter_reg[47] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_3
       (.I0(din[45]),
        .I1(fifo_out[45]),
        .O(\counter_reg[47] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_4
       (.I0(din[44]),
        .I1(fifo_out[44]),
        .O(\counter_reg[47] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_5
       (.I0(din[43]),
        .I1(fifo_out[43]),
        .O(\counter_reg[47] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_6
       (.I0(din[42]),
        .I1(fifo_out[42]),
        .O(\counter_reg[47] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_7
       (.I0(din[41]),
        .I1(fifo_out[41]),
        .O(\counter_reg[47] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__4_i_8
       (.I0(din[40]),
        .I1(fifo_out[40]),
        .O(\counter_reg[47] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_1
       (.I0(din[55]),
        .I1(fifo_out[55]),
        .O(\counter_reg[55] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_2
       (.I0(din[54]),
        .I1(fifo_out[54]),
        .O(\counter_reg[55] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_3
       (.I0(din[53]),
        .I1(fifo_out[53]),
        .O(\counter_reg[55] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_4
       (.I0(din[52]),
        .I1(fifo_out[52]),
        .O(\counter_reg[55] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_5
       (.I0(din[51]),
        .I1(fifo_out[51]),
        .O(\counter_reg[55] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_6
       (.I0(din[50]),
        .I1(fifo_out[50]),
        .O(\counter_reg[55] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_7
       (.I0(din[49]),
        .I1(fifo_out[49]),
        .O(\counter_reg[55] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__5_i_8
       (.I0(din[48]),
        .I1(fifo_out[48]),
        .O(\counter_reg[55] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_1
       (.I0(din[63]),
        .I1(fifo_out[63]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_2
       (.I0(din[62]),
        .I1(fifo_out[62]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_3
       (.I0(din[61]),
        .I1(fifo_out[61]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_4
       (.I0(din[60]),
        .I1(fifo_out[60]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_5
       (.I0(din[59]),
        .I1(fifo_out[59]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_6
       (.I0(din[58]),
        .I1(fifo_out[58]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_7
       (.I0(din[57]),
        .I1(fifo_out[57]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry__6_i_8
       (.I0(din[56]),
        .I1(fifo_out[56]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_1
       (.I0(din[7]),
        .I1(fifo_out[7]),
        .O(\counter_reg[7] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_2
       (.I0(din[6]),
        .I1(fifo_out[6]),
        .O(\counter_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_3
       (.I0(din[5]),
        .I1(fifo_out[5]),
        .O(\counter_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_4
       (.I0(din[4]),
        .I1(fifo_out[4]),
        .O(\counter_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_5
       (.I0(din[3]),
        .I1(fifo_out[3]),
        .O(\counter_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_6
       (.I0(din[2]),
        .I1(fifo_out[2]),
        .O(\counter_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_7
       (.I0(din[1]),
        .I1(fifo_out[1]),
        .O(\counter_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tx_length_carry_i_8
       (.I0(din[0]),
        .I1(fifo_out[0]),
        .O(\counter_reg[7] [0]));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "fwft" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async xpm_fifo_async_inst
       (.almost_empty(NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(fifo_out),
        .empty(empty),
        .full(full_i),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_async_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED),
        .rd_clk(mon_clk),
        .rd_data_count(NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED),
        .rst(RST_ACTIVE),
        .sbiterr(NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_async_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED),
        .wr_clk(mon_clk),
        .wr_data_count(NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED[3:0]),
        .wr_en(write),
        .wr_rst_busy(wr_rst_busy));
  LUT3 #(
    .INIT(8'h04)) 
    xpm_fifo_async_inst_i_2
       (.I0(wr_rst_busy),
        .I1(start_pulse),
        .I2(full_i),
        .O(write));
endmodule

(* ORIG_REF_NAME = "trace_fifo_i" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__parameterized0
   (wr_rst_busy,
    trace_data,
    rst,
    error_write_reg,
    trace_valid,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    trace_clk,
    wr_en,
    Q,
    trace_read,
    error_write,
    error,
    trace_rst,
    event_valid_i);
  output wr_rst_busy;
  output [55:0]trace_data;
  output rst;
  output error_write_reg;
  output trace_valid;
  output \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input trace_clk;
  input wr_en;
  input [52:0]Q;
  input trace_read;
  input error_write;
  input error;
  input trace_rst;
  input event_valid_i;

  wire [52:0]Q;
  wire empty;
  wire error;
  wire error_write;
  wire error_write_reg;
  wire event_valid_i;
  wire full_i;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire rst;
  wire trace_clk;
  wire [55:0]trace_data;
  wire trace_read;
  wire trace_rst;
  wire trace_valid;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    error_i_1
       (.I0(full_i),
        .I1(event_valid_i),
        .I2(error),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    error_write_i_1
       (.I0(error_write),
        .I1(full_i),
        .I2(error),
        .O(error_write_reg));
  LUT1 #(
    .INIT(2'h1)) 
    trace_valid_INST_0
       (.I0(empty),
        .O(trace_valid));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "3" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "56" *) 
  (* READ_MODE = "fwft" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "56" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0 xpm_fifo_async_inst
       (.almost_empty(NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED),
        .din({1'b0,Q[52:47],1'b0,1'b0,Q[46:0]}),
        .dout(trace_data),
        .empty(empty),
        .full(full_i),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_async_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED),
        .rd_clk(trace_clk),
        .rd_data_count(NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(trace_read),
        .rd_rst_busy(NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_async_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED),
        .wr_clk(trace_clk),
        .wr_data_count(NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED[3:0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  LUT1 #(
    .INIT(2'h1)) 
    xpm_fifo_async_inst_i_1__0
       (.I0(trace_rst),
        .O(rst));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  wire src_clk;
  wire [3:0]src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[3] ;

  assign dest_out[3:0] = \syncstages_ff[3] ;
  FDRE \src_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[0]),
        .Q(async_path_bit[0]),
        .R(1'b0));
  FDRE \src_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[1]),
        .Q(async_path_bit[1]),
        .R(1'b0));
  FDRE \src_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[2]),
        .Q(async_path_bit[2]),
        .R(1'b0));
  FDRE \src_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[3]),
        .Q(async_path_bit[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [0]),
        .Q(\syncstages_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [1]),
        .Q(\syncstages_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [2]),
        .Q(\syncstages_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [3]),
        .Q(\syncstages_ff[3] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  wire src_clk;
  wire [3:0]src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[3] ;

  assign dest_out[3:0] = \syncstages_ff[3] ;
  FDRE \src_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[0]),
        .Q(async_path_bit[0]),
        .R(1'b0));
  FDRE \src_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[1]),
        .Q(async_path_bit[1]),
        .R(1'b0));
  FDRE \src_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[2]),
        .Q(async_path_bit[2]),
        .R(1'b0));
  FDRE \src_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in[3]),
        .Q(async_path_bit[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [0]),
        .Q(\syncstages_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [1]),
        .Q(\syncstages_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [2]),
        .Q(\syncstages_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[2] [3]),
        .Q(\syncstages_ff[3] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[2] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [3]),
        .I3(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[4] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[4] [0]),
        .I1(\dest_graysync_ff[4] [2]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [3]),
        .I4(\dest_graysync_ff[4] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[4] [1]),
        .I1(\dest_graysync_ff[4] [3]),
        .I2(\dest_graysync_ff[4] [4]),
        .I3(\dest_graysync_ff[4] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[4] [2]),
        .I1(\dest_graysync_ff[4] [4]),
        .I2(\dest_graysync_ff[4] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[4] [3]),
        .I1(\dest_graysync_ff[4] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[2] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[2] [0]),
        .I1(\dest_graysync_ff[2] [2]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [3]),
        .I4(\dest_graysync_ff[2] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[2] [1]),
        .I1(\dest_graysync_ff[2] [3]),
        .I2(\dest_graysync_ff[2] [4]),
        .I3(\dest_graysync_ff[2] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[2] [2]),
        .I1(\dest_graysync_ff[2] [4]),
        .I2(\dest_graysync_ff[2] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[2] [3]),
        .I1(\dest_graysync_ff[2] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [2:0]syncstages_ff;

  assign dest_rst = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (Q,
    D,
    \count_value_i_reg[1]_0 ,
    src_in_bin,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    \grdc.rd_data_count_i_reg[2]_0 ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \count_value_i_reg[1]_0 ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \gen_fwft.count_en ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_1 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_1 [0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i_reg[2] [2]),
        .I2(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I4(Q[1]),
        .I5(\grdc.rd_data_count_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[2] [0]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_11
   (Q,
    D,
    \count_value_i_reg[1]_0 ,
    src_in_bin,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    \grdc.rd_data_count_i_reg[2]_0 ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \count_value_i_reg[1]_0 ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \gen_fwft.count_en ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_1 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_1 [0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i_reg[2] [2]),
        .I2(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I4(Q[1]),
        .I5(\grdc.rd_data_count_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[2] [0]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (D,
    Q,
    \reg_out_i_reg[2] ,
    E,
    src_in_bin,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[4]_0 ,
    \grdc.rd_data_count_i_reg[4]_1 ,
    \src_gray_ff_reg[4] ,
    \count_value_i_reg[4]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\reg_out_i_reg[2] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  input \grdc.rd_data_count_i_reg[4]_1 ;
  input [1:0]\src_gray_ff_reg[4] ;
  input \count_value_i_reg[4]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  wire \grdc.rd_data_count_i_reg[4]_1 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[2] ;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(Q[1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(Q[1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]),
        .I2(Q[1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(\count_value_i_reg[0]_0 [1]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I3(Q[3]),
        .I4(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I5(Q[2]),
        .O(\reg_out_i_reg[2] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[4]_1 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\reg_out_i_reg[2] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\grdc.rd_data_count_i_reg[4]_0 [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12
   (D,
    Q,
    \reg_out_i_reg[2] ,
    E,
    src_in_bin,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[4]_0 ,
    \grdc.rd_data_count_i_reg[4]_1 ,
    \src_gray_ff_reg[4] ,
    \count_value_i_reg[4]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output [1:0]\reg_out_i_reg[2] ;
  output [0:0]E;
  output [3:0]src_in_bin;
  input [3:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  input \grdc.rd_data_count_i_reg[4]_1 ;
  input [1:0]\src_gray_ff_reg[4] ;
  input \count_value_i_reg[4]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_6_n_0 ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  wire \grdc.rd_data_count_i_reg[4]_1 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[2] ;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__4 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(Q[3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(Q[1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(Q[2]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(Q[1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(Q[1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(Q[2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(Q[0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]),
        .I2(Q[1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]),
        .I4(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(Q[1]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [1]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [2]),
        .I4(Q[2]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(\count_value_i_reg[0]_0 [1]),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] [3]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[4] ),
        .I1(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I3(Q[3]),
        .I4(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I5(Q[2]),
        .O(\reg_out_i_reg[2] [0]));
  LUT6 #(
    .INIT(64'h1701FF7FE8FE0080)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[4]_1 ),
        .I5(\grdc.rd_data_count_i[4]_i_6_n_0 ),
        .O(\reg_out_i_reg[2] [1]));
  LUT3 #(
    .INIT(8'hD4)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(Q[1]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [0]),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[4]_i_6 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\grdc.rd_data_count_i_reg[4]_0 [3]),
        .O(\grdc.rd_data_count_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_15
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\gwdc.wr_data_count_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\gwdc.wr_data_count_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[2] [1]),
        .I4(\gwdc.wr_data_count_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\gwdc.wr_data_count_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\gwdc.wr_data_count_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[2] [1]),
        .I4(\gwdc.wr_data_count_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_16
   (Q,
    \count_value_i_reg[3]_0 ,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \count_value_i_reg[3]_0 ;
  input [0:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire [0:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3
   (Q,
    \count_value_i_reg[3]_0 ,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  output \count_value_i_reg[3]_0 ;
  input [0:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire [0:0]\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ),
        .O(\count_value_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_17
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "3" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "0" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "64" *) 
(* READ_MODE = "fwft" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "64" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "1024" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "3" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0000011100000111" *) (* FIFO_MEMORY_TYPE = "distributed" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* ORIG_REF_NAME = "xpm_fifo_async" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "1" *) 
(* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "56" *) (* READ_MODE = "fwft" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "56" *) (* WR_DATA_COUNT_WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [55:0]din;
  output full;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [55:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [55:0]din;
  wire [55:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "3" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000011100000111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "896" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "8" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "56" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0707" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "56" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED ),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "1024" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "8" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "64" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0707" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire empty_fwft_i0;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_1_in__0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [63:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\gwdc.wr_data_count_i_reg[4] (wr_pntr_ext),
        .\reg_out_i_reg[4]_0 (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_9 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .enb(rdp_inst_n_8),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[3]_0 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_10 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[1] (count_value_i),
        .\grdc.rd_data_count_i_reg[4] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_1 (wr_pntr_rd_cdc_dc));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(empty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_11 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[2]_0 (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8888888BBBBBBBBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in__0),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "64" *) 
  (* BYTE_WRITE_WIDTH_B = "64" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "1024" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "64" *) 
  (* P_MIN_WIDTH_DATA_A = "64" *) 
  (* P_MIN_WIDTH_DATA_B = "64" *) 
  (* P_MIN_WIDTH_DATA_ECC = "64" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "64" *) 
  (* P_WIDTH_COL_WRITE_B = "64" *) 
  (* READ_DATA_WIDTH_A = "64" *) 
  (* READ_DATA_WIDTH_B = "64" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "64" *) 
  (* WRITE_DATA_WIDTH_B = "64" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "64" *) 
  (* rstb_loop_iter = "64" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [63:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_12 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[4]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_3 ),
        .\grdc.rd_data_count_i_reg[4]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .\grdc.rd_data_count_i_reg[4]_1 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .\src_gray_ff_reg[4] (count_value_i),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_13 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_14 rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in__0(p_1_in__0),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_15 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_16 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_17 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[3] (full),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_1 (\gen_fwft.count_rst ),
        .\guf.underflow_i_reg (empty),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "3" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0000011100000111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b0" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "1" *) (* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "1" *) (* FIFO_SIZE = "896" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "8" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "56" *) (* READ_MODE = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "0707" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "56" *) (* WR_DATA_COUNT_WIDTH = "4" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [55:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [55:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [55:0]din;
  wire [55:0]dout;
  wire empty;
  wire empty_fwft_i0;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_1_in__0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:3]rd_pntr_wr;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_8;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp1_inst_n_4;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [55:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .E(wr_pntr_plus1_pf_carry),
        .Q(rd_pntr_wr),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_4),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 (full),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg (wr_pntr_plus1_pf),
        .\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .ram_full_i0(ram_full_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\gwdc.wr_data_count_i_reg[4] (wr_pntr_ext),
        .\reg_out_i_reg[4]_0 (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .enb(rdp_inst_n_8),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[3]_0 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[1] (count_value_i),
        .\grdc.rd_data_count_i_reg[4] ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_1 (wr_pntr_rd_cdc_dc));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(empty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .Q(empty),
        .S(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(count_value_i),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[2]_0 (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8888888BBBBBBBBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_1_in__0),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "56" *) 
  (* BYTE_WRITE_WIDTH_B = "56" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_MODE = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "896" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "56" *) 
  (* P_MIN_WIDTH_DATA_A = "56" *) 
  (* P_MIN_WIDTH_DATA_B = "56" *) 
  (* P_MIN_WIDTH_DATA_ECC = "56" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "56" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "56" *) 
  (* P_WIDTH_COL_WRITE_B = "56" *) 
  (* READ_DATA_WIDTH_A = "56" *) 
  (* READ_DATA_WIDTH_B = "56" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "1" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "56" *) 
  (* WRITE_DATA_WIDTH_B = "56" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "56" *) 
  (* rstb_loop_iter = "56" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [55:0]),
        .doutb(dout),
        .ena(wr_pntr_plus1_pf_carry),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .E(rdp_inst_n_8),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[4]_0 (rd_rst_busy),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] ({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\grdc.rd_data_count_i_reg[4] (\gen_fwft.rdpp1_inst_n_3 ),
        .\grdc.rd_data_count_i_reg[4]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .\grdc.rd_data_count_i_reg[4]_1 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[2] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .\src_gray_ff_reg[4] (count_value_i),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 rdpp1_inst
       (.E(rdp_inst_n_8),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (rst_d1_inst_n_1),
        .\gen_pf_ic_rc.gpf_ic.prog_full_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_1_in__0(p_1_in__0),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_2 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_3 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_4),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (rd_pntr_wr),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(curr_fwft_state),
        .SR(\grdc.rd_data_count_i0 ),
        .\count_value_i_reg[3] (full),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_1 (\gen_fwft.count_rst ),
        .\guf.underflow_i_reg (empty),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in__0,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in__0;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire overflow_i0;
  wire p_1_in__0;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in__0),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_14
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    overflow_i0,
    wrst_busy,
    wr_clk,
    p_1_in__0,
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ,
    prog_full,
    rst,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  output overflow_i0;
  input wrst_busy;
  input wr_clk;
  input p_1_in__0;
  input \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  input prog_full;
  input rst;
  input wr_en;

  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.gpf_ic.prog_full_i_reg ;
  wire overflow_i0;
  wire p_1_in__0;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000E200E2E2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_1_in__0),
        .I1(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I2(prog_full),
        .I3(rst),
        .I4(rst_d1),
        .I5(wrst_busy),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gen_pf_ic_rc.gpf_ic.prog_full_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (diff_pntr_pf_q0,
    Q,
    ram_full_i0,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    E,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output ram_full_i0;
  input [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]E;
  input [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
   (D,
    Q,
    ram_empty_i0,
    enb,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    rd_en,
    ram_empty_i,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[3]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input rd_en;
  input ram_empty_i;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input \reg_out_i_reg[0]_0 ;
  input [3:0]\reg_out_i_reg[3]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire enb;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [3:0]\reg_out_i_reg[3]_0 ;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7
   (diff_pntr_pf_q0,
    Q,
    ram_full_i0,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    E,
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ,
    rst_d1,
    wrst_busy,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ,
    wr_en,
    D,
    wr_clk);
  output [0:0]diff_pntr_pf_q0;
  output [0:0]Q;
  output ram_full_i0;
  input [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  input [0:0]E;
  input [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input rst_d1;
  input wrst_busy;
  input \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ;
  input wr_en;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire ram_full_i0;
  wire [2:0]rd_pntr_wr;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  LUT6 #(
    .INIT(64'h2BFF002BD400FFD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(rd_pntr_wr[1]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I2(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I4(rd_pntr_wr[2]),
        .I5(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ),
        .O(diff_pntr_pf_q0));
  LUT6 #(
    .INIT(64'h4444444D44444444)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(rst_d1),
        .I3(wrst_busy),
        .I4(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0 ),
        .I5(wr_en),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [3]),
        .I5(Q),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_9
   (D,
    Q,
    ram_empty_i0,
    enb,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    rd_en,
    ram_empty_i,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[3]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input enb;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input rd_en;
  input ram_empty_i;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input \reg_out_i_reg[0]_0 ;
  input [3:0]\reg_out_i_reg[3]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire enb;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [3:0]\reg_out_i_reg[3]_0 ;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(enb),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[4] ,
    wrst_busy,
    \reg_out_i_reg[4]_0 ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\gwdc.wr_data_count_i_reg[4] ;
  input wrst_busy;
  input [4:0]\reg_out_i_reg[4]_0 ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\reg_out_i_reg[4]_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\gwdc.wr_data_count_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4] [2]),
        .I2(\gwdc.wr_data_count_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\gwdc.wr_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1
   (D,
    Q,
    \reg_out_i_reg[3]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[1] ,
    \reg_out_i_reg[4]_0 ,
    \reg_out_i_reg[4]_1 ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \reg_out_i_reg[3]_0 ;
  input [2:0]\grdc.rd_data_count_i_reg[4] ;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input \reg_out_i_reg[4]_0 ;
  input [4:0]\reg_out_i_reg[4]_1 ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire [2:0]\grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;
  wire \reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg[4]_0 ;
  wire [4:0]\reg_out_i_reg[4]_1 ;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .I3(\grdc.rd_data_count_i_reg[1] [1]),
        .I4(\grdc.rd_data_count_i_reg[1] [0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .O(\reg_out_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_10
   (D,
    Q,
    \reg_out_i_reg[3]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[1] ,
    \reg_out_i_reg[4]_0 ,
    \reg_out_i_reg[4]_1 ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \reg_out_i_reg[3]_0 ;
  input [2:0]\grdc.rd_data_count_i_reg[4] ;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input \reg_out_i_reg[4]_0 ;
  input [4:0]\reg_out_i_reg[4]_1 ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire [2:0]\grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;
  wire \reg_out_i_reg[3]_0 ;
  wire \reg_out_i_reg[4]_0 ;
  wire [4:0]\reg_out_i_reg[4]_1 ;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .I3(\grdc.rd_data_count_i_reg[1] [1]),
        .I4(\grdc.rd_data_count_i_reg[1] [0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[4]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .O(\reg_out_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[4] ,
    wrst_busy,
    \reg_out_i_reg[4]_0 ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\gwdc.wr_data_count_i_reg[4] ;
  input wrst_busy;
  input [4:0]\reg_out_i_reg[4]_0 ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\reg_out_i_reg[4]_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\gwdc.wr_data_count_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4] [2]),
        .I2(\gwdc.wr_data_count_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\gwdc.wr_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \gen_rst_ic.fifo_rd_rst_ic_reg_1 ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    Q,
    \guf.underflow_i_reg ,
    rd_en,
    ram_empty_i);
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input [1:0]Q;
  input \guf.underflow_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \__0/i__n_0 ;
  wire \count_value_i_reg[3] ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C0008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\__0/i__n_0 ),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_1 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i0 ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    E,
    wr_rst_busy,
    SR,
    underflow_i0,
    \gen_rst_ic.fifo_rd_rst_ic_reg_1 ,
    rd_clk,
    wr_clk,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    Q,
    \guf.underflow_i_reg ,
    rd_en,
    ram_empty_i);
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output underflow_i0;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  input rd_clk;
  input wr_clk;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input [1:0]Q;
  input \guf.underflow_i_reg ;
  input rd_en;
  input ram_empty_i;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \__0/i__n_0 ;
  wire \count_value_i_reg[3] ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i0 ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \guf.underflow_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C0008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\__0/i__n_0 ),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "iSTATE:00,iSTATE0:01,iSTATE1:10,iSTATE2:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1_n_0 ),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__4 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_1 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i0 ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(SR));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "64" *) (* BYTE_WRITE_WIDTH_B = "64" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "1024" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) (* P_MIN_WIDTH_DATA = "64" *) 
(* P_MIN_WIDTH_DATA_A = "64" *) (* P_MIN_WIDTH_DATA_B = "64" *) (* P_MIN_WIDTH_DATA_ECC = "64" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "64" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "yes" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "64" *) 
(* P_WIDTH_COL_WRITE_B = "64" *) (* READ_DATA_WIDTH_A = "64" *) (* READ_DATA_WIDTH_B = "64" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "64" *) (* WRITE_DATA_WIDTH_B = "64" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "64" *) (* rstb_loop_iter = "64" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [63:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [63:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [63:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [63:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [63:0]dina;
  wire [63:0]doutb;
  wire ena;
  wire enb;
  wire [63:0]\gen_rd_b.doutb_reg ;
  wire [63:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg [32]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg [33]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg [34]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg [35]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg [36]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg [37]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg [38]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg [39]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg [40]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg [41]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg [42]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg [43]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(\gen_rd_b.doutb_reg [44]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(\gen_rd_b.doutb_reg [45]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(\gen_rd_b.doutb_reg [46]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(\gen_rd_b.doutb_reg [47]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(\gen_rd_b.doutb_reg [48]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(\gen_rd_b.doutb_reg [49]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(\gen_rd_b.doutb_reg [50]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(\gen_rd_b.doutb_reg [51]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(\gen_rd_b.doutb_reg [52]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(\gen_rd_b.doutb_reg [53]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(\gen_rd_b.doutb_reg [54]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(\gen_rd_b.doutb_reg [55]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(\gen_rd_b.doutb_reg [56]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(\gen_rd_b.doutb_reg [57]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(\gen_rd_b.doutb_reg [58]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(\gen_rd_b.doutb_reg [59]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(\gen_rd_b.doutb_reg [60]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(\gen_rd_b.doutb_reg [61]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(\gen_rd_b.doutb_reg [62]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(\gen_rd_b.doutb_reg [63]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [32]),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [33]),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [34]),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [35]),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [36]),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [37]),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [38]),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [39]),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [40]),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [41]),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [42]),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [43]),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [44]),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [45]),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [46]),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [47]),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [48]),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [49]),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [50]),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [51]),
        .Q(doutb[51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [52]),
        .Q(doutb[52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [53]),
        .Q(doutb[53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [54]),
        .Q(doutb[54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [55]),
        .Q(doutb[55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [56]),
        .Q(doutb[56]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [57]),
        .Q(doutb[57]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [58]),
        .Q(doutb[58]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [59]),
        .Q(doutb[59]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [60]),
        .Q(doutb[60]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [61]),
        .Q(doutb[61]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [62]),
        .Q(doutb[62]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [63]),
        .Q(doutb[63]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID(dina[49:48]),
        .DIE(dina[51:50]),
        .DIF(dina[53:52]),
        .DIG(dina[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\gen_rd_b.doutb_reg0 [49:48]),
        .DOE(\gen_rd_b.doutb_reg0 [51:50]),
        .DOF(\gen_rd_b.doutb_reg0 [53:52]),
        .DOG(\gen_rd_b.doutb_reg0 [55:54]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "63" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[57:56]),
        .DIB(dina[59:58]),
        .DIC(dina[61:60]),
        .DID(dina[63:62]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [57:56]),
        .DOB(\gen_rd_b.doutb_reg0 [59:58]),
        .DOC(\gen_rd_b.doutb_reg0 [61:60]),
        .DOD(\gen_rd_b.doutb_reg0 [63:62]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "56" *) (* BYTE_WRITE_WIDTH_B = "56" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "896" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "56" *) (* P_MIN_WIDTH_DATA_A = "56" *) (* P_MIN_WIDTH_DATA_B = "56" *) 
(* P_MIN_WIDTH_DATA_ECC = "56" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "56" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "56" *) (* P_WIDTH_COL_WRITE_B = "56" *) (* READ_DATA_WIDTH_A = "56" *) 
(* READ_DATA_WIDTH_B = "56" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "1" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "56" *) (* WRITE_DATA_WIDTH_B = "56" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "1" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "56" *) 
(* rstb_loop_iter = "56" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [55:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [55:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [55:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [55:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [55:0]dina;
  wire [55:0]doutb;
  wire ena;
  wire enb;
  wire [55:0]\gen_rd_b.doutb_reg ;
  wire [55:0]\gen_rd_b.doutb_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg [32]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(\gen_rd_b.doutb_reg [33]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(\gen_rd_b.doutb_reg [34]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(\gen_rd_b.doutb_reg [35]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(\gen_rd_b.doutb_reg [36]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(\gen_rd_b.doutb_reg [37]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(\gen_rd_b.doutb_reg [38]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(\gen_rd_b.doutb_reg [39]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(\gen_rd_b.doutb_reg [40]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(\gen_rd_b.doutb_reg [41]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(\gen_rd_b.doutb_reg [42]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(\gen_rd_b.doutb_reg [43]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(\gen_rd_b.doutb_reg [44]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(\gen_rd_b.doutb_reg [45]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(\gen_rd_b.doutb_reg [46]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(\gen_rd_b.doutb_reg [47]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(\gen_rd_b.doutb_reg [48]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(\gen_rd_b.doutb_reg [49]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(\gen_rd_b.doutb_reg [50]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(\gen_rd_b.doutb_reg [51]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(\gen_rd_b.doutb_reg [52]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(\gen_rd_b.doutb_reg [53]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(\gen_rd_b.doutb_reg [54]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(\gen_rd_b.doutb_reg [55]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clkb),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [32]),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [33]),
        .Q(doutb[33]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [34]),
        .Q(doutb[34]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [35]),
        .Q(doutb[35]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [36]),
        .Q(doutb[36]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [37]),
        .Q(doutb[37]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [38]),
        .Q(doutb[38]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [39]),
        .Q(doutb[39]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [40]),
        .Q(doutb[40]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [41]),
        .Q(doutb[41]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [42]),
        .Q(doutb[42]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [43]),
        .Q(doutb[43]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [44]),
        .Q(doutb[44]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [45]),
        .Q(doutb[45]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [46]),
        .Q(doutb[46]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [47]),
        .Q(doutb[47]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [48]),
        .Q(doutb[48]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [49]),
        .Q(doutb[49]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [50]),
        .Q(doutb[50]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [51]),
        .Q(doutb[51]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [52]),
        .Q(doutb[52]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [53]),
        .Q(doutb[53]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [54]),
        .Q(doutb[54]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [55]),
        .Q(doutb[55]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clkb),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "896" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "896" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "896" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "896" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* dram_emb_xdc = "yes" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID(dina[49:48]),
        .DIE(dina[51:50]),
        .DIF(dina[53:52]),
        .DIG(dina[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\gen_rd_b.doutb_reg0 [49:48]),
        .DOE(\gen_rd_b.doutb_reg0 [51:50]),
        .DOF(\gen_rd_b.doutb_reg0 [53:52]),
        .DOG(\gen_rd_b.doutb_reg0 [55:54]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
