Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot gcd_tb_func_synth xil_defaultlib.gcd_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'gcd_top' does not have generic 'n' [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd:33]
ERROR: [VRFC 10-3290] entity port 'ab' does not match with type unsigned of component port [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd:38]
ERROR: [VRFC 10-3290] entity port 'c' does not match with type unsigned of component port [/home/madsr2d2/DTU/dds/as1/task_2/02203_A1_code/task2/gcd_tb.vhd:40]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit gcd_tb in library work failed.
