

================================================================
== Vivado HLS Report for 'aes128_shift_rows_hw'
================================================================
* Date:           Thu Apr 12 20:25:25 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.644|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|  117|    9|  117|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1         |    8|  116|  2 ~ 29  |          -|          -|      4|    no    |
        | + Loop 1.1      |    0|   27|         9|          -|          -| 0 ~ 3 |    no    |
        |  ++ Loop 1.1.1  |    6|    6|         2|          -|          -|      3|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    107|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      34|    169|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_103_p2          |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_147_p2          |     +    |      0|  0|  10|           2|           1|
    |j_fu_159_p2            |     +    |      0|  0|  10|           2|           1|
    |exitcond1_i_fu_141_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_97_p2      |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_i_fu_153_p2   |   icmp   |      0|  0|   8|           2|           2|
    |sum_i2_fu_126_p2       |    or    |      0|  0|   4|           4|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  62|          19|          14|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_i_reg_74      |   9|          2|    2|          4|
    |i_reg_62        |   9|          2|    3|          6|
    |j_i_reg_85      |   9|          2|    2|          4|
    |state_address0  |  27|          5|    4|         20|
    |state_d0        |  15|          3|    8|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           | 107|         21|   20|         65|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  6|   0|    6|          0|
    |i_2_reg_192           |  3|   0|    3|          0|
    |i_3_reg_216           |  2|   0|    2|          0|
    |i_i_reg_74            |  2|   0|    2|          0|
    |i_reg_62              |  3|   0|    3|          0|
    |j_i_reg_85            |  2|   0|    2|          0|
    |j_reg_229             |  2|   0|    2|          0|
    |state_addr_1_reg_208  |  2|   0|    4|          2|
    |state_addr_reg_203    |  2|   0|    4|          2|
    |tmp_5_reg_197         |  2|   0|    2|          0|
    |tmp_6_reg_221         |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 34|   0|   38|          4|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | aes128_shift_rows_hw | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | aes128_shift_rows_hw | return value |
|ap_start        |  in |    1| ap_ctrl_hs | aes128_shift_rows_hw | return value |
|ap_done         | out |    1| ap_ctrl_hs | aes128_shift_rows_hw | return value |
|ap_idle         | out |    1| ap_ctrl_hs | aes128_shift_rows_hw | return value |
|ap_ready        | out |    1| ap_ctrl_hs | aes128_shift_rows_hw | return value |
|state_address0  | out |    4|  ap_memory |         state        |     array    |
|state_ce0       | out |    1|  ap_memory |         state        |     array    |
|state_we0       | out |    1|  ap_memory |         state        |     array    |
|state_d0        | out |    8|  ap_memory |         state        |     array    |
|state_q0        |  in |    8|  ap_memory |         state        |     array    |
+----------------+-----+-----+------------+----------------------+--------------+

