

================================================================
== Vitis HLS Report for 'decision_function_99'
================================================================
* Date:           Thu Jan 23 13:48:31 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_51 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_52 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_53 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_54 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_57 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_59 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_60 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_61 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read_51, i18 13655" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1 = icmp_slt  i18 %p_read_60, i18 17" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_2 = icmp_slt  i18 %p_read_61, i18 4865" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_3 = icmp_slt  i18 %p_read_60, i18 13" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_4 = icmp_slt  i18 %p_read_54, i18 299" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_5 = icmp_slt  i18 %p_read_56, i18 2380" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_6 = icmp_slt  i18 %p_read_57, i18 1" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_7 = icmp_slt  i18 %p_read918, i18 237" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_8 = icmp_slt  i18 %p_read514, i18 17" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_8' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_9 = icmp_slt  i18 %p_read_59, i18 882" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_10 = icmp_slt  i18 %p_read716, i18 208" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_10' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_11 = icmp_slt  i18 %p_read312, i18 320" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_11' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i18.i32.i32, i18 %p_read_57, i32 1, i32 17" [firmware/BDT.h:86]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.10ns)   --->   "%icmp_ln86_12 = icmp_slt  i17 %tmp, i17 1" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_13 = icmp_slt  i18 %p_read716, i18 322" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_13' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_14 = icmp_slt  i18 %p_read, i18 24958" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_14' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_15 = icmp_slt  i18 %p_read211, i18 2288" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_15' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_16 = icmp_slt  i18 %p_read817, i18 28" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_16' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_17 = icmp_slt  i18 %p_read_59, i18 671" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_18 = icmp_slt  i18 %p_read110, i18 41444" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_18' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_19 = icmp_slt  i18 %p_read_55, i18 3029" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_19' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_20 = icmp_slt  i18 %p_read413, i18 80" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_21 = icmp_slt  i18 %p_read_58, i18 13" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_21' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_22 = icmp_slt  i18 %p_read1019, i18 3925" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_22' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_23 = icmp_slt  i18 %p_read413, i18 31" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_23' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_24 = icmp_slt  i18 %p_read_52, i18 16056" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_24' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_25 = icmp_slt  i18 %p_read615, i18 4731" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_25' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_26 = icmp_slt  i18 %p_read_53, i18 298" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_26' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_27 = icmp_slt  i18 %p_read_55, i18 2407" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_27' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_28 = icmp_slt  i18 %p_read_59, i18 804" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_28' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_29 = icmp_slt  i18 %p_read, i18 24588" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_29' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (2.13ns)   --->   "%icmp_ln86_30 = icmp_slt  i18 %p_read2029, i18 231" [firmware/BDT.h:86]   --->   Operation 63 'icmp' 'icmp_ln86_30' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_1 = xor i1 %icmp_ln86_1, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_1' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_1" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_2 = and i1 %icmp_ln86_3, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_2' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_2)   --->   "%xor_ln104_3 = xor i1 %icmp_ln86_3, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_3' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_2 = and i1 %and_ln102, i1 %xor_ln104_3" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_2' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_6 = and i1 %icmp_ln86_7, i1 %and_ln102_2" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_6' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_7 = xor i1 %icmp_ln86_7, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_7' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_7 = and i1 %icmp_ln86_8, i1 %and_ln104_2" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_7' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_15 = and i1 %icmp_ln86_16, i1 %xor_ln104_7" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_15' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_16 = and i1 %and_ln102_15, i1 %and_ln102_2" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_16' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_6, i1 %and_ln102_16" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_3 = and i1 %icmp_ln86_4, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_3' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_3)   --->   "%xor_ln104_4 = xor i1 %icmp_ln86_4, i1 1" [firmware/BDT.h:104]   --->   Operation 78 'xor' 'xor_ln104_4' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_3 = and i1 %and_ln104, i1 %xor_ln104_4" [firmware/BDT.h:104]   --->   Operation 79 'and' 'and_ln104_3' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%xor_ln104_8 = xor i1 %icmp_ln86_8, i1 1" [firmware/BDT.h:104]   --->   Operation 80 'xor' 'xor_ln104_8' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%and_ln102_8 = and i1 %icmp_ln86_9, i1 %and_ln102_3" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_8' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%and_ln102_14 = and i1 %icmp_ln86_15, i1 %and_ln102_6" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_14' <Predicate = (and_ln102_6 & and_ln102_2 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%and_ln102_17 = and i1 %icmp_ln86_17, i1 %and_ln102_7" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_17' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%and_ln102_18 = and i1 %icmp_ln86_18, i1 %xor_ln104_8" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_18' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%and_ln102_19 = and i1 %and_ln102_18, i1 %and_ln104_2" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_19' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%xor_ln117 = xor i1 %and_ln102_14, i1 1" [firmware/BDT.h:117]   --->   Operation 86 'xor' 'xor_ln117' <Predicate = (and_ln102_6 & and_ln102_2 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117' <Predicate = (and_ln102_6 & and_ln102_2 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%select_ln117 = select i1 %and_ln102_6, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117' <Predicate = (and_ln102_2 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%select_ln117_1 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1' <Predicate = (and_ln102_2 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_2)   --->   "%zext_ln117_1 = zext i2 %select_ln117_1" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117_1' <Predicate = (and_ln102_2 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%or_ln117_1 = or i1 %and_ln102_2, i1 %and_ln102_17" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_2 = select i1 %and_ln102_2, i3 %zext_ln117_1, i3 4" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_2' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln117_2 = or i1 %and_ln102_2, i1 %and_ln102_7" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_2' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_4)   --->   "%select_ln117_3 = select i1 %or_ln117_1, i3 %select_ln117_2, i3 5" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_3' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%or_ln117_3 = or i1 %or_ln117_2, i1 %and_ln102_19" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_3' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_4 = select i1 %or_ln117_2, i3 %select_ln117_3, i3 6" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_4' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%select_ln117_5 = select i1 %or_ln117_3, i3 %select_ln117_4, i3 7" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_5' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_6)   --->   "%zext_ln117_2 = zext i3 %select_ln117_5" [firmware/BDT.h:117]   --->   Operation 98 'zext' 'zext_ln117_2' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_6 = select i1 %and_ln102, i4 %zext_ln117_2, i4 8" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_6' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_5 = or i1 %and_ln102, i1 %and_ln102_8" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_5' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_1 = and i1 %icmp_ln86_2, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_1)   --->   "%xor_ln104_2 = xor i1 %icmp_ln86_2, i1 1" [firmware/BDT.h:104]   --->   Operation 102 'xor' 'xor_ln104_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_1 = and i1 %xor_ln104_2, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 103 'and' 'and_ln104_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%and_ln102_4 = and i1 %icmp_ln86_5, i1 %and_ln102_1" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%xor_ln104_9 = xor i1 %icmp_ln86_9, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_9' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln102_9 = and i1 %icmp_ln86_10, i1 %and_ln104_3" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_9' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%and_ln102_10 = and i1 %icmp_ln86_11, i1 %and_ln102_4" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%and_ln102_20 = and i1 %icmp_ln86_19, i1 %and_ln102_8" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_20' <Predicate = (icmp_ln86 & or_ln117_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%and_ln102_21 = and i1 %icmp_ln86_20, i1 %xor_ln104_9" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_21' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%and_ln102_22 = and i1 %and_ln102_21, i1 %and_ln102_3" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_22' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%and_ln102_23 = and i1 %icmp_ln86_21, i1 %and_ln102_9" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_23' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%or_ln117_4 = or i1 %and_ln102, i1 %and_ln102_20" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_4' <Predicate = (icmp_ln86 & or_ln117_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_8)   --->   "%select_ln117_7 = select i1 %or_ln117_4, i4 %select_ln117_6, i4 9" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_7' <Predicate = (icmp_ln86 & or_ln117_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%or_ln117_6 = or i1 %or_ln117_5, i1 %and_ln102_22" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_6' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_8 = select i1 %or_ln117_5, i4 %select_ln117_7, i4 10" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_8' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns)   --->   "%or_ln117_7 = or i1 %and_ln102, i1 %and_ln102_3" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_7' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_10)   --->   "%select_ln117_9 = select i1 %or_ln117_6, i4 %select_ln117_8, i4 11" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_9' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%or_ln117_8 = or i1 %or_ln117_7, i1 %and_ln102_23" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_8' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_10 = select i1 %or_ln117_7, i4 %select_ln117_9, i4 12" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_10' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln117_9 = or i1 %or_ln117_7, i1 %and_ln102_9" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_9' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_12)   --->   "%select_ln117_11 = select i1 %or_ln117_8, i4 %select_ln117_10, i4 13" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_11' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_12 = select i1 %or_ln117_9, i4 %select_ln117_11, i4 14" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_12' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_4)   --->   "%xor_ln104_5 = xor i1 %icmp_ln86_5, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_4 = and i1 %and_ln102_1, i1 %xor_ln104_5" [firmware/BDT.h:104]   --->   Operation 124 'and' 'and_ln104_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln102_5 = and i1 %icmp_ln86_6, i1 %and_ln104_1" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_5)   --->   "%xor_ln104_6 = xor i1 %icmp_ln86_6, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_5 = and i1 %and_ln104_1, i1 %xor_ln104_6" [firmware/BDT.h:104]   --->   Operation 127 'and' 'and_ln104_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%xor_ln104_10 = xor i1 %icmp_ln86_10, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_10' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%xor_ln104_11 = xor i1 %icmp_ln86_11, i1 1" [firmware/BDT.h:104]   --->   Operation 129 'xor' 'xor_ln104_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln102_11 = and i1 %icmp_ln86_12, i1 %and_ln104_4" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%and_ln102_24 = and i1 %icmp_ln86_22, i1 %xor_ln104_10" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_24' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%and_ln102_25 = and i1 %and_ln102_24, i1 %and_ln104_3" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_25' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%and_ln102_26 = and i1 %icmp_ln86_23, i1 %and_ln102_10" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%and_ln102_27 = and i1 %icmp_ln86_24, i1 %xor_ln104_11" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%and_ln102_28 = and i1 %and_ln102_27, i1 %and_ln102_4" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%or_ln117_10 = or i1 %or_ln117_9, i1 %and_ln102_25" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_10' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%select_ln117_13 = select i1 %or_ln117_10, i4 %select_ln117_12, i4 15" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_13' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_14)   --->   "%zext_ln117_3 = zext i4 %select_ln117_13" [firmware/BDT.h:117]   --->   Operation 138 'zext' 'zext_ln117_3' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%or_ln117_11 = or i1 %icmp_ln86, i1 %and_ln102_26" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_14 = select i1 %icmp_ln86, i5 %zext_ln117_3, i5 16" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_14' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_12 = or i1 %icmp_ln86, i1 %and_ln102_10" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_16)   --->   "%select_ln117_15 = select i1 %or_ln117_11, i5 %select_ln117_14, i5 17" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%or_ln117_13 = or i1 %or_ln117_12, i1 %and_ln102_28" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_16 = select i1 %or_ln117_12, i5 %select_ln117_15, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_16' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_14 = or i1 %icmp_ln86, i1 %and_ln102_4" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_18)   --->   "%select_ln117_17 = select i1 %or_ln117_13, i5 %select_ln117_16, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_18 = select i1 %or_ln117_14, i5 %select_ln117_17, i5 20" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_18' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_16 = or i1 %or_ln117_14, i1 %and_ln102_11" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln117_18 = or i1 %icmp_ln86, i1 %and_ln102_1" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%xor_ln104_12 = xor i1 %icmp_ln86_12, i1 1" [firmware/BDT.h:104]   --->   Operation 150 'xor' 'xor_ln104_12' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.97ns)   --->   "%and_ln102_12 = and i1 %icmp_ln86_13, i1 %and_ln102_5" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%and_ln102_29 = and i1 %icmp_ln86_25, i1 %and_ln102_11" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_29' <Predicate = (or_ln117_16 & or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%and_ln102_30 = and i1 %icmp_ln86_26, i1 %xor_ln104_12" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_30' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%and_ln102_31 = and i1 %and_ln102_30, i1 %and_ln104_4" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_31' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%and_ln102_32 = and i1 %icmp_ln86_27, i1 %and_ln102_12" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%or_ln117_15 = or i1 %or_ln117_14, i1 %and_ln102_29" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_15' <Predicate = (or_ln117_16 & or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_20)   --->   "%select_ln117_19 = select i1 %or_ln117_15, i5 %select_ln117_18, i5 21" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_19' <Predicate = (or_ln117_16 & or_ln117_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%or_ln117_17 = or i1 %or_ln117_16, i1 %and_ln102_31" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_17' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_20 = select i1 %or_ln117_16, i5 %select_ln117_19, i5 22" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_20' <Predicate = (or_ln117_18)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_22)   --->   "%select_ln117_21 = select i1 %or_ln117_17, i5 %select_ln117_20, i5 23" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_21' <Predicate = (or_ln117_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%or_ln117_19 = or i1 %or_ln117_18, i1 %and_ln102_32" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_22 = select i1 %or_ln117_18, i5 %select_ln117_21, i5 24" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_22' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.97ns)   --->   "%or_ln117_20 = or i1 %or_ln117_18, i1 %and_ln102_12" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_24)   --->   "%select_ln117_23 = select i1 %or_ln117_19, i5 %select_ln117_22, i5 25" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_24 = select i1 %or_ln117_20, i5 %select_ln117_23, i5 26" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_24' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%xor_ln104_13 = xor i1 %icmp_ln86_13, i1 1" [firmware/BDT.h:104]   --->   Operation 166 'xor' 'xor_ln104_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.97ns)   --->   "%and_ln102_13 = and i1 %icmp_ln86_14, i1 %and_ln104_5" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%and_ln102_33 = and i1 %icmp_ln86_28, i1 %xor_ln104_13" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%and_ln102_34 = and i1 %and_ln102_33, i1 %and_ln102_5" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_28)   --->   "%and_ln102_35 = and i1 %icmp_ln86_29, i1 %and_ln102_13" [firmware/BDT.h:102]   --->   Operation 170 'and' 'and_ln102_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%or_ln117_21 = or i1 %or_ln117_20, i1 %and_ln102_34" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.97ns)   --->   "%or_ln117_22 = or i1 %or_ln117_18, i1 %and_ln102_5" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_26)   --->   "%select_ln117_25 = select i1 %or_ln117_21, i5 %select_ln117_24, i5 27" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_28)   --->   "%or_ln117_23 = or i1 %or_ln117_22, i1 %and_ln102_35" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_26 = select i1 %or_ln117_22, i5 %select_ln117_25, i5 28" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_26' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.97ns)   --->   "%or_ln117_24 = or i1 %or_ln117_22, i1 %and_ln102_13" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_28)   --->   "%select_ln117_27 = select i1 %or_ln117_23, i5 %select_ln117_26, i5 29" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_28 = select i1 %or_ln117_24, i5 %select_ln117_27, i5 30" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_28' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 179 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_14 = xor i1 %icmp_ln86_14, i1 1" [firmware/BDT.h:104]   --->   Operation 180 'xor' 'xor_ln104_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_36 = and i1 %icmp_ln86_30, i1 %xor_ln104_14" [firmware/BDT.h:102]   --->   Operation 181 'and' 'and_ln102_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_37 = and i1 %and_ln102_36, i1 %and_ln104_5" [firmware/BDT.h:102]   --->   Operation 182 'and' 'and_ln102_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_25 = or i1 %or_ln117_24, i1 %and_ln102_37" [firmware/BDT.h:117]   --->   Operation 183 'or' 'or_ln117_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_29 = select i1 %or_ln117_25, i5 %select_ln117_28, i5 31" [firmware/BDT.h:117]   --->   Operation 184 'select' 'select_ln117_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 3951, i5 1, i12 393, i5 2, i12 26, i5 3, i12 3858, i5 4, i12 1205, i5 5, i12 4043, i5 6, i12 4019, i5 7, i12 166, i5 8, i12 3881, i5 9, i12 127, i5 10, i12 3854, i5 11, i12 997, i5 12, i12 3849, i5 13, i12 1028, i5 14, i12 640, i5 15, i12 4093, i5 16, i12 162, i5 17, i12 3743, i5 18, i12 38, i5 19, i12 160, i5 20, i12 3598, i5 21, i12 4027, i5 22, i12 3745, i5 23, i12 945, i5 24, i12 3966, i5 25, i12 156, i5 26, i12 4059, i5 27, i12 244, i5 28, i12 490, i5 29, i12 1625, i5 30, i12 13, i5 31, i12 4060, i12 0, i5 %select_ln117_29" [firmware/BDT.h:118]   --->   Operation 185 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 186 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read_51', firmware/BDT.h:86) on port 'p_read22' (firmware/BDT.h:86) [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [81]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_2', firmware/BDT.h:102) [87]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_6', firmware/BDT.h:102) [99]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [141]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_14', firmware/BDT.h:102) [115]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_2', firmware/BDT.h:117) [146]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_3', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_4', firmware/BDT.h:117) [150]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_5', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_6', firmware/BDT.h:117) [154]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_20', firmware/BDT.h:102) [121]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_4', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_7', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_8', firmware/BDT.h:117) [158]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_9', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_10', firmware/BDT.h:117) [162]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_11', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_12', firmware/BDT.h:117) [166]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_10', firmware/BDT.h:104) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_24', firmware/BDT.h:102) [125]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_25', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_10', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_13', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_14', firmware/BDT.h:117) [170]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_15', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_16', firmware/BDT.h:117) [174]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_17', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_18', firmware/BDT.h:117) [178]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_29', firmware/BDT.h:102) [130]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_15', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_19', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_20', firmware/BDT.h:117) [182]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_21', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_22', firmware/BDT.h:117) [186]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_23', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_24', firmware/BDT.h:117) [190]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_22', firmware/BDT.h:117) [191]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_26', firmware/BDT.h:117) [194]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_27', firmware/BDT.h:117) [196]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_28', firmware/BDT.h:117) [198]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_14', firmware/BDT.h:104) [114]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_36', firmware/BDT.h:102) [137]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_37', firmware/BDT.h:102) [138]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_25', firmware/BDT.h:117) [197]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_29', firmware/BDT.h:117) [199]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [200]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
