// Seed: 1302434608
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output tri id_7;
  inout wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  assign id_7 = id_4[-1] ? 1 | id_3 | id_6 : 1 === id_2[1 :-1==-1];
  parameter id_9 = 1'd0;
endmodule
module module_1 #(
    parameter id_1 = 32'd41
) (
    input tri0 id_0,
    input supply1 _id_1,
    output supply1 id_2,
    output tri id_3
    , id_5
);
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5
  );
  struct packed {logic [id_1 : 1] id_7;} id_8;
  logic [-1 : -1  <  1 'd0] id_9 = id_9;
  wire id_10;
  assign id_8.id_7 = id_1;
endmodule
