Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jun 18 07:39:26 2018
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sccomp_dataflow_timing_summary_routed.rpt -rpx sccomp_dataflow_timing_summary_routed.rpx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[0][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[10][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[11][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[12][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[13][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[14][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[15][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[16][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[17][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[18][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[19][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[1][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[20][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[21][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[22][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[23][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[24][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[25][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[26][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[27][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[28][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[29][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[2][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[30][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[31][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[3][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[4][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[5][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[6][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[7][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[8][31]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sccpu/cpu_ref/array_reg_reg[9][31]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/busy_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/r_sign_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[10]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[12]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[13]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[14]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[15]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[16]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[17]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[18]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[19]/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[20]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[21]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[22]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[24]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[26]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[27]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[28]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[29]/C (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[31]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[4]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[5]/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[6]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[8]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_b_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[10]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[12]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[13]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[15]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[16]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[17]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[18]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[19]/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[20]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[21]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[22]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[24]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[26]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[27]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[28]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[29]/C (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[31]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[4]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[5]/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[6]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_q_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[10]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[12]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[13]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[14]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[15]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[16]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[17]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[18]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[19]/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[20]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[21]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[22]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[24]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[26]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[27]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[28]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[29]/C (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[31]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[4]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[5]/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[6]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[8]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sccpu/divm/div_inst/divu_inst/reg_r_reg[9]/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/busy_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/r_sign_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[10]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[12]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[13]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[14]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[15]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[16]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[17]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[18]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[19]/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[20]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[21]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[22]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[24]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[26]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[27]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[28]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[29]/C (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[31]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[4]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[5]/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[6]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[8]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_b_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_q_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[0]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[10]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[12]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[13]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[14]/C (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[15]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[16]/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[17]/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[18]/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[19]/C (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[20]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[21]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[22]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[24]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[25]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[26]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[27]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[28]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[29]/C (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[31]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[3]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[4]/C (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[5]/C (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[6]/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[7]/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[8]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: sccpu/divm/divu_inst/reg_r_reg[9]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[10]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[11]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[12]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[2]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[3]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[4]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[5]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[6]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[7]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[8]/C (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: sccpu/pcreg_inst/data_out_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg7/cnt_reg[14]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.004        0.000                      0                70763        0.128        0.000                      0                70763        3.000        0.000                       0                 35338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.004        0.000                      0                70623        0.128        0.000                      0                70623       24.500        0.000                       0                 35334  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.604        0.000                      0                  140        0.445        0.000                      0                  140  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.349ns  (logic 3.885ns (16.639%)  route 19.464ns (83.361%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          1.092    22.623    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.674    23.654    dm/clk_out1
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][18]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.134    
                         clock uncertainty           -0.103    24.031    
    SLICE_X45Y197        FDRE (Setup_fdre_C_CE)      -0.404    23.627    dm/dataram_reg[41][18]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.349ns  (logic 3.885ns (16.639%)  route 19.464ns (83.361%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          1.092    22.623    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.674    23.654    dm/clk_out1
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][19]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.134    
                         clock uncertainty           -0.103    24.031    
    SLICE_X45Y197        FDRE (Setup_fdre_C_CE)      -0.404    23.627    dm/dataram_reg[41][19]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.349ns  (logic 3.885ns (16.639%)  route 19.464ns (83.361%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          1.092    22.623    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.674    23.654    dm/clk_out1
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.134    
                         clock uncertainty           -0.103    24.031    
    SLICE_X45Y197        FDRE (Setup_fdre_C_CE)      -0.404    23.627    dm/dataram_reg[41][23]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][24]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.349ns  (logic 3.885ns (16.639%)  route 19.464ns (83.361%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          1.092    22.623    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.674    23.654    dm/clk_out1
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][24]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.134    
                         clock uncertainty           -0.103    24.031    
    SLICE_X45Y197        FDRE (Setup_fdre_C_CE)      -0.404    23.627    dm/dataram_reg[41][24]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.349ns  (logic 3.885ns (16.639%)  route 19.464ns (83.361%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          1.092    22.623    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.674    23.654    dm/clk_out1
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][26]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.134    
                         clock uncertainty           -0.103    24.031    
    SLICE_X45Y197        FDRE (Setup_fdre_C_CE)      -0.404    23.627    dm/dataram_reg[41][26]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.349ns  (logic 3.885ns (16.639%)  route 19.464ns (83.361%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 23.654 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          1.092    22.623    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.674    23.654    dm/clk_out1
    SLICE_X45Y197        FDRE                                         r  dm/dataram_reg[41][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.134    
                         clock uncertainty           -0.103    24.031    
    SLICE_X45Y197        FDRE (Setup_fdre_C_CE)      -0.404    23.627    dm/dataram_reg[41][29]
  -------------------------------------------------------------------
                         required time                         23.627    
                         arrival time                         -22.623    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[574][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.401ns  (logic 3.859ns (16.491%)  route 19.542ns (83.509%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 23.652 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          0.848    16.831    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X50Y127        LUT3 (Prop_lut3_I1_O)        0.124    16.955 r  sccpu/cpu_ref/dataram[559][7]_i_10/O
                         net (fo=37, routed)          2.810    19.764    sccpu/cpu_ref/dataram[559][7]_i_10_n_2
    SLICE_X72Y75         LUT6 (Prop_lut6_I3_O)        0.124    19.888 r  sccpu/cpu_ref/dataram[574][7]_i_2/O
                         net (fo=1, routed)           0.438    20.326    sccpu/cpu_ref/dataram[574][7]_i_2_n_2
    SLICE_X75Y75         LUT6 (Prop_lut6_I2_O)        0.124    20.450 r  sccpu/cpu_ref/dataram[574][7]_i_1/O
                         net (fo=8, routed)           2.224    22.675    dm/array_reg_reg[19][1]_65[0]
    SLICE_X71Y37         FDRE                                         r  dm/dataram_reg[574][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.673    23.652    dm/clk_out1
    SLICE_X71Y37         FDRE                                         r  dm/dataram_reg[574][0]/C  (IS_INVERTED)
                         clock pessimism              0.496    24.148    
                         clock uncertainty           -0.103    24.045    
    SLICE_X71Y37         FDRE (Setup_fdre_C_CE)      -0.202    23.843    dm/dataram_reg[574][0]
  -------------------------------------------------------------------
                         required time                         23.843    
                         arrival time                         -22.675    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.178ns  (logic 3.885ns (16.762%)  route 19.293ns (83.238%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.651 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          0.921    22.452    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y190        FDRE                                         r  dm/dataram_reg[41][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.671    23.651    dm/clk_out1
    SLICE_X45Y190        FDRE                                         r  dm/dataram_reg[41][17]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.131    
                         clock uncertainty           -0.103    24.028    
    SLICE_X45Y190        FDRE (Setup_fdre_C_CE)      -0.404    23.624    dm/dataram_reg[41][17]
  -------------------------------------------------------------------
                         required time                         23.624    
                         arrival time                         -22.452    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.178ns  (logic 3.885ns (16.762%)  route 19.293ns (83.238%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 23.651 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          0.921    22.452    dm/array_reg_reg[27][5]_7[2]
    SLICE_X45Y190        FDRE                                         r  dm/dataram_reg[41][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.671    23.651    dm/clk_out1
    SLICE_X45Y190        FDRE                                         r  dm/dataram_reg[41][27]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.131    
                         clock uncertainty           -0.103    24.028    
    SLICE_X45Y190        FDRE (Setup_fdre_C_CE)      -0.404    23.624    dm/dataram_reg[41][27]
  -------------------------------------------------------------------
                         required time                         23.624    
                         arrival time                         -22.452    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/dataram_reg[41][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.168ns  (logic 3.885ns (16.769%)  route 19.283ns (83.231%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT4=4 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 23.653 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.814    -0.726    sccpu/pcreg_inst/clk_out1
    SLICE_X32Y42         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.456    -0.270 r  sccpu/pcreg_inst/data_out_reg[3]/Q
                         net (fo=461, routed)         1.723     1.454    imem_inst/U0/a[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.578 f  imem_inst/U0/g14_b26/O
                         net (fo=1, routed)           0.656     2.234    imem_inst/U0/g14_b26_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.358 f  imem_inst/U0/spo[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.358    imem_inst/U0/spo[26]_INST_0_i_5_n_0
    SLICE_X40Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     2.575 f  imem_inst/U0/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.234    imem_inst/U0/spo[26]_INST_0_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.299     3.533 f  imem_inst/U0/spo[26]_INST_0/O
                         net (fo=64, routed)          1.350     4.884    sccpu/alu_inst/shifer/spo[6]
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.008 f  sccpu/alu_inst/shifer/zero_carry__0_i_24/O
                         net (fo=99, routed)          0.885     5.893    sccpu/mux4/M5
    SLICE_X30Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.017 f  sccpu/mux4/negative0_carry__1_i_9/O
                         net (fo=90, routed)          1.415     7.432    sccpu/mux4/data_out_reg[31]
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.556 r  sccpu/mux4/zero_carry__0_i_13/O
                         net (fo=12, routed)          1.137     8.693    sccpu/cpu_ref/alu_b[20]
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.817 f  sccpu/cpu_ref/array_reg[0][20]_i_10/O
                         net (fo=1, routed)           0.363     9.180    sccpu/cpu_ref/array_reg[0][20]_i_10_n_2
    SLICE_X31Y52         LUT6 (Prop_lut6_I3_O)        0.124     9.304 f  sccpu/cpu_ref/array_reg[0][20]_i_6/O
                         net (fo=4, routed)           0.837    10.141    sccpu/cpu_ref/addr[5]
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124    10.265 r  sccpu/cpu_ref/dataram[297][15]_i_10/O
                         net (fo=1, routed)           0.000    10.265    sccpu/cpu_ref/dataram[297][15]_i_10_n_2
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.815 r  sccpu/cpu_ref/dataram_reg[297][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.815    sccpu/cpu_ref/dataram_reg[297][15]_i_6_n_2
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 f  sccpu/cpu_ref/dataram_reg[297][15]_i_7/O[3]
                         net (fo=26, routed)          1.978    13.106    sccpu/cpu_ref/dataram_reg[297][15]_i_7_n_6
    SLICE_X36Y90         LUT4 (Prop_lut4_I1_O)        0.334    13.440 r  sccpu/cpu_ref/dataram[971][15]_i_25/O
                         net (fo=26, routed)          2.216    15.657    sccpu/cpu_ref/dataram[971][15]_i_25_n_2
    SLICE_X50Y119        LUT6 (Prop_lut6_I3_O)        0.326    15.983 r  sccpu/cpu_ref/dataram[559][31]_i_9/O
                         net (fo=67, routed)          1.080    17.063    sccpu/cpu_ref/dataram[559][31]_i_9_n_2
    SLICE_X62Y121        LUT4 (Prop_lut4_I1_O)        0.124    17.187 r  sccpu/cpu_ref/dataram[41][31]_i_5/O
                         net (fo=5, routed)           1.271    18.458    sccpu/cpu_ref/dataram[41][31]_i_5_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.124    18.582 r  sccpu/cpu_ref/dataram[41][31]_i_2/O
                         net (fo=3, routed)           2.799    21.381    sccpu/cpu_ref/dm/dataram_reg[41]
    SLICE_X44Y182        LUT4 (Prop_lut4_I2_O)        0.150    21.531 r  sccpu/cpu_ref/dataram[41][31]_i_1/O
                         net (fo=16, routed)          0.911    22.442    dm/array_reg_reg[27][5]_7[2]
    SLICE_X44Y194        FDRE                                         r  dm/dataram_reg[41][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.673    23.653    dm/clk_out1
    SLICE_X44Y194        FDRE                                         r  dm/dataram_reg[41][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    24.133    
                         clock uncertainty           -0.103    24.030    
    SLICE_X44Y194        FDRE (Setup_fdre_C_CE)      -0.404    23.626    dm/dataram_reg[41][20]
  -------------------------------------------------------------------
                         required time                         23.626    
                         arrival time                         -22.442    
  -------------------------------------------------------------------
                         slack                                  1.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/reg_r_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.465ns  (logic 0.282ns (60.588%)  route 0.183ns (39.412%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y49          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/Q
                         net (fo=6, routed)           0.183    24.857    sccpu/divm/div_inst/divu_inst/reg_r_reg[31]_0[7]
    SLICE_X6Y50          LUT5 (Prop_lut5_I2_O)        0.045    24.902 r  sccpu/divm/div_inst/divu_inst/reg_r[11]_i_9__0/O
                         net (fo=1, routed)           0.000    24.902    sccpu/divm/divu_inst/reg_r_reg[10]_0[0]
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    24.972 r  sccpu/divm/divu_inst/reg_r_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    24.972    sccpu/divm/div_inst/divu_inst/reg_r_reg[29]_0[8]
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.875    24.202    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.504    24.706    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.138    24.844    sccpu/divm/div_inst/divu_inst/reg_r_reg[8]
  -------------------------------------------------------------------
                         required time                        -24.844    
                         arrival time                          24.972    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/count_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/divu_inst/busy_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.260ns  (logic 0.191ns (73.353%)  route 0.069ns (26.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 24.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/divu_inst/clk_out1
    SLICE_X1Y46          FDCE                                         r  sccpu/divm/divu_inst/count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.146    24.652 f  sccpu/divm/divu_inst/count_reg[4]/Q
                         net (fo=2, routed)           0.069    24.722    sccpu/divm/divu_inst/count_reg__0[4]
    SLICE_X0Y46          LUT6 (Prop_lut6_I2_O)        0.045    24.767 r  sccpu/divm/divu_inst/busy_i_1/O
                         net (fo=1, routed)           0.000    24.767    sccpu/divm/divu_inst/busy_i_1_n_2
    SLICE_X0Y46          FDCE                                         r  sccpu/divm/divu_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.947    24.274    sccpu/divm/divu_inst/clk_out1
    SLICE_X0Y46          FDCE                                         r  sccpu/divm/divu_inst/busy_reg/C  (IS_INVERTED)
                         clock pessimism              0.246    24.519    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.098    24.617    sccpu/divm/divu_inst/busy_reg
  -------------------------------------------------------------------
                         required time                        -24.617    
                         arrival time                          24.767    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/reg_r_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.493ns  (logic 0.310ns (62.824%)  route 0.183ns (37.176%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y49          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/Q
                         net (fo=6, routed)           0.183    24.857    sccpu/divm/divu_inst/reg_r_reg[29]_0[7]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.048    24.905 r  sccpu/divm/divu_inst/reg_r[11]_i_5__0/O
                         net (fo=1, routed)           0.000    24.905    sccpu/divm/divu_inst/reg_r[11]_i_5__0_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    25.000 r  sccpu/divm/divu_inst/reg_r_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    25.000    sccpu/divm/div_inst/divu_inst/reg_r_reg[29]_0[9]
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.875    24.202    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.504    24.706    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.138    24.844    sccpu/divm/div_inst/divu_inst/reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                        -24.844    
                         arrival time                          25.000    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/reg_r_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.524ns  (logic 0.341ns (65.022%)  route 0.183ns (34.978%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y49          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/Q
                         net (fo=6, routed)           0.183    24.857    sccpu/divm/divu_inst/reg_r_reg[29]_0[7]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.048    24.905 r  sccpu/divm/divu_inst/reg_r[11]_i_5__0/O
                         net (fo=1, routed)           0.000    24.905    sccpu/divm/divu_inst/reg_r[11]_i_5__0_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.126    25.031 r  sccpu/divm/divu_inst/reg_r_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    25.031    sccpu/divm/div_inst/divu_inst/reg_r_reg[29]_0[10]
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.875    24.202    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.504    24.706    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.138    24.844    sccpu/divm/div_inst/divu_inst/reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                        -24.844    
                         arrival time                          25.031    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/reg_r_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.546ns  (logic 0.363ns (66.430%)  route 0.183ns (33.570%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 24.202 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y49          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/reg_r_reg[7]/Q
                         net (fo=6, routed)           0.183    24.857    sccpu/divm/divu_inst/reg_r_reg[29]_0[7]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.048    24.905 r  sccpu/divm/divu_inst/reg_r[11]_i_5__0/O
                         net (fo=1, routed)           0.000    24.905    sccpu/divm/divu_inst/reg_r[11]_i_5__0_n_2
    SLICE_X6Y50          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.148    25.053 r  sccpu/divm/divu_inst/reg_r_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    25.053    sccpu/divm/div_inst/divu_inst/reg_r_reg[29]_0[11]
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.875    24.202    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X6Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_r_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.504    24.706    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.138    24.844    sccpu/divm/div_inst/divu_inst/reg_r_reg[11]
  -------------------------------------------------------------------
                         required time                        -24.844    
                         arrival time                          25.053    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/count_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.342ns  (logic 0.215ns (62.954%)  route 0.127ns (37.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 24.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X2Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.127    24.800    sccpu/divm/div_inst/divu_inst/count_reg[4]_0[0]
    SLICE_X3Y46          LUT5 (Prop_lut5_I2_O)        0.048    24.848 r  sccpu/divm/div_inst/divu_inst/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    24.848    sccpu/divm/div_inst/divu_inst/count__0[2]
    SLICE_X3Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.947    24.274    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X3Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.246    24.519    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.114    24.633    sccpu/divm/div_inst/divu_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -24.633    
                         arrival time                          24.848    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/reg_q_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/divu_inst/reg_q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.322ns  (logic 0.232ns (72.138%)  route 0.090ns (27.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 24.477 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.641    24.477    sccpu/divm/divu_inst/clk_out1
    SLICE_X18Y48         FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.133    24.610 r  sccpu/divm/divu_inst/reg_q_reg[6]/Q
                         net (fo=3, routed)           0.090    24.700    sccpu/divm/divu_inst/Q[5]
    SLICE_X18Y48         LUT4 (Prop_lut4_I0_O)        0.099    24.799 r  sccpu/divm/divu_inst/reg_q[7]_i_1/O
                         net (fo=1, routed)           0.000    24.799    sccpu/divm/divu_inst/reg_q[7]_i_1_n_2
    SLICE_X18Y48         FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.917    24.244    sccpu/divm/divu_inst/clk_out1
    SLICE_X18Y48         FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.234    24.477    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.099    24.576    sccpu/divm/divu_inst/reg_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -24.576    
                         arrival time                          24.799    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/count_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.625%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 24.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X2Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.127    24.800    sccpu/divm/div_inst/divu_inst/count_reg[4]_0[0]
    SLICE_X3Y46          LUT4 (Prop_lut4_I3_O)        0.045    24.845 r  sccpu/divm/div_inst/divu_inst/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    24.845    sccpu/divm/div_inst/divu_inst/count__0[1]
    SLICE_X3Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.947    24.274    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X3Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.246    24.519    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.098    24.617    sccpu/divm/div_inst/divu_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -24.617    
                         arrival time                          24.845    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/div_inst/divu_inst/count_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.441%)  route 0.128ns (37.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 24.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X2Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDCE (Prop_fdce_C_Q)         0.167    24.673 r  sccpu/divm/div_inst/divu_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.128    24.801    sccpu/divm/div_inst/divu_inst/count_reg[4]_0[0]
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.045    24.846 r  sccpu/divm/div_inst/divu_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000    24.846    sccpu/divm/div_inst/divu_inst/count__0[4]
    SLICE_X3Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.947    24.274    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X3Y46          FDCE                                         r  sccpu/divm/div_inst/divu_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.246    24.519    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.099    24.618    sccpu/divm/div_inst/divu_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -24.618    
                         arrival time                          24.846    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/divu_inst/count_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.174%)  route 0.143ns (42.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 24.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.494ns = ( 24.506 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.670    24.506    sccpu/divm/divu_inst/clk_out1
    SLICE_X1Y46          FDCE                                         r  sccpu/divm/divu_inst/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.146    24.652 r  sccpu/divm/divu_inst/count_reg[0]/Q
                         net (fo=6, routed)           0.143    24.795    sccpu/divm/divu_inst/count_reg__0[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.045    24.840 r  sccpu/divm/divu_inst/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000    24.840    sccpu/divm/divu_inst/count[4]
    SLICE_X1Y46          FDCE                                         r  sccpu/divm/divu_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.947    24.274    sccpu/divm/divu_inst/clk_out1
    SLICE_X1Y46          FDCE                                         r  sccpu/divm/divu_inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.233    24.506    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.099    24.605    sccpu/divm/divu_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                        -24.605    
                         arrival time                          24.840    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X35Y144    dm/dataram_reg[165][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X35Y144    dm/dataram_reg[165][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X34Y148    dm/dataram_reg[165][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X32Y147    dm/dataram_reg[165][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X14Y147    dm/dataram_reg[165][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X3Y142     dm/dataram_reg[165][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y146    dm/dataram_reg[166][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X7Y142     dm/dataram_reg[166][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y144    dm/dataram_reg[165][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X35Y144    dm/dataram_reg[165][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X34Y148    dm/dataram_reg[165][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y147    dm/dataram_reg[165][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y146    dm/dataram_reg[166][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X18Y176    dm/dataram_reg[166][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X21Y175    dm/dataram_reg[166][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y174    dm/dataram_reg[166][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X17Y171    dm/dataram_reg[166][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y141    dm/dataram_reg[166][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X64Y125    dm/dataram_reg[763][23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X64Y125    dm/dataram_reg[763][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X64Y125    dm/dataram_reg[763][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X63Y124    dm/dataram_reg[764][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y120    dm/dataram_reg[765][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y120    dm/dataram_reg[765][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y120    dm/dataram_reg[765][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y119    dm/dataram_reg[767][19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y119    dm/dataram_reg[767][22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X65Y124    dm/dataram_reg[767][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[28]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.611ns  (logic 1.990ns (12.747%)  route 13.621ns (87.253%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.667    13.758    sccpu/divm/div_inst/divu_inst/array_reg_reg[27][31]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.882 f  sccpu/divm/div_inst/divu_inst/q_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           1.005    14.887    sccpu/divm/div_inst_n_139
    SLICE_X11Y50         FDCE                                         f  sccpu/divm/q_reg[28]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.528    23.508    sccpu/divm/clk_out1
    SLICE_X11Y50         FDCE                                         r  sccpu/divm/q_reg[28]_C/C  (IS_INVERTED)
                         clock pessimism              0.487    23.995    
                         clock uncertainty           -0.103    23.892    
    SLICE_X11Y50         FDCE (Recov_fdce_C_CLR)     -0.402    23.490    sccpu/divm/q_reg[28]_C
  -------------------------------------------------------------------
                         required time                         23.490    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[20]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.736ns  (logic 1.802ns (11.452%)  route 13.934ns (88.548%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 23.673 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         1.666     1.398    imem_inst/U0/a[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.522 f  imem_inst/U0/g4_b3/O
                         net (fo=1, routed)           0.670     2.192    imem_inst/U0/g4_b3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.316 f  imem_inst/U0/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.793     3.108    imem_inst/U0/spo[3]_INST_0_i_7_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124     3.232 f  imem_inst/U0/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.664     3.896    imem_inst/U0/spo[3]_INST_0_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.020 f  imem_inst/U0/spo[3]_INST_0/O
                         net (fo=41, routed)          3.165     7.185    sccpu/cpu_ref/spo[3]
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.152     7.337 r  sccpu/cpu_ref/array_reg[0][31]_i_17/O
                         net (fo=5, routed)           0.541     7.878    sccpu/LO/bbstub_spo[4]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.326     8.204 r  sccpu/LO/q[31]_C_i_4/O
                         net (fo=4, routed)           0.703     8.908    sccpu/divm/div_inst/divu_inst/bbstub_spo[29]
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.032 r  sccpu/divm/div_inst/divu_inst/q[31]_C_i_1/O
                         net (fo=133, routed)         1.976    11.008    sccpu/divm/divu_inst/bbstub_spo[29]_1
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124    11.132 r  sccpu/divm/divu_inst/reg_q[31]_i_4/O
                         net (fo=103, routed)         2.538    13.670    sccpu/divm/div_inst/divu_inst/busy_reg_3
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124    13.794 f  sccpu/divm/div_inst/divu_inst/q_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           1.217    15.011    sccpu/divm/div_inst_n_147
    SLICE_X11Y48         FDCE                                         f  sccpu/divm/q_reg[20]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.694    23.673    sccpu/divm/clk_out1
    SLICE_X11Y48         FDCE                                         r  sccpu/divm/q_reg[20]_C/C  (IS_INVERTED)
                         clock pessimism              0.568    24.241    
                         clock uncertainty           -0.103    24.138    
    SLICE_X11Y48         FDCE (Recov_fdce_C_CLR)     -0.402    23.736    sccpu/divm/q_reg[20]_C
  -------------------------------------------------------------------
                         required time                         23.736    
                         arrival time                         -15.011    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.790ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.465ns  (logic 1.990ns (12.868%)  route 13.475ns (87.132%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 23.502 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.790    13.881    sccpu/divm/divu_inst/array_reg_reg[27][31]
    SLICE_X13Y59         LUT6 (Prop_lut6_I2_O)        0.124    14.005 f  sccpu/divm/divu_inst/q_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.735    14.740    sccpu/divm/divu_inst_n_126
    SLICE_X14Y60         FDPE                                         f  sccpu/divm/q_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.522    23.502    sccpu/divm/clk_out1
    SLICE_X14Y60         FDPE                                         r  sccpu/divm/q_reg[22]_P/C  (IS_INVERTED)
                         clock pessimism              0.487    23.989    
                         clock uncertainty           -0.103    23.886    
    SLICE_X14Y60         FDPE (Recov_fdpe_C_PRE)     -0.356    23.530    sccpu/divm/q_reg[22]_P
  -------------------------------------------------------------------
                         required time                         23.530    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  8.790    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[23]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 1.990ns (12.877%)  route 13.464ns (87.123%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 23.501 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.826    13.917    sccpu/divm/divu_inst/array_reg_reg[27][31]
    SLICE_X12Y59         LUT6 (Prop_lut6_I2_O)        0.124    14.041 f  sccpu/divm/divu_inst/q_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           0.689    14.730    sccpu/divm/divu_inst_n_127
    SLICE_X14Y61         FDPE                                         f  sccpu/divm/q_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.521    23.501    sccpu/divm/clk_out1
    SLICE_X14Y61         FDPE                                         r  sccpu/divm/q_reg[23]_P/C  (IS_INVERTED)
                         clock pessimism              0.487    23.988    
                         clock uncertainty           -0.103    23.885    
    SLICE_X14Y61         FDPE (Recov_fdpe_C_PRE)     -0.356    23.529    sccpu/divm/q_reg[23]_P
  -------------------------------------------------------------------
                         required time                         23.529    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[24]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.675ns  (logic 1.990ns (12.696%)  route 13.685ns (87.304%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 23.669 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.793    13.884    sccpu/divm/divu_inst/array_reg_reg[27][31]
    SLICE_X13Y59         LUT6 (Prop_lut6_I2_O)        0.124    14.008 f  sccpu/divm/divu_inst/q_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.942    14.950    sccpu/divm/divu_inst_n_128
    SLICE_X17Y48         FDPE                                         f  sccpu/divm/q_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.690    23.669    sccpu/divm/clk_out1
    SLICE_X17Y48         FDPE                                         r  sccpu/divm/q_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.568    24.237    
                         clock uncertainty           -0.103    24.134    
    SLICE_X17Y48         FDPE (Recov_fdpe_C_PRE)     -0.356    23.778    sccpu/divm/q_reg[24]_P
  -------------------------------------------------------------------
                         required time                         23.778    
                         arrival time                         -14.950    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[21]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.409ns  (logic 1.990ns (12.915%)  route 13.419ns (87.085%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 23.504 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.809    13.900    sccpu/divm/divu_inst/array_reg_reg[27][31]
    SLICE_X12Y59         LUT6 (Prop_lut6_I2_O)        0.124    14.024 f  sccpu/divm/divu_inst/q_reg[21]_LDC_i_1/O
                         net (fo=2, routed)           0.660    14.684    sccpu/divm/divu_inst_n_125
    SLICE_X11Y61         FDPE                                         f  sccpu/divm/q_reg[21]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.524    23.504    sccpu/divm/clk_out1
    SLICE_X11Y61         FDPE                                         r  sccpu/divm/q_reg[21]_P/C  (IS_INVERTED)
                         clock pessimism              0.487    23.991    
                         clock uncertainty           -0.103    23.888    
    SLICE_X11Y61         FDPE (Recov_fdpe_C_PRE)     -0.356    23.532    sccpu/divm/q_reg[21]_P
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                         -14.684    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[21]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 1.990ns (12.991%)  route 13.329ns (87.009%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 23.505 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.525    13.616    sccpu/divm/div_inst/divu_inst/array_reg_reg[27][31]
    SLICE_X12Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.740 f  sccpu/divm/div_inst/divu_inst/q_reg[21]_LDC_i_2/O
                         net (fo=2, routed)           0.854    14.594    sccpu/divm/div_inst_n_146
    SLICE_X11Y60         FDCE                                         f  sccpu/divm/q_reg[21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.525    23.505    sccpu/divm/clk_out1
    SLICE_X11Y60         FDCE                                         r  sccpu/divm/q_reg[21]_C/C  (IS_INVERTED)
                         clock pessimism              0.487    23.992    
                         clock uncertainty           -0.103    23.889    
    SLICE_X11Y60         FDCE (Recov_fdce_C_CLR)     -0.402    23.487    sccpu/divm/q_reg[21]_C
  -------------------------------------------------------------------
                         required time                         23.487    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[15]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.363ns  (logic 1.802ns (11.730%)  route 13.561ns (88.270%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 23.581 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         1.666     1.398    imem_inst/U0/a[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.522 f  imem_inst/U0/g4_b3/O
                         net (fo=1, routed)           0.670     2.192    imem_inst/U0/g4_b3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.316 f  imem_inst/U0/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.793     3.108    imem_inst/U0/spo[3]_INST_0_i_7_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124     3.232 f  imem_inst/U0/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.664     3.896    imem_inst/U0/spo[3]_INST_0_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.020 f  imem_inst/U0/spo[3]_INST_0/O
                         net (fo=41, routed)          3.165     7.185    sccpu/cpu_ref/spo[3]
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.152     7.337 r  sccpu/cpu_ref/array_reg[0][31]_i_17/O
                         net (fo=5, routed)           0.541     7.878    sccpu/LO/bbstub_spo[4]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.326     8.204 r  sccpu/LO/q[31]_C_i_4/O
                         net (fo=4, routed)           0.703     8.908    sccpu/divm/div_inst/divu_inst/bbstub_spo[29]
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.032 r  sccpu/divm/div_inst/divu_inst/q[31]_C_i_1/O
                         net (fo=133, routed)         1.976    11.008    sccpu/divm/divu_inst/bbstub_spo[29]_1
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124    11.132 r  sccpu/divm/divu_inst/reg_q[31]_i_4/O
                         net (fo=103, routed)         2.568    13.700    sccpu/divm/div_inst/divu_inst/busy_reg_3
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.124    13.824 f  sccpu/divm/div_inst/divu_inst/q_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.815    14.638    sccpu/divm/div_inst_n_152
    SLICE_X1Y62          FDCE                                         f  sccpu/divm/q_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.601    23.581    sccpu/divm/clk_out1
    SLICE_X1Y62          FDCE                                         r  sccpu/divm/q_reg[15]_C/C  (IS_INVERTED)
                         clock pessimism              0.487    24.068    
                         clock uncertainty           -0.103    23.965    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.402    23.563    sccpu/divm/q_reg[15]_C
  -------------------------------------------------------------------
                         required time                         23.563    
                         arrival time                         -14.638    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.971ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[27]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.328ns  (logic 1.990ns (12.983%)  route 13.338ns (87.017%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 23.504 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         0.990     0.721    imem_inst/U0/a[0]
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.116     0.837 r  imem_inst/U0/g15_b31/O
                         net (fo=12, routed)          0.972     1.809    imem_inst/U0/g15_b31_n_0
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.328     2.137 r  imem_inst/U0/spo[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.845     2.982    imem_inst/U0/spo[23]_INST_0_i_4_n_0
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.106 r  imem_inst/U0/spo[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.980     4.086    imem_inst/U0/spo[23]_INST_0_i_2_n_0
    SLICE_X26Y42         LUT5 (Prop_lut5_I2_O)        0.124     4.210 r  imem_inst/U0/spo[23]_INST_0/O
                         net (fo=132, routed)         1.762     5.972    sccpu/cpu_ref/spo[23]
    SLICE_X55Y31         MUXF7 (Prop_muxf7_S_O)       0.296     6.268 r  sccpu/cpu_ref/q0_i_17/O
                         net (fo=2, routed)           0.942     7.210    sccpu/cpu_ref/q0_i_17_n_2
    SLICE_X49Y32         LUT6 (Prop_lut6_I1_O)        0.298     7.508 r  sccpu/cpu_ref/q0_i_1/O
                         net (fo=117, routed)         2.460     9.967    sccpu/cpu_ref/rs[31]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.124    10.091 r  sccpu/cpu_ref/q_reg[31]_LDC_i_3/O
                         net (fo=62, routed)          3.677    13.768    sccpu/divm/div_inst/divu_inst/array_reg_reg[27][31]
    SLICE_X10Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.892 f  sccpu/divm/div_inst/divu_inst/q_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.711    14.603    sccpu/divm/div_inst_n_140
    SLICE_X10Y61         FDCE                                         f  sccpu/divm/q_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.524    23.504    sccpu/divm/clk_out1
    SLICE_X10Y61         FDCE                                         r  sccpu/divm/q_reg[27]_C/C  (IS_INVERTED)
                         clock pessimism              0.487    23.991    
                         clock uncertainty           -0.103    23.888    
    SLICE_X10Y61         FDCE (Recov_fdce_C_CLR)     -0.314    23.574    sccpu/divm/q_reg[27]_C
  -------------------------------------------------------------------
                         required time                         23.574    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                  8.971    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 sccpu/pcreg_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[19]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.346ns  (logic 1.802ns (11.743%)  route 13.544ns (88.257%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 23.581 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.815    -0.725    sccpu/pcreg_inst/clk_out1
    SLICE_X33Y43         FDCE                                         r  sccpu/pcreg_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.456    -0.269 r  sccpu/pcreg_inst/data_out_reg[2]/Q
                         net (fo=455, routed)         1.666     1.398    imem_inst/U0/a[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.522 f  imem_inst/U0/g4_b3/O
                         net (fo=1, routed)           0.670     2.192    imem_inst/U0/g4_b3_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.316 f  imem_inst/U0/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.793     3.108    imem_inst/U0/spo[3]_INST_0_i_7_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124     3.232 f  imem_inst/U0/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.664     3.896    imem_inst/U0/spo[3]_INST_0_i_3_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     4.020 f  imem_inst/U0/spo[3]_INST_0/O
                         net (fo=41, routed)          3.165     7.185    sccpu/cpu_ref/spo[3]
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.152     7.337 r  sccpu/cpu_ref/array_reg[0][31]_i_17/O
                         net (fo=5, routed)           0.541     7.878    sccpu/LO/bbstub_spo[4]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.326     8.204 r  sccpu/LO/q[31]_C_i_4/O
                         net (fo=4, routed)           0.703     8.908    sccpu/divm/div_inst/divu_inst/bbstub_spo[29]
    SLICE_X13Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.032 r  sccpu/divm/div_inst/divu_inst/q[31]_C_i_1/O
                         net (fo=133, routed)         1.976    11.008    sccpu/divm/divu_inst/bbstub_spo[29]_1
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.124    11.132 r  sccpu/divm/divu_inst/reg_q[31]_i_4/O
                         net (fo=103, routed)         2.357    13.488    sccpu/divm/divu_inst/q_reg[30]_P
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124    13.612 f  sccpu/divm/divu_inst/q_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           1.009    14.621    sccpu/divm/divu_inst_n_123
    SLICE_X7Y59          FDPE                                         f  sccpu/divm/q_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       1.601    23.581    sccpu/divm/clk_out1
    SLICE_X7Y59          FDPE                                         r  sccpu/divm/q_reg[19]_P/C  (IS_INVERTED)
                         clock pessimism              0.487    24.068    
                         clock uncertainty           -0.103    23.965    
    SLICE_X7Y59          FDPE (Recov_fdpe_C_PRE)     -0.356    23.609    sccpu/divm/q_reg[19]_P
  -------------------------------------------------------------------
                         required time                         23.609    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  8.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[14]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.713ns  (logic 0.191ns (26.770%)  route 0.522ns (73.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 24.412 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.576    24.412    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X9Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146    24.558 f  sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/Q
                         net (fo=4, routed)           0.222    24.780    sccpu/divm/divu_inst/reg_q_reg[31]_0[14]
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.045    24.825 f  sccpu/divm/divu_inst/q_reg[14]_LDC_i_1/O
                         net (fo=2, routed)           0.301    25.125    sccpu/divm/divu_inst_n_118
    SLICE_X10Y44         FDPE                                         f  sccpu/divm/q_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.916    24.243    sccpu/divm/clk_out1
    SLICE_X10Y44         FDPE                                         r  sccpu/divm/q_reg[14]_P/C  (IS_INVERTED)
                         clock pessimism              0.504    24.747    
    SLICE_X10Y44         FDPE (Remov_fdpe_C_PRE)     -0.067    24.680    sccpu/divm/q_reg[14]_P
  -------------------------------------------------------------------
                         required time                        -24.680    
                         arrival time                          25.125    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[14]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.711ns  (logic 0.191ns (26.847%)  route 0.520ns (73.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 24.412 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.576    24.412    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X9Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146    24.558 r  sccpu/divm/div_inst/divu_inst/reg_q_reg[14]/Q
                         net (fo=4, routed)           0.224    24.782    sccpu/divm/div_inst/divu_inst/Q[14]
    SLICE_X8Y48          LUT6 (Prop_lut6_I0_O)        0.045    24.827 f  sccpu/divm/div_inst/divu_inst/q_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.297    25.123    sccpu/divm/div_inst_n_153
    SLICE_X9Y43          FDCE                                         f  sccpu/divm/q_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.916    24.243    sccpu/divm/clk_out1
    SLICE_X9Y43          FDCE                                         r  sccpu/divm/q_reg[14]_C/C  (IS_INVERTED)
                         clock pessimism              0.504    24.747    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.085    24.662    sccpu/divm/q_reg[14]_C
  -------------------------------------------------------------------
                         required time                        -24.662    
                         arrival time                          25.123    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.748ns  (logic 0.191ns (25.551%)  route 0.557ns (74.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 24.412 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.576    24.412    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X9Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146    24.558 f  sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/Q
                         net (fo=4, routed)           0.426    24.984    sccpu/divm/divu_inst/reg_q_reg[31]_0[8]
    SLICE_X15Y49         LUT6 (Prop_lut6_I1_O)        0.045    25.029 f  sccpu/divm/divu_inst/q_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.130    25.159    sccpu/divm/divu_inst_n_112
    SLICE_X14Y49         FDPE                                         f  sccpu/divm/q_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.917    24.244    sccpu/divm/clk_out1
    SLICE_X14Y49         FDPE                                         r  sccpu/divm/q_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.504    24.748    
    SLICE_X14Y49         FDPE (Remov_fdpe_C_PRE)     -0.067    24.681    sccpu/divm/q_reg[8]_P
  -------------------------------------------------------------------
                         required time                        -24.681    
                         arrival time                          25.159    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_q_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[18]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.810ns  (logic 0.212ns (26.177%)  route 0.598ns (73.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 24.274 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 24.410 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.574    24.410    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X8Y57          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_q_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.167    24.577 f  sccpu/divm/div_inst/divu_inst/reg_q_reg[18]/Q
                         net (fo=4, routed)           0.395    24.972    sccpu/divm/divu_inst/reg_q_reg[31]_0[18]
    SLICE_X5Y56          LUT6 (Prop_lut6_I1_O)        0.045    25.017 f  sccpu/divm/divu_inst/q_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.203    25.220    sccpu/divm/divu_inst_n_122
    SLICE_X7Y49          FDPE                                         f  sccpu/divm/q_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.947    24.274    sccpu/divm/clk_out1
    SLICE_X7Y49          FDPE                                         r  sccpu/divm/q_reg[18]_P/C  (IS_INVERTED)
                         clock pessimism              0.504    24.778    
    SLICE_X7Y49          FDPE (Remov_fdpe_C_PRE)     -0.088    24.690    sccpu/divm/q_reg[18]_P
  -------------------------------------------------------------------
                         required time                        -24.690    
                         arrival time                          25.220    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[8]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.783ns  (logic 0.191ns (24.395%)  route 0.592ns (75.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.588ns = ( 24.412 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.576    24.412    sccpu/divm/div_inst/divu_inst/clk_out1
    SLICE_X9Y50          FDRE                                         r  sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146    24.558 r  sccpu/divm/div_inst/divu_inst/reg_q_reg[8]/Q
                         net (fo=4, routed)           0.342    24.900    sccpu/divm/div_inst/divu_inst/Q[8]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.045    24.945 f  sccpu/divm/div_inst/divu_inst/q_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.250    25.195    sccpu/divm/div_inst_n_159
    SLICE_X16Y47         FDCE                                         f  sccpu/divm/q_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.917    24.244    sccpu/divm/clk_out1
    SLICE_X16Y47         FDCE                                         r  sccpu/divm/q_reg[8]_C/C  (IS_INVERTED)
                         clock pessimism              0.504    24.748    
    SLICE_X16Y47         FDCE (Remov_fdce_C_CLR)     -0.085    24.663    sccpu/divm/q_reg[8]_C
  -------------------------------------------------------------------
                         required time                        -24.663    
                         arrival time                          25.195    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/reg_q_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[24]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.794ns  (logic 0.212ns (26.709%)  route 0.582ns (73.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 24.410 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.574    24.410    sccpu/divm/divu_inst/clk_out1
    SLICE_X10Y59         FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.167    24.577 r  sccpu/divm/divu_inst/reg_q_reg[24]/Q
                         net (fo=3, routed)           0.319    24.896    sccpu/divm/div_inst/divu_inst/reg_q_reg[31]_0[23]
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.045    24.941 f  sccpu/divm/div_inst/divu_inst/q_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.263    25.203    sccpu/divm/div_inst_n_143
    SLICE_X11Y49         FDCE                                         f  sccpu/divm/q_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.917    24.244    sccpu/divm/clk_out1
    SLICE_X11Y49         FDCE                                         r  sccpu/divm/q_reg[24]_C/C  (IS_INVERTED)
                         clock pessimism              0.504    24.748    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.085    24.663    sccpu/divm/q_reg[24]_C
  -------------------------------------------------------------------
                         required time                        -24.663    
                         arrival time                          25.203    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/reg_q_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[24]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.823ns  (logic 0.212ns (25.751%)  route 0.611ns (74.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 24.410 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.574    24.410    sccpu/divm/divu_inst/clk_out1
    SLICE_X10Y59         FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.167    24.577 f  sccpu/divm/divu_inst/reg_q_reg[24]/Q
                         net (fo=3, routed)           0.257    24.834    sccpu/divm/divu_inst/Q[23]
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.045    24.879 f  sccpu/divm/divu_inst/q_reg[24]_LDC_i_1/O
                         net (fo=2, routed)           0.354    25.233    sccpu/divm/divu_inst_n_128
    SLICE_X17Y48         FDPE                                         f  sccpu/divm/q_reg[24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.917    24.244    sccpu/divm/clk_out1
    SLICE_X17Y48         FDPE                                         r  sccpu/divm/q_reg[24]_P/C  (IS_INVERTED)
                         clock pessimism              0.504    24.748    
    SLICE_X17Y48         FDPE (Remov_fdpe_C_PRE)     -0.088    24.660    sccpu/divm/q_reg[24]_P
  -------------------------------------------------------------------
                         required time                        -24.660    
                         arrival time                          25.233    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/reg_q_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[29]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.503ns  (logic 0.191ns (37.996%)  route 0.312ns (62.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 24.197 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 24.437 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.601    24.437    sccpu/divm/divu_inst/clk_out1
    SLICE_X7Y60          FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.146    24.583 f  sccpu/divm/divu_inst/reg_q_reg[29]/Q
                         net (fo=3, routed)           0.181    24.764    sccpu/divm/divu_inst/Q[28]
    SLICE_X7Y62          LUT6 (Prop_lut6_I5_O)        0.045    24.809 f  sccpu/divm/divu_inst/q_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.130    24.939    sccpu/divm/divu_inst_n_133
    SLICE_X7Y62          FDPE                                         f  sccpu/divm/q_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.870    24.197    sccpu/divm/clk_out1
    SLICE_X7Y62          FDPE                                         r  sccpu/divm/q_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.254    24.451    
    SLICE_X7Y62          FDPE (Remov_fdpe_C_PRE)     -0.088    24.363    sccpu/divm/q_reg[29]_P
  -------------------------------------------------------------------
                         required time                        -24.363    
                         arrival time                          24.939    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/reg_q_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.531ns  (logic 0.191ns (35.957%)  route 0.340ns (64.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 24.243 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.523ns = ( 24.477 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.641    24.477    sccpu/divm/divu_inst/clk_out1
    SLICE_X13Y44         FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.146    24.623 r  sccpu/divm/divu_inst/reg_q_reg[17]/Q
                         net (fo=3, routed)           0.114    24.738    sccpu/divm/div_inst/divu_inst/reg_q_reg[31]_0[16]
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.045    24.783 f  sccpu/divm/div_inst/divu_inst/q_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.226    25.009    sccpu/divm/div_inst_n_150
    SLICE_X11Y44         FDCE                                         f  sccpu/divm/q_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.916    24.243    sccpu/divm/clk_out1
    SLICE_X11Y44         FDCE                                         r  sccpu/divm/q_reg[17]_C/C  (IS_INVERTED)
                         clock pessimism              0.272    24.514    
    SLICE_X11Y44         FDCE (Remov_fdce_C_CLR)     -0.085    24.429    sccpu/divm/q_reg[17]_C
  -------------------------------------------------------------------
                         required time                        -24.429    
                         arrival time                          25.009    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 sccpu/divm/divu_inst/reg_q_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/divm/q_reg[20]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.825ns  (logic 0.191ns (23.165%)  route 0.634ns (76.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 24.244 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 24.437 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    25.250 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    23.311 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    23.810    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    23.836 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.601    24.437    sccpu/divm/divu_inst/clk_out1
    SLICE_X4Y60          FDRE                                         r  sccpu/divm/divu_inst/reg_q_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.146    24.583 f  sccpu/divm/divu_inst/reg_q_reg[20]/Q
                         net (fo=3, routed)           0.160    24.743    sccpu/divm/divu_inst/Q[19]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.045    24.788 f  sccpu/divm/divu_inst/q_reg[20]_LDC_i_1/O
                         net (fo=2, routed)           0.473    25.261    sccpu/divm/divu_inst_n_124
    SLICE_X8Y48          FDPE                                         f  sccpu/divm/q_reg[20]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    22.755 f  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.298    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clk/inst/clkout1_buf/O
                         net (fo=35332, routed)       0.917    24.244    sccpu/divm/clk_out1
    SLICE_X8Y48          FDPE                                         r  sccpu/divm/q_reg[20]_P/C  (IS_INVERTED)
                         clock pessimism              0.504    24.748    
    SLICE_X8Y48          FDPE (Remov_fdpe_C_PRE)     -0.067    24.681    sccpu/divm/q_reg[20]_P
  -------------------------------------------------------------------
                         required time                        -24.681    
                         arrival time                          25.261    
  -------------------------------------------------------------------
                         slack                                  0.581    





