/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Apr 24 03:08:56 2014
 *                 Full Compile MD5 Checksum 1af2c2cf28828ece5496e1312aac0166
 *                   (minus title and desc)  
 *                 MD5 Checksum              3203ffce85e3fc9a10f84123e54057b0
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_AVS_CPU_L2_H__
#define BCHP_AVS_CPU_L2_H__

/***************************************************************************
 *AVS_CPU_L2 - CPU L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_AVS_CPU_L2_STATUS0                  0x004d1100 /* Host Interrupt Status Register */
#define BCHP_AVS_CPU_L2_SET0                     0x004d1104 /* Host Interrupt Set Register */
#define BCHP_AVS_CPU_L2_CLEAR0                   0x004d1108 /* Host Interrupt Clear Register */
#define BCHP_AVS_CPU_L2_MASK_STATUS0             0x004d110c /* Host Interrupt Mask Status Register */
#define BCHP_AVS_CPU_L2_MASK_SET0                0x004d1110 /* Host Interrupt Mask Set Register */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0              0x004d1114 /* Host Interrupt Mask Clear Register */
#define BCHP_AVS_CPU_L2_STATUS1                  0x004d1118 /* Host Interrupt Status Register */
#define BCHP_AVS_CPU_L2_SET1                     0x004d111c /* Host Interrupt Set Register */
#define BCHP_AVS_CPU_L2_CLEAR1                   0x004d1120 /* Host Interrupt Clear Register */
#define BCHP_AVS_CPU_L2_MASK_STATUS1             0x004d1124 /* Host Interrupt Mask Status Register */
#define BCHP_AVS_CPU_L2_MASK_SET1                0x004d1128 /* Host Interrupt Mask Set Register */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1              0x004d112c /* Host Interrupt Mask Clear Register */

/***************************************************************************
 *STATUS0 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: STATUS0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_STATUS0_SW_INTR_MASK                       0x80000000
#define BCHP_AVS_CPU_L2_STATUS0_SW_INTR_SHIFT                      31
#define BCHP_AVS_CPU_L2_STATUS0_SW_INTR_DEFAULT                    0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_MS_INTR_MASK                  0x40000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_MS_INTR_SHIFT                 30
#define BCHP_AVS_CPU_L2_STATUS0_UART_MS_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_RX_INTR_MASK                  0x20000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_RX_INTR_SHIFT                 29
#define BCHP_AVS_CPU_L2_STATUS0_UART_RX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_TX_INTR_MASK                  0x10000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_TX_INTR_SHIFT                 28
#define BCHP_AVS_CPU_L2_STATUS0_UART_TX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_RT_INTR_MASK                  0x08000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_RT_INTR_SHIFT                 27
#define BCHP_AVS_CPU_L2_STATUS0_UART_RT_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_ERR_INTR_MASK                 0x04000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_ERR_INTR_SHIFT                26
#define BCHP_AVS_CPU_L2_STATUS0_UART_ERR_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_STATUS0_UART_INTR_MASK                     0x02000000
#define BCHP_AVS_CPU_L2_STATUS0_UART_INTR_SHIFT                    25
#define BCHP_AVS_CPU_L2_STATUS0_UART_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: STATUS0 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_STATUS0_reserved0_MASK                     0x01ffc000
#define BCHP_AVS_CPU_L2_STATUS0_reserved0_SHIFT                    14

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE7_MASK               0x00002000
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE7_SHIFT              13
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE7_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE6_MASK               0x00001000
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE6_SHIFT              12
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE6_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE5_MASK               0x00000800
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE5_SHIFT              11
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE5_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE4_MASK               0x00000400
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE4_SHIFT              10
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE4_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE3_MASK               0x00000200
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE3_SHIFT              9
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE2_MASK               0x00000100
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE2_SHIFT              8
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE1_MASK               0x00000080
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE1_SHIFT              7
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE1_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_TMON_INTR_MASK                 0x00000040
#define BCHP_AVS_CPU_L2_STATUS0_AVS_TMON_INTR_SHIFT                6
#define BCHP_AVS_CPU_L2_STATUS0_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE0_MASK               0x00000020
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE0_SHIFT              5
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SPARE0_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PM_MASK                   0x00000010
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PM_SHIFT                  4
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_CPU_L2 :: STATUS0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_CPU_L2_STATUS0_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *SET0 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: SET0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_SET0_SW_INTR_MASK                          0x80000000
#define BCHP_AVS_CPU_L2_SET0_SW_INTR_SHIFT                         31
#define BCHP_AVS_CPU_L2_SET0_SW_INTR_DEFAULT                       0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_SET0_UART_MS_INTR_MASK                     0x40000000
#define BCHP_AVS_CPU_L2_SET0_UART_MS_INTR_SHIFT                    30
#define BCHP_AVS_CPU_L2_SET0_UART_MS_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_SET0_UART_RX_INTR_MASK                     0x20000000
#define BCHP_AVS_CPU_L2_SET0_UART_RX_INTR_SHIFT                    29
#define BCHP_AVS_CPU_L2_SET0_UART_RX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_SET0_UART_TX_INTR_MASK                     0x10000000
#define BCHP_AVS_CPU_L2_SET0_UART_TX_INTR_SHIFT                    28
#define BCHP_AVS_CPU_L2_SET0_UART_TX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_SET0_UART_RT_INTR_MASK                     0x08000000
#define BCHP_AVS_CPU_L2_SET0_UART_RT_INTR_SHIFT                    27
#define BCHP_AVS_CPU_L2_SET0_UART_RT_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_SET0_UART_ERR_INTR_MASK                    0x04000000
#define BCHP_AVS_CPU_L2_SET0_UART_ERR_INTR_SHIFT                   26
#define BCHP_AVS_CPU_L2_SET0_UART_ERR_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_SET0_UART_INTR_MASK                        0x02000000
#define BCHP_AVS_CPU_L2_SET0_UART_INTR_SHIFT                       25
#define BCHP_AVS_CPU_L2_SET0_UART_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: SET0 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_SET0_reserved0_MASK                        0x01ffc000
#define BCHP_AVS_CPU_L2_SET0_reserved0_SHIFT                       14

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE7_MASK                  0x00002000
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE7_SHIFT                 13
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE7_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE6_MASK                  0x00001000
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE6_SHIFT                 12
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE6_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE5_MASK                  0x00000800
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE5_SHIFT                 11
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE5_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE4_MASK                  0x00000400
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE4_SHIFT                 10
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE4_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE3_MASK                  0x00000200
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE3_SHIFT                 9
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE3_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE2_MASK                  0x00000100
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE2_SHIFT                 8
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE2_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE1_MASK                  0x00000080
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE1_SHIFT                 7
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE1_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_SET0_AVS_TMON_INTR_MASK                    0x00000040
#define BCHP_AVS_CPU_L2_SET0_AVS_TMON_INTR_SHIFT                   6
#define BCHP_AVS_CPU_L2_SET0_AVS_TMON_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE0_MASK                  0x00000020
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE0_SHIFT                 5
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SPARE0_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PM_MASK                      0x00000010
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PM_SHIFT                     4
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PM_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_MASK          0x00000008
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_SHIFT         3
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT       0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PWD_MASK                     0x00000004
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PWD_SHIFT                    2
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_PWD_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD2_MASK              0x00000002
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD2_SHIFT             1
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD2_DEFAULT           0x00000000

/* AVS_CPU_L2 :: SET0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD1_MASK              0x00000001
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD1_SHIFT             0
#define BCHP_AVS_CPU_L2_SET0_AVS_INTR_THRESHOLD1_DEFAULT           0x00000000

/***************************************************************************
 *CLEAR0 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: CLEAR0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_CLEAR0_SW_INTR_MASK                        0x80000000
#define BCHP_AVS_CPU_L2_CLEAR0_SW_INTR_SHIFT                       31
#define BCHP_AVS_CPU_L2_CLEAR0_SW_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_MS_INTR_MASK                   0x40000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_MS_INTR_SHIFT                  30
#define BCHP_AVS_CPU_L2_CLEAR0_UART_MS_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RX_INTR_MASK                   0x20000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RX_INTR_SHIFT                  29
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_TX_INTR_MASK                   0x10000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_TX_INTR_SHIFT                  28
#define BCHP_AVS_CPU_L2_CLEAR0_UART_TX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RT_INTR_MASK                   0x08000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RT_INTR_SHIFT                  27
#define BCHP_AVS_CPU_L2_CLEAR0_UART_RT_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_ERR_INTR_MASK                  0x04000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_ERR_INTR_SHIFT                 26
#define BCHP_AVS_CPU_L2_CLEAR0_UART_ERR_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_CLEAR0_UART_INTR_MASK                      0x02000000
#define BCHP_AVS_CPU_L2_CLEAR0_UART_INTR_SHIFT                     25
#define BCHP_AVS_CPU_L2_CLEAR0_UART_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_CLEAR0_reserved0_MASK                      0x01ffc000
#define BCHP_AVS_CPU_L2_CLEAR0_reserved0_SHIFT                     14

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE7_MASK                0x00002000
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE7_SHIFT               13
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE7_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE6_MASK                0x00001000
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE6_SHIFT               12
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE6_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE5_MASK                0x00000800
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE5_SHIFT               11
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE5_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE4_MASK                0x00000400
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE4_SHIFT               10
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE4_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE3_MASK                0x00000200
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE3_SHIFT               9
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE3_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE2_MASK                0x00000100
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE2_SHIFT               8
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE2_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE1_MASK                0x00000080
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE1_SHIFT               7
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE1_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_TMON_INTR_MASK                  0x00000040
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_TMON_INTR_SHIFT                 6
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_TMON_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE0_MASK                0x00000020
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE0_SHIFT               5
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SPARE0_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PM_MASK                    0x00000010
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PM_SHIFT                   4
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PM_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_MASK        0x00000008
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_SHIFT       3
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT     0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PWD_MASK                   0x00000004
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PWD_SHIFT                  2
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_PWD_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD2_MASK            0x00000002
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD2_SHIFT           1
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD2_DEFAULT         0x00000000

/* AVS_CPU_L2 :: CLEAR0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD1_MASK            0x00000001
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD1_SHIFT           0
#define BCHP_AVS_CPU_L2_CLEAR0_AVS_INTR_THRESHOLD1_DEFAULT         0x00000000

/***************************************************************************
 *MASK_STATUS0 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_STATUS0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_SW_INTR_MASK                  0x80000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_SW_INTR_SHIFT                 31
#define BCHP_AVS_CPU_L2_MASK_STATUS0_SW_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_MS_INTR_MASK             0x40000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_MS_INTR_SHIFT            30
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_MS_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RX_INTR_MASK             0x20000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RX_INTR_SHIFT            29
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_TX_INTR_MASK             0x10000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_TX_INTR_SHIFT            28
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_TX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RT_INTR_MASK             0x08000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RT_INTR_SHIFT            27
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_RT_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_ERR_INTR_MASK            0x04000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_ERR_INTR_SHIFT           26
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_ERR_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_INTR_MASK                0x02000000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_INTR_SHIFT               25
#define BCHP_AVS_CPU_L2_MASK_STATUS0_UART_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_reserved0_MASK                0x01ffc000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_reserved0_SHIFT               14

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE7_MASK          0x00002000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE7_SHIFT         13
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE7_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE6_MASK          0x00001000
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE6_SHIFT         12
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE6_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE5_MASK          0x00000800
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE5_SHIFT         11
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE5_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE4_MASK          0x00000400
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE4_SHIFT         10
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE4_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE3_MASK          0x00000200
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE3_SHIFT         9
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE2_MASK          0x00000100
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE2_SHIFT         8
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE1_MASK          0x00000080
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE1_SHIFT         7
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE1_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_TMON_INTR_MASK            0x00000040
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_TMON_INTR_SHIFT           6
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE0_MASK          0x00000020
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE0_SHIFT         5
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SPARE0_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PM_MASK              0x00000010
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PM_SHIFT             4
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_CPU_L2 :: MASK_STATUS0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_CPU_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

/***************************************************************************
 *MASK_SET0 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_SET0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_SET0_SW_INTR_MASK                     0x80000000
#define BCHP_AVS_CPU_L2_MASK_SET0_SW_INTR_SHIFT                    31
#define BCHP_AVS_CPU_L2_MASK_SET0_SW_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: MASK_SET0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_MS_INTR_MASK                0x40000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_MS_INTR_SHIFT               30
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_MS_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RX_INTR_MASK                0x20000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RX_INTR_SHIFT               29
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_TX_INTR_MASK                0x10000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_TX_INTR_SHIFT               28
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_TX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RT_INTR_MASK                0x08000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RT_INTR_SHIFT               27
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_RT_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_ERR_INTR_MASK               0x04000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_ERR_INTR_SHIFT              26
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_ERR_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_INTR_MASK                   0x02000000
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_INTR_SHIFT                  25
#define BCHP_AVS_CPU_L2_MASK_SET0_UART_INTR_DEFAULT                0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_MASK_SET0_reserved0_MASK                   0x01ffc000
#define BCHP_AVS_CPU_L2_MASK_SET0_reserved0_SHIFT                  14

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE7_MASK             0x00002000
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE7_SHIFT            13
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE7_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE6_MASK             0x00001000
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE6_SHIFT            12
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE6_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE5_MASK             0x00000800
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE5_SHIFT            11
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE5_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE4_MASK             0x00000400
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE4_SHIFT            10
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE4_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE3_MASK             0x00000200
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE3_SHIFT            9
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE3_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE2_MASK             0x00000100
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE2_SHIFT            8
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE2_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE1_MASK             0x00000080
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE1_SHIFT            7
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE1_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_TMON_INTR_MASK               0x00000040
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_TMON_INTR_SHIFT              6
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_TMON_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE0_MASK             0x00000020
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE0_SHIFT            5
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SPARE0_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PM_MASK                 0x00000010
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PM_SHIFT                4
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PM_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_MASK     0x00000008
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_SHIFT    3
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT  0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PWD_MASK                0x00000004
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PWD_SHIFT               2
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_PWD_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD2_MASK         0x00000002
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD2_SHIFT        1
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD2_DEFAULT      0x00000001

/* AVS_CPU_L2 :: MASK_SET0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD1_MASK         0x00000001
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD1_SHIFT        0
#define BCHP_AVS_CPU_L2_MASK_SET0_AVS_INTR_THRESHOLD1_DEFAULT      0x00000001

/***************************************************************************
 *MASK_CLEAR0 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_CLEAR0 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_SW_INTR_MASK                   0x80000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_SW_INTR_SHIFT                  31
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_SW_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_MS_INTR_MASK              0x40000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_MS_INTR_SHIFT             30
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_MS_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RX_INTR_MASK              0x20000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RX_INTR_SHIFT             29
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_TX_INTR_MASK              0x10000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_TX_INTR_SHIFT             28
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_TX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RT_INTR_MASK              0x08000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RT_INTR_SHIFT             27
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_RT_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_MASK             0x04000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_SHIFT            26
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_ERR_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_INTR_MASK                 0x02000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_INTR_SHIFT                25
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_UART_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_reserved0_MASK                 0x01ffc000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_reserved0_SHIFT                14

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE7_MASK           0x00002000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE7_SHIFT          13
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE7_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE6_MASK           0x00001000
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE6_SHIFT          12
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE6_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE5_MASK           0x00000800
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE5_SHIFT          11
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE5_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE4_MASK           0x00000400
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE4_SHIFT          10
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE4_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE3_MASK           0x00000200
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE3_SHIFT          9
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE3_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE2_MASK           0x00000100
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE2_SHIFT          8
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE2_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE1_MASK           0x00000080
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE1_SHIFT          7
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE1_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_TMON_INTR_MASK             0x00000040
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_TMON_INTR_SHIFT            6
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_TMON_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE0_MASK           0x00000020
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE0_SHIFT          5
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SPARE0_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PM_MASK               0x00000010
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PM_SHIFT              4
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PM_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_MASK   0x00000008
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_SHIFT  3
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PWD_MASK              0x00000004
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PWD_SHIFT             2
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_PWD_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_MASK       0x00000002
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_SHIFT      1
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_DEFAULT    0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_MASK       0x00000001
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_SHIFT      0
#define BCHP_AVS_CPU_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_DEFAULT    0x00000001

/***************************************************************************
 *STATUS1 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: STATUS1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_STATUS1_SW_INTR_MASK                       0x80000000
#define BCHP_AVS_CPU_L2_STATUS1_SW_INTR_SHIFT                      31
#define BCHP_AVS_CPU_L2_STATUS1_SW_INTR_DEFAULT                    0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_MS_INTR_MASK                  0x40000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_MS_INTR_SHIFT                 30
#define BCHP_AVS_CPU_L2_STATUS1_UART_MS_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_RX_INTR_MASK                  0x20000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_RX_INTR_SHIFT                 29
#define BCHP_AVS_CPU_L2_STATUS1_UART_RX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_TX_INTR_MASK                  0x10000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_TX_INTR_SHIFT                 28
#define BCHP_AVS_CPU_L2_STATUS1_UART_TX_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_RT_INTR_MASK                  0x08000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_RT_INTR_SHIFT                 27
#define BCHP_AVS_CPU_L2_STATUS1_UART_RT_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_ERR_INTR_MASK                 0x04000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_ERR_INTR_SHIFT                26
#define BCHP_AVS_CPU_L2_STATUS1_UART_ERR_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_STATUS1_UART_INTR_MASK                     0x02000000
#define BCHP_AVS_CPU_L2_STATUS1_UART_INTR_SHIFT                    25
#define BCHP_AVS_CPU_L2_STATUS1_UART_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: STATUS1 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_STATUS1_reserved0_MASK                     0x01ffc000
#define BCHP_AVS_CPU_L2_STATUS1_reserved0_SHIFT                    14

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE7_MASK               0x00002000
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE7_SHIFT              13
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE7_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE6_MASK               0x00001000
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE6_SHIFT              12
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE6_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE5_MASK               0x00000800
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE5_SHIFT              11
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE5_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE4_MASK               0x00000400
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE4_SHIFT              10
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE4_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE3_MASK               0x00000200
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE3_SHIFT              9
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE2_MASK               0x00000100
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE2_SHIFT              8
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE1_MASK               0x00000080
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE1_SHIFT              7
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE1_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_TMON_INTR_MASK                 0x00000040
#define BCHP_AVS_CPU_L2_STATUS1_AVS_TMON_INTR_SHIFT                6
#define BCHP_AVS_CPU_L2_STATUS1_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE0_MASK               0x00000020
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE0_SHIFT              5
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SPARE0_DEFAULT            0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PM_MASK                   0x00000010
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PM_SHIFT                  4
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_CPU_L2 :: STATUS1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_CPU_L2_STATUS1_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *SET1 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: SET1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_SET1_SW_INTR_MASK                          0x80000000
#define BCHP_AVS_CPU_L2_SET1_SW_INTR_SHIFT                         31
#define BCHP_AVS_CPU_L2_SET1_SW_INTR_DEFAULT                       0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_SET1_UART_MS_INTR_MASK                     0x40000000
#define BCHP_AVS_CPU_L2_SET1_UART_MS_INTR_SHIFT                    30
#define BCHP_AVS_CPU_L2_SET1_UART_MS_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_SET1_UART_RX_INTR_MASK                     0x20000000
#define BCHP_AVS_CPU_L2_SET1_UART_RX_INTR_SHIFT                    29
#define BCHP_AVS_CPU_L2_SET1_UART_RX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_SET1_UART_TX_INTR_MASK                     0x10000000
#define BCHP_AVS_CPU_L2_SET1_UART_TX_INTR_SHIFT                    28
#define BCHP_AVS_CPU_L2_SET1_UART_TX_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_SET1_UART_RT_INTR_MASK                     0x08000000
#define BCHP_AVS_CPU_L2_SET1_UART_RT_INTR_SHIFT                    27
#define BCHP_AVS_CPU_L2_SET1_UART_RT_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_SET1_UART_ERR_INTR_MASK                    0x04000000
#define BCHP_AVS_CPU_L2_SET1_UART_ERR_INTR_SHIFT                   26
#define BCHP_AVS_CPU_L2_SET1_UART_ERR_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_SET1_UART_INTR_MASK                        0x02000000
#define BCHP_AVS_CPU_L2_SET1_UART_INTR_SHIFT                       25
#define BCHP_AVS_CPU_L2_SET1_UART_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: SET1 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_SET1_reserved0_MASK                        0x01ffc000
#define BCHP_AVS_CPU_L2_SET1_reserved0_SHIFT                       14

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE7_MASK                  0x00002000
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE7_SHIFT                 13
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE7_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE6_MASK                  0x00001000
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE6_SHIFT                 12
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE6_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE5_MASK                  0x00000800
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE5_SHIFT                 11
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE5_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE4_MASK                  0x00000400
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE4_SHIFT                 10
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE4_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE3_MASK                  0x00000200
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE3_SHIFT                 9
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE3_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE2_MASK                  0x00000100
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE2_SHIFT                 8
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE2_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE1_MASK                  0x00000080
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE1_SHIFT                 7
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE1_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_SET1_AVS_TMON_INTR_MASK                    0x00000040
#define BCHP_AVS_CPU_L2_SET1_AVS_TMON_INTR_SHIFT                   6
#define BCHP_AVS_CPU_L2_SET1_AVS_TMON_INTR_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE0_MASK                  0x00000020
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE0_SHIFT                 5
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SPARE0_DEFAULT               0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PM_MASK                      0x00000010
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PM_SHIFT                     4
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PM_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_MASK          0x00000008
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_SHIFT         3
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT       0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PWD_MASK                     0x00000004
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PWD_SHIFT                    2
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_PWD_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD2_MASK              0x00000002
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD2_SHIFT             1
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD2_DEFAULT           0x00000000

/* AVS_CPU_L2 :: SET1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD1_MASK              0x00000001
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD1_SHIFT             0
#define BCHP_AVS_CPU_L2_SET1_AVS_INTR_THRESHOLD1_DEFAULT           0x00000000

/***************************************************************************
 *CLEAR1 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: CLEAR1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_CLEAR1_SW_INTR_MASK                        0x80000000
#define BCHP_AVS_CPU_L2_CLEAR1_SW_INTR_SHIFT                       31
#define BCHP_AVS_CPU_L2_CLEAR1_SW_INTR_DEFAULT                     0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_MS_INTR_MASK                   0x40000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_MS_INTR_SHIFT                  30
#define BCHP_AVS_CPU_L2_CLEAR1_UART_MS_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RX_INTR_MASK                   0x20000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RX_INTR_SHIFT                  29
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_TX_INTR_MASK                   0x10000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_TX_INTR_SHIFT                  28
#define BCHP_AVS_CPU_L2_CLEAR1_UART_TX_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RT_INTR_MASK                   0x08000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RT_INTR_SHIFT                  27
#define BCHP_AVS_CPU_L2_CLEAR1_UART_RT_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_ERR_INTR_MASK                  0x04000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_ERR_INTR_SHIFT                 26
#define BCHP_AVS_CPU_L2_CLEAR1_UART_ERR_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_CLEAR1_UART_INTR_MASK                      0x02000000
#define BCHP_AVS_CPU_L2_CLEAR1_UART_INTR_SHIFT                     25
#define BCHP_AVS_CPU_L2_CLEAR1_UART_INTR_DEFAULT                   0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_CLEAR1_reserved0_MASK                      0x01ffc000
#define BCHP_AVS_CPU_L2_CLEAR1_reserved0_SHIFT                     14

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE7_MASK                0x00002000
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE7_SHIFT               13
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE7_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE6_MASK                0x00001000
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE6_SHIFT               12
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE6_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE5_MASK                0x00000800
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE5_SHIFT               11
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE5_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE4_MASK                0x00000400
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE4_SHIFT               10
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE4_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE3_MASK                0x00000200
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE3_SHIFT               9
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE3_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE2_MASK                0x00000100
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE2_SHIFT               8
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE2_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE1_MASK                0x00000080
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE1_SHIFT               7
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE1_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_TMON_INTR_MASK                  0x00000040
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_TMON_INTR_SHIFT                 6
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_TMON_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE0_MASK                0x00000020
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE0_SHIFT               5
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SPARE0_DEFAULT             0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PM_MASK                    0x00000010
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PM_SHIFT                   4
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PM_DEFAULT                 0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_MASK        0x00000008
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_SHIFT       3
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT     0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PWD_MASK                   0x00000004
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PWD_SHIFT                  2
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_PWD_DEFAULT                0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD2_MASK            0x00000002
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD2_SHIFT           1
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD2_DEFAULT         0x00000000

/* AVS_CPU_L2 :: CLEAR1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD1_MASK            0x00000001
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD1_SHIFT           0
#define BCHP_AVS_CPU_L2_CLEAR1_AVS_INTR_THRESHOLD1_DEFAULT         0x00000000

/***************************************************************************
 *MASK_STATUS1 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_STATUS1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_SW_INTR_MASK                  0x80000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_SW_INTR_SHIFT                 31
#define BCHP_AVS_CPU_L2_MASK_STATUS1_SW_INTR_DEFAULT               0x00000000

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_MS_INTR_MASK             0x40000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_MS_INTR_SHIFT            30
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_MS_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RX_INTR_MASK             0x20000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RX_INTR_SHIFT            29
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_TX_INTR_MASK             0x10000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_TX_INTR_SHIFT            28
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_TX_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RT_INTR_MASK             0x08000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RT_INTR_SHIFT            27
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_RT_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_ERR_INTR_MASK            0x04000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_ERR_INTR_SHIFT           26
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_ERR_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_INTR_MASK                0x02000000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_INTR_SHIFT               25
#define BCHP_AVS_CPU_L2_MASK_STATUS1_UART_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_reserved0_MASK                0x01ffc000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_reserved0_SHIFT               14

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE7_MASK          0x00002000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE7_SHIFT         13
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE7_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE6_MASK          0x00001000
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE6_SHIFT         12
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE6_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE5_MASK          0x00000800
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE5_SHIFT         11
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE5_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE4_MASK          0x00000400
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE4_SHIFT         10
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE4_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE3_MASK          0x00000200
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE3_SHIFT         9
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE2_MASK          0x00000100
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE2_SHIFT         8
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE1_MASK          0x00000080
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE1_SHIFT         7
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE1_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_TMON_INTR_MASK            0x00000040
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_TMON_INTR_SHIFT           6
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE0_MASK          0x00000020
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE0_SHIFT         5
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SPARE0_DEFAULT       0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PM_MASK              0x00000010
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PM_SHIFT             4
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_CPU_L2 :: MASK_STATUS1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_CPU_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

/***************************************************************************
 *MASK_SET1 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_SET1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_SET1_SW_INTR_MASK                     0x80000000
#define BCHP_AVS_CPU_L2_MASK_SET1_SW_INTR_SHIFT                    31
#define BCHP_AVS_CPU_L2_MASK_SET1_SW_INTR_DEFAULT                  0x00000000

/* AVS_CPU_L2 :: MASK_SET1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_MS_INTR_MASK                0x40000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_MS_INTR_SHIFT               30
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_MS_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RX_INTR_MASK                0x20000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RX_INTR_SHIFT               29
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_TX_INTR_MASK                0x10000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_TX_INTR_SHIFT               28
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_TX_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RT_INTR_MASK                0x08000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RT_INTR_SHIFT               27
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_RT_INTR_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_ERR_INTR_MASK               0x04000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_ERR_INTR_SHIFT              26
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_ERR_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_INTR_MASK                   0x02000000
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_INTR_SHIFT                  25
#define BCHP_AVS_CPU_L2_MASK_SET1_UART_INTR_DEFAULT                0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_MASK_SET1_reserved0_MASK                   0x01ffc000
#define BCHP_AVS_CPU_L2_MASK_SET1_reserved0_SHIFT                  14

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE7_MASK             0x00002000
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE7_SHIFT            13
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE7_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE6_MASK             0x00001000
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE6_SHIFT            12
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE6_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE5_MASK             0x00000800
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE5_SHIFT            11
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE5_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE4_MASK             0x00000400
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE4_SHIFT            10
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE4_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE3_MASK             0x00000200
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE3_SHIFT            9
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE3_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE2_MASK             0x00000100
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE2_SHIFT            8
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE2_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE1_MASK             0x00000080
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE1_SHIFT            7
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE1_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_TMON_INTR_MASK               0x00000040
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_TMON_INTR_SHIFT              6
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_TMON_INTR_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE0_MASK             0x00000020
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE0_SHIFT            5
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SPARE0_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PM_MASK                 0x00000010
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PM_SHIFT                4
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PM_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_MASK     0x00000008
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_SHIFT    3
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT  0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PWD_MASK                0x00000004
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PWD_SHIFT               2
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_PWD_DEFAULT             0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD2_MASK         0x00000002
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD2_SHIFT        1
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD2_DEFAULT      0x00000001

/* AVS_CPU_L2 :: MASK_SET1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD1_MASK         0x00000001
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD1_SHIFT        0
#define BCHP_AVS_CPU_L2_MASK_SET1_AVS_INTR_THRESHOLD1_DEFAULT      0x00000001

/***************************************************************************
 *MASK_CLEAR1 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_CPU_L2 :: MASK_CLEAR1 :: SW_INTR [31:31] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_SW_INTR_MASK                   0x80000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_SW_INTR_SHIFT                  31
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_SW_INTR_DEFAULT                0x00000000

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_MS_INTR [30:30] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_MS_INTR_MASK              0x40000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_MS_INTR_SHIFT             30
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_MS_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_RX_INTR [29:29] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RX_INTR_MASK              0x20000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RX_INTR_SHIFT             29
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_TX_INTR [28:28] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_TX_INTR_MASK              0x10000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_TX_INTR_SHIFT             28
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_TX_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_RT_INTR [27:27] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RT_INTR_MASK              0x08000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RT_INTR_SHIFT             27
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_RT_INTR_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_ERR_INTR [26:26] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_ERR_INTR_MASK             0x04000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_ERR_INTR_SHIFT            26
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_ERR_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: UART_INTR [25:25] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_INTR_MASK                 0x02000000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_INTR_SHIFT                25
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_UART_INTR_DEFAULT              0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: reserved0 [24:14] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_reserved0_MASK                 0x01ffc000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_reserved0_SHIFT                14

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE7 [13:13] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE7_MASK           0x00002000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE7_SHIFT          13
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE7_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE6 [12:12] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE6_MASK           0x00001000
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE6_SHIFT          12
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE6_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE5 [11:11] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE5_MASK           0x00000800
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE5_SHIFT          11
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE5_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE4 [10:10] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE4_MASK           0x00000400
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE4_SHIFT          10
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE4_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE3 [09:09] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE3_MASK           0x00000200
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE3_SHIFT          9
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE3_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE2 [08:08] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE2_MASK           0x00000100
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE2_SHIFT          8
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE2_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE1 [07:07] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE1_MASK           0x00000080
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE1_SHIFT          7
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE1_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_TMON_INTR [06:06] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_TMON_INTR_MASK             0x00000040
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_TMON_INTR_SHIFT            6
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_TMON_INTR_DEFAULT          0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE0 [05:05] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE0_MASK           0x00000020
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE0_SHIFT          5
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SPARE0_DEFAULT        0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_PM [04:04] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PM_MASK               0x00000010
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PM_SHIFT              4
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PM_DEFAULT            0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_MASK   0x00000008
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_SHIFT  3
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PWD_MASK              0x00000004
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PWD_SHIFT             2
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_PWD_DEFAULT           0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_MASK       0x00000002
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_SHIFT      1
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_DEFAULT    0x00000001

/* AVS_CPU_L2 :: MASK_CLEAR1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_MASK       0x00000001
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_SHIFT      0
#define BCHP_AVS_CPU_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_DEFAULT    0x00000001

#endif /* #ifndef BCHP_AVS_CPU_L2_H__ */

/* End of File */
