

================================================================
== Vivado HLS Report for 'separate_complex_wlo'
================================================================
* Date:           Wed Aug 17 14:59:32 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__21_8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.670|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   56|   56|   56|   56|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- separation  |   54|   54|         4|          1|          1|    52|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1203|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     200|    276|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     66|    -|
|Register         |        2|      -|     547|     65|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     747|   1610|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |DNN_wlo_218_fpextbkb_U1  |DNN_wlo_218_fpextbkb  |        0|      0|  100|  138|    0|
    |DNN_wlo_218_fpextbkb_U2  |DNN_wlo_218_fpextbkb  |        0|      0|  100|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  200|  276|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln581_1_fu_361_p2             |     +    |      0|  0|   12|           5|          12|
    |add_ln581_fu_253_p2               |     +    |      0|  0|   12|           5|          12|
    |add_ln734_fu_666_p2               |     +    |      0|  0|   15|           6|           7|
    |i_fu_141_p2                       |     +    |      0|  0|   15|           6|           1|
    |F2_1_fu_349_p2                    |     -    |      0|  0|   12|          11|          12|
    |F2_fu_241_p2                      |     -    |      0|  0|   12|          11|          12|
    |man_V_1_fu_221_p2                 |     -    |      0|  0|   61|           1|          54|
    |man_V_4_fu_329_p2                 |     -    |      0|  0|   61|           1|          54|
    |sub_ln581_1_fu_367_p2             |     -    |      0|  0|   12|           4|          12|
    |sub_ln581_fu_259_p2               |     -    |      0|  0|   12|           4|          12|
    |and_ln581_1_fu_548_p2             |    and   |      0|  0|    2|           1|           1|
    |and_ln581_fu_437_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln582_1_fu_533_p2             |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_422_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_454_p2             |    and   |      0|  0|    2|           1|           1|
    |and_ln585_2_fu_553_p2             |    and   |      0|  0|    2|           1|           1|
    |and_ln585_3_fu_565_p2             |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_442_p2               |    and   |      0|  0|    2|           1|           1|
    |and_ln603_1_fu_582_p2             |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_471_p2               |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_1_fu_519_p2            |   ashr   |      0|  0|  162|          54|          54|
    |ashr_ln586_fu_408_p2              |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln571_1_fu_343_p2            |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln571_fu_235_p2              |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_1_fu_355_p2            |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln581_fu_247_p2              |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln582_1_fu_381_p2            |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln582_fu_273_p2              |   icmp   |      0|  0|   13|          12|           4|
    |icmp_ln585_1_fu_505_p2            |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln585_fu_394_p2              |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_1_fu_510_p2            |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln603_fu_399_p2              |   icmp   |      0|  0|   13|          12|           5|
    |icmp_ln730_fu_135_p2              |   icmp   |      0|  0|   11|           6|           5|
    |or_ln581_1_fu_571_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln581_fu_460_p2                |    or    |      0|  0|    2|           1|           1|
    |or_ln582_1_fu_538_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_427_p2                |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_490_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_496_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln603_3_fu_588_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln603_4_fu_601_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln603_5_fu_607_p2              |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_477_p2                |    or    |      0|  0|    2|           1|           1|
    |man_V_2_fu_227_p3                 |  select  |      0|  0|   54|           1|          54|
    |man_V_5_fu_335_p3                 |  select  |      0|  0|   54|           1|          54|
    |select_ln588_1_fu_684_p3          |  select  |      0|  0|    2|           1|           2|
    |select_ln588_fu_629_p3            |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_483_p3          |  select  |      0|  0|   21|           1|          21|
    |select_ln603_2_fu_652_p3          |  select  |      0|  0|   21|           1|          21|
    |select_ln603_4_fu_700_p3          |  select  |      0|  0|   21|           1|          21|
    |select_ln603_5_fu_594_p3          |  select  |      0|  0|   21|           1|          21|
    |select_ln603_6_fu_707_p3          |  select  |      0|  0|   21|           1|          21|
    |select_ln603_fu_645_p3            |  select  |      0|  0|   21|           1|          21|
    |sep_V_d0                          |  select  |      0|  0|   21|           1|          21|
    |sep_V_d1                          |  select  |      0|  0|   21|           1|          21|
    |sh_amt_1_fu_373_p3                |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_265_p3                  |  select  |      0|  0|   12|           1|          12|
    |shl_ln604_1_fu_695_p2             |    shl   |      0|  0|   57|          21|          21|
    |shl_ln604_fu_640_p2               |    shl   |      0|  0|   57|          21|          21|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    2|           2|           1|
    |xor_ln571_1_fu_528_p2             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln571_fu_417_p2               |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_1_fu_576_p2             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_465_p2               |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_1_fu_542_p2             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_431_p2               |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_1_fu_559_p2             |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_448_p2               |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1203|         479|         728|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |LS_stream_TDATA_blk_n         |   9|          2|    1|          2|
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_121_p4  |   9|          2|    6|         12|
    |i_0_reg_117                   |   9|          2|    6|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  66|         14|   16|         34|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |LS_stream_V_data_val_reg_730         |  64|   0|   64|          0|
    |and_ln603_1_reg_848                  |   1|   0|    1|          0|
    |and_ln603_reg_823                    |   1|   0|    1|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_117                          |   6|   0|    6|          0|
    |i_reg_725                            |   6|   0|    6|          0|
    |icmp_ln571_1_reg_787                 |   1|   0|    1|          0|
    |icmp_ln571_reg_751                   |   1|   0|    1|          0|
    |icmp_ln581_1_reg_793                 |   1|   0|    1|          0|
    |icmp_ln581_reg_757                   |   1|   0|    1|          0|
    |icmp_ln582_1_reg_806                 |   1|   0|    1|          0|
    |icmp_ln582_reg_770                   |   1|   0|    1|          0|
    |icmp_ln730_reg_721                   |   1|   0|    1|          0|
    |man_V_2_reg_746                      |  54|   0|   54|          0|
    |man_V_5_reg_782                      |  54|   0|   54|          0|
    |or_ln603_2_reg_838                   |   1|   0|    1|          0|
    |or_ln603_3_reg_853                   |   1|   0|    1|          0|
    |or_ln603_5_reg_863                   |   1|   0|    1|          0|
    |or_ln603_reg_828                     |   1|   0|    1|          0|
    |select_ln603_1_reg_833               |  21|   0|   21|          0|
    |select_ln603_5_reg_858               |  21|   0|   21|          0|
    |sext_ln581_1_reg_843                 |  32|   0|   32|          0|
    |sext_ln581_reg_818                   |  32|   0|   32|          0|
    |sh_amt_1_reg_799                     |  12|   0|   12|          0|
    |sh_amt_reg_763                       |  12|   0|   12|          0|
    |trunc_ln583_1_reg_812                |  21|   0|   21|          0|
    |trunc_ln583_1_reg_812_pp0_iter2_reg  |  21|   0|   21|          0|
    |trunc_ln583_reg_776                  |  21|   0|   21|          0|
    |trunc_ln583_reg_776_pp0_iter2_reg    |  21|   0|   21|          0|
    |LS_stream_V_data_val_reg_730         |   1|   1|   64|          0|
    |i_0_reg_117                          |  64|  32|    6|          0|
    |icmp_ln730_reg_721                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 547|  65|  489|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_start          |  in |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_done           | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_idle           | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|ap_ready          | out |    1| ap_ctrl_hs | separate_complex_wlo | return value |
|LS_stream_TDATA   |  in |   64|    axis    |   LS_stream_V_data   |    pointer   |
|LS_stream_TVALID  |  in |    1|    axis    |   LS_stream_V_data   |    pointer   |
|LS_stream_TREADY  | out |    1|    axis    |  LS_stream_V_last_V  |    pointer   |
|LS_stream_TLAST   |  in |    1|    axis    |  LS_stream_V_last_V  |    pointer   |
|sep_V_address0    | out |    7|  ap_memory |         sep_V        |     array    |
|sep_V_ce0         | out |    1|  ap_memory |         sep_V        |     array    |
|sep_V_we0         | out |    1|  ap_memory |         sep_V        |     array    |
|sep_V_d0          | out |   21|  ap_memory |         sep_V        |     array    |
|sep_V_address1    | out |    7|  ap_memory |         sep_V        |     array    |
|sep_V_ce1         | out |    1|  ap_memory |         sep_V        |     array    |
|sep_V_we1         | out |    1|  ap_memory |         sep_V        |     array    |
|sep_V_d1          | out |   21|  ap_memory |         sep_V        |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

