vendor_name = ModelSim
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux41/mux41_MIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.qip
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/textMIPS.cmp
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.qip
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/dataMIPS.cmp
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Memoria/memText.mif
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Memoria/memData.mif
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/mipsPipe_line.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/UlaMIPS/ulaMIPS.vhdl
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageWB/stageWB.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageMEM/stageMEM.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageF/stageF.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/stageEX.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageEX/mux21.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/stageD/stageD.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Somador/somador.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regMEMWB/regMEMWB.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIFID/RegIFID.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/RegIDEX/RegIDEX.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/regEXMEM/regEXMEM.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/PC/pc.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/Mux21/mux21MIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/controleMIPS/controleMIPS.vhd
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/bregMIPS/bregMIPS.vhdl
source_file = 1, C:/Users/Douglas/Documents/GitHub/OAC_mips_pipeline_forward/db/mipsPipe_line.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = controleMIPS
instance = comp, \Mux5~4\, Mux5~4, controleMIPS, 1
instance = comp, \Mux3~0\, Mux3~0, controleMIPS, 1
instance = comp, \Mux3~1\, Mux3~1, controleMIPS, 1
instance = comp, \Mux4~0\, Mux4~0, controleMIPS, 1
instance = comp, \Mux6~0\, Mux6~0, controleMIPS, 1
instance = comp, \Op[5]~I\, Op[5], controleMIPS, 1
instance = comp, \Funct[0]~I\, Funct[0], controleMIPS, 1
instance = comp, \Op[0]~I\, Op[0], controleMIPS, 1
instance = comp, \Op[2]~I\, Op[2], controleMIPS, 1
instance = comp, \Mux10~0\, Mux10~0, controleMIPS, 1
instance = comp, \Op[4]~I\, Op[4], controleMIPS, 1
instance = comp, \Op[1]~I\, Op[1], controleMIPS, 1
instance = comp, \Mux11~0\, Mux11~0, controleMIPS, 1
instance = comp, \Op[3]~I\, Op[3], controleMIPS, 1
instance = comp, \Mux11~1\, Mux11~1, controleMIPS, 1
instance = comp, \Mux11~2\, Mux11~2, controleMIPS, 1
instance = comp, \Mux11~2clkctrl\, Mux11~2clkctrl, controleMIPS, 1
instance = comp, \RegWriteD$latch\, RegWriteD$latch, controleMIPS, 1
instance = comp, \Mux11~3\, Mux11~3, controleMIPS, 1
instance = comp, \MemtoRegD$latch\, MemtoRegD$latch, controleMIPS, 1
instance = comp, \Funct[5]~I\, Funct[5], controleMIPS, 1
instance = comp, \Funct[1]~I\, Funct[1], controleMIPS, 1
instance = comp, \Mux0~2\, Mux0~2, controleMIPS, 1
instance = comp, \Funct[4]~I\, Funct[4], controleMIPS, 1
instance = comp, \Funct[2]~I\, Funct[2], controleMIPS, 1
instance = comp, \Funct[3]~I\, Funct[3], controleMIPS, 1
instance = comp, \Mux0~1\, Mux0~1, controleMIPS, 1
instance = comp, \Mux0~3\, Mux0~3, controleMIPS, 1
instance = comp, \Mux5~2\, Mux5~2, controleMIPS, 1
instance = comp, \Mux5~0\, Mux5~0, controleMIPS, 1
instance = comp, \Mux5~1\, Mux5~1, controleMIPS, 1
instance = comp, \Mux5~5\, Mux5~5, controleMIPS, 1
instance = comp, \Mux5~3\, Mux5~3, controleMIPS, 1
instance = comp, \Mux5~6\, Mux5~6, controleMIPS, 1
instance = comp, \Mux5~7\, Mux5~7, controleMIPS, 1
instance = comp, \Mux5~7clkctrl\, Mux5~7clkctrl, controleMIPS, 1
instance = comp, \ALUControlD[0]$latch\, ALUControlD[0]$latch, controleMIPS, 1
instance = comp, \Mux3~2\, Mux3~2, controleMIPS, 1
instance = comp, \ALUControlD[1]$latch\, ALUControlD[1]$latch, controleMIPS, 1
instance = comp, \ALUControlD[2]~0\, ALUControlD[2]~0, controleMIPS, 1
instance = comp, \Mux0~0\, Mux0~0, controleMIPS, 1
instance = comp, \Mux2~0\, Mux2~0, controleMIPS, 1
instance = comp, \ALUControlD[2]$latch\, ALUControlD[2]$latch, controleMIPS, 1
instance = comp, \Mux1~0\, Mux1~0, controleMIPS, 1
instance = comp, \Mux1~1\, Mux1~1, controleMIPS, 1
instance = comp, \ALUControlD[3]$latch\, ALUControlD[3]$latch, controleMIPS, 1
instance = comp, \Mux7~0\, Mux7~0, controleMIPS, 1
instance = comp, \ALUsrcD$latch\, ALUsrcD$latch, controleMIPS, 1
instance = comp, \RegDstD$latch\, RegDstD$latch, controleMIPS, 1
instance = comp, \BranchD~0\, BranchD~0, controleMIPS, 1
instance = comp, \equalD~I\, equalD, controleMIPS, 1
instance = comp, \PCsrcD~0\, PCsrcD~0, controleMIPS, 1
instance = comp, \RegWriteD~I\, RegWriteD, controleMIPS, 1
instance = comp, \MemtoRegD~I\, MemtoRegD, controleMIPS, 1
instance = comp, \MemWriteD~I\, MemWriteD, controleMIPS, 1
instance = comp, \ALUControlD[0]~I\, ALUControlD[0], controleMIPS, 1
instance = comp, \ALUControlD[1]~I\, ALUControlD[1], controleMIPS, 1
instance = comp, \ALUControlD[2]~I\, ALUControlD[2], controleMIPS, 1
instance = comp, \ALUControlD[3]~I\, ALUControlD[3], controleMIPS, 1
instance = comp, \ALUsrcD~I\, ALUsrcD, controleMIPS, 1
instance = comp, \RegDstD~I\, RegDstD, controleMIPS, 1
instance = comp, \BranchD~I\, BranchD, controleMIPS, 1
instance = comp, \BranchClear~I\, BranchClear, controleMIPS, 1
instance = comp, \JumpD~I\, JumpD, controleMIPS, 1
instance = comp, \PCsrcD[0]~I\, PCsrcD[0], controleMIPS, 1
instance = comp, \PCsrcD[1]~I\, PCsrcD[1], controleMIPS, 1
