TimeQuest Timing Analyzer report for Image_Filter_Tool
Sun Feb 12 15:45:46 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Image_Filter_Tool                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.66        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.4%      ;
;     Processor 3            ;  18.1%      ;
;     Processor 4            ;  12.4%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 209.29 MHz ; 209.29 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.778 ; -43903.728      ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.160 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -14545.000                    ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.778 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[272][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 4.687      ;
; -3.778 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[272][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 4.687      ;
; -3.778 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[272][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 4.687      ;
; -3.717 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[273][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.632      ;
; -3.673 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 4.580      ;
; -3.673 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 4.580      ;
; -3.673 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 4.580      ;
; -3.673 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 4.580      ;
; -3.673 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 4.580      ;
; -3.615 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[841][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.527      ;
; -3.615 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[837][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.531      ;
; -3.606 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.524      ;
; -3.605 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[435][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.521      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.590 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.516      ;
; -3.587 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[553][3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 4.537      ;
; -3.587 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[553][4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 4.537      ;
; -3.567 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[344][7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.487      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.563 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.480      ;
; -3.562 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[174][5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.493      ;
; -3.562 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[174][1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.493      ;
; -3.554 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[372][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.472      ;
; -3.554 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[372][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.472      ;
; -3.552 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.468      ;
; -3.552 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.468      ;
; -3.552 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.468      ;
; -3.552 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.468      ;
; -3.552 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.468      ;
; -3.550 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[297][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.468      ;
; -3.550 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[297][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.468      ;
; -3.545 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6] ; uart_TX:inst|AXI_FIFO:fifo|stack[98][2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.277      ; 4.817      ;
; -3.539 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[442][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.452      ;
; -3.539 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[442][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.452      ;
; -3.537 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[350][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 4.442      ;
; -3.537 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[350][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 4.442      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.534 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.440      ;
; -3.530 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[321][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.444      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.525 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 4.443      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 4.467      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[157][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.434      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[157][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 4.434      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.524 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.437      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.522 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[126][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.448      ;
; -3.520 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[368][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.434      ;
; -3.520 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[362][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.437      ;
; -3.520 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[368][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.434      ;
; -3.520 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[362][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.437      ;
; -3.517 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[144][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.458      ;
; -3.517 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[144][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 4.458      ;
; -3.515 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[650][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.427      ;
; -3.515 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[650][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 4.427      ;
; -3.512 ; uart_TX:inst|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.445      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.160 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.742      ;
; 0.212 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.757      ;
; 0.234 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.779      ;
; 0.269 ; uart_RX:inst1|AXI_FIFO:fifo|stack[866][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[867][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.828      ;
; 0.272 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.854      ;
; 0.277 ; uart_TX:inst|AXI_FIFO:fifo|stack[403][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[404][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.428      ; 0.862      ;
; 0.282 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.836      ;
; 0.282 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.840      ;
; 0.283 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.839      ;
; 0.304 ; uart_RX:inst1|AXI_FIFO:fifo|stack[652][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[653][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.871      ;
; 0.304 ; uart_RX:inst1|AXI_FIFO:fifo|stack[181][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[182][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.867      ;
; 0.306 ; uart_TX:inst|AXI_FIFO:fifo|stack[764][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[765][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.860      ;
; 0.308 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.866      ;
; 0.309 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.865      ;
; 0.309 ; uart_TX:inst|AXI_FIFO:fifo|stack[255][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[256][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.868      ;
; 0.310 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.864      ;
; 0.310 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.865      ;
; 0.314 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.870      ;
; 0.314 ; uart_TX:inst|AXI_FIFO:fifo|stack[108][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[109][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.865      ;
; 0.321 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.866      ;
; 0.330 ; uart_RX:inst1|AXI_FIFO:fifo|stack[346][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[347][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.900      ;
; 0.334 ; uart_RX:inst1|AXI_FIFO:fifo|stack[652][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[653][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.410      ; 0.901      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.899      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[255][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[256][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.898      ;
; 0.342 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.940      ;
; 0.343 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.941      ;
; 0.343 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.903      ;
; 0.347 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.907      ;
; 0.347 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.907      ;
; 0.348 ; uart_RX:inst1|AXI_FIFO:fifo|stack[866][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[867][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.907      ;
; 0.349 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.894      ;
; 0.350 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.948      ;
; 0.351 ; uart_RX:inst1|AXI_FIFO:fifo|stack[277][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[278][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.909      ;
; 0.353 ; uart_TX:inst|AXI_FIFO:fifo|stack[550][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[551][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.913      ;
; 0.353 ; uart_TX:inst|AXI_FIFO:fifo|stack[514][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[515][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.915      ;
; 0.355 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.915      ;
; 0.356 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.914      ;
; 0.356 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.910      ;
; 0.356 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.914      ;
; 0.356 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.938      ;
; 0.356 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.938      ;
; 0.356 ; uart_TX:inst|AXI_FIFO:fifo|stack[198][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[199][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.914      ;
; 0.357 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 0.911      ;
; 0.357 ; uart_TX:inst|AXI_FIFO:fifo|stack[582][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[583][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.914      ;
; 0.357 ; uart_RX:inst1|DATAFLL[6]                  ; uart_RX:inst1|DATAFLL[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[2]                  ; uart_RX:inst1|DATAFLL[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[0]                    ; uart_RX:inst1|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[1]                    ; uart_RX:inst1|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[2]                    ; uart_RX:inst1|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INDEX[3]                    ; uart_RX:inst1|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|UART_RX_RECIEVED_ALL        ; uart_RX:inst1|UART_RX_RECIEVED_ALL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|UART_CLK                    ; uart_RX:inst1|UART_CLK                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|INT_UART_CLK                ; uart_RX:inst1|INT_UART_CLK                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|AXI_FIFO:fifo|full          ; uart_RX:inst1|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[7]                  ; uart_RX:inst1|DATAFLL[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[4]                  ; uart_RX:inst1|DATAFLL[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[5]                  ; uart_RX:inst1|DATAFLL[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[3]                  ; uart_RX:inst1|DATAFLL[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[8]                  ; uart_RX:inst1|DATAFLL[8]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[1]                  ; uart_RX:inst1|DATAFLL[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out     ; uart_RX:inst1|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|current_state.SEND          ; uart_RX:inst1|current_state.SEND          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[9]                  ; uart_RX:inst1|DATAFLL[9]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|DATAFLL[0]                  ; uart_RX:inst1|DATAFLL[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_RX:inst1|current_state.COLLECT       ; uart_RX:inst1|current_state.COLLECT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[1]                     ; uart_TX:inst|INDEX[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[3]                     ; uart_TX:inst|INDEX[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[2]                     ; uart_TX:inst|INDEX[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|AXI_FIFO:fifo|full           ; uart_TX:inst|AXI_FIFO:fifo|full           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|tx_ready                     ; uart_TX:inst|tx_ready                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|AXI_FIFO:fifo|valid_out      ; uart_TX:inst|AXI_FIFO:fifo|valid_out      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|AXI_FIFO:fifo|stack[413][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[414][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.916      ;
; 0.359 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.941      ;
; 0.359 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.914      ;
; 0.360 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.942      ;
; 0.360 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.942      ;
; 0.361 ; uart_TX:inst|INDEX[0]                     ; uart_TX:inst|INDEX[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_RX:inst1|PRSCL[9]                    ; uart_RX:inst1|PRSCL[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.944      ;
; 0.363 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.945      ;
; 0.365 ; uart_RX:inst1|AXI_FIFO:fifo|stack[485][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[486][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.920      ;
; 0.366 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 0.948      ;
; 0.366 ; uart_TX:inst|AXI_FIFO:fifo|stack[582][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[583][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.923      ;
; 0.368 ; uart_TX:inst|AXI_FIFO:fifo|stack[380][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[381][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 0.955      ;
; 0.368 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.923      ;
; 0.368 ; uart_TX:inst|AXI_FIFO:fifo|stack[74][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[75][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 0.951      ;
; 0.369 ; uart_TX:inst|AXI_FIFO:fifo|stack[590][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[591][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.405      ; 0.931      ;
; 0.369 ; uart_RX:inst1|AXI_FIFO:fifo|stack[413][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[414][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.927      ;
; 0.370 ; uart_TX:inst|AXI_FIFO:fifo|stack[74][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[75][0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 0.953      ;
; 0.370 ; uart_RX:inst1|AXI_FIFO:fifo|stack[277][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[278][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.928      ;
; 0.371 ; uart_RX:inst1|AXI_FIFO:fifo|stack[594][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[595][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_RX:inst1|AXI_FIFO:fifo|stack[461][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[462][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[190][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[191][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[677][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[678][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[550][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[551][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.403      ; 0.931      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[810][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[811][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[884][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[885][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[487][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[488][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[95][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[96][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; uart_TX:inst|AXI_FIFO:fifo|stack[485][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[486][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.591      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 232.5 MHz ; 232.5 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.301 ; -38105.547     ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.157 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -14545.000                   ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                  ;
+--------+----------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.301 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[272][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.220      ;
; -3.301 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[272][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.220      ;
; -3.301 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[272][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.220      ;
; -3.244 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[273][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.171      ;
; -3.209 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[590][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.126      ;
; -3.209 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[590][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.126      ;
; -3.209 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[590][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.126      ;
; -3.209 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[590][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.126      ;
; -3.209 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[590][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.126      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.168 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.102      ;
; -3.165 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[837][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.093      ;
; -3.158 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[841][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.081      ;
; -3.152 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[435][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.077      ;
; -3.133 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[144][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 4.083      ;
; -3.133 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[144][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 4.083      ;
; -3.118 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack[778][0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.043      ;
; -3.118 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack[778][1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.043      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.115 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[361][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.042      ;
; -3.112 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[4][6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.039      ;
; -3.112 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[4][3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.039      ;
; -3.112 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[4][4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.039      ;
; -3.112 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[4][2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.039      ;
; -3.112 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[4][0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.039      ;
; -3.108 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[702][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.036      ;
; -3.101 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[297][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.028      ;
; -3.101 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[297][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 4.028      ;
; -3.099 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack[842][6] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.035      ;
; -3.099 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[9] ; uart_RX:inst1|AXI_FIFO:fifo|stack[842][3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.035      ;
; -3.094 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_RX:inst1|AXI_FIFO:fifo|stack[553][3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 4.049      ;
; -3.094 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_RX:inst1|AXI_FIFO:fifo|stack[553][4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 4.049      ;
; -3.092 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_RX:inst1|AXI_FIFO:fifo|stack[344][7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.021      ;
; -3.087 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[372][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.015      ;
; -3.087 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[372][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.015      ;
; -3.082 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[442][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.005      ;
; -3.082 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[442][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.005      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.077 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[351][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.993      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.075 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[768][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.996      ;
; -3.072 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[321][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.997      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.071 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[129][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 4.002      ;
; -3.070 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[368][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.995      ;
; -3.070 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[368][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.995      ;
; -3.069 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[350][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.985      ;
; -3.069 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[350][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.985      ;
; -3.068 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[837][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.999      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_RX:inst1|AXI_FIFO:fifo|stack[174][5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 4.007      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_RX:inst1|AXI_FIFO:fifo|stack[174][1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 4.007      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[650][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.990      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[650][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.990      ;
; -3.068 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[718][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.997      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.066 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[218][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.995      ;
; -3.065 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[508][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.996      ;
+--------+----------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.679      ;
; 0.204 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.693      ;
; 0.222 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.711      ;
; 0.252 ; uart_RX:inst1|AXI_FIFO:fifo|stack[866][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[867][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.755      ;
; 0.259 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.781      ;
; 0.260 ; uart_TX:inst|AXI_FIFO:fifo|stack[403][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[404][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.785      ;
; 0.268 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.768      ;
; 0.268 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.768      ;
; 0.269 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.765      ;
; 0.287 ; uart_RX:inst1|AXI_FIFO:fifo|stack[181][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[182][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.364      ; 0.795      ;
; 0.289 ; uart_RX:inst1|AXI_FIFO:fifo|stack[652][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[653][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.363      ; 0.796      ;
; 0.290 ; uart_TX:inst|AXI_FIFO:fifo|stack[255][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[256][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.793      ;
; 0.290 ; uart_TX:inst|AXI_FIFO:fifo|stack[108][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[109][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.354      ; 0.788      ;
; 0.290 ; uart_TX:inst|AXI_FIFO:fifo|stack[764][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[765][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.787      ;
; 0.293 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.793      ;
; 0.294 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 0.793      ;
; 0.295 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.795      ;
; 0.296 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.792      ;
; 0.297 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.797      ;
; 0.304 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.793      ;
; 0.311 ; uart_TX:inst|INDEX[1]                     ; uart_TX:inst|INDEX[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_TX:inst|INDEX[3]                     ; uart_TX:inst|INDEX[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_TX:inst|INDEX[2]                     ; uart_TX:inst|INDEX[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_RX:inst1|DATAFLL[6]                  ; uart_RX:inst1|DATAFLL[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_RX:inst1|DATAFLL[2]                  ; uart_RX:inst1|DATAFLL[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_RX:inst1|INDEX[0]                    ; uart_RX:inst1|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_RX:inst1|INDEX[1]                    ; uart_RX:inst1|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_RX:inst1|INDEX[2]                    ; uart_RX:inst1|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; uart_RX:inst1|INDEX[3]                    ; uart_RX:inst1|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; uart_TX:inst|AXI_FIFO:fifo|full           ; uart_TX:inst|AXI_FIFO:fifo|full           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|tx_ready                     ; uart_TX:inst|tx_ready                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|AXI_FIFO:fifo|valid_out      ; uart_TX:inst|AXI_FIFO:fifo|valid_out      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|UART_RX_RECIEVED_ALL        ; uart_RX:inst1|UART_RX_RECIEVED_ALL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|UART_CLK                    ; uart_RX:inst1|UART_CLK                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INT_UART_CLK                ; uart_RX:inst1|INT_UART_CLK                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|full          ; uart_RX:inst1|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[7]                  ; uart_RX:inst1|DATAFLL[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[4]                  ; uart_RX:inst1|DATAFLL[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[5]                  ; uart_RX:inst1|DATAFLL[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[3]                  ; uart_RX:inst1|DATAFLL[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[8]                  ; uart_RX:inst1|DATAFLL[8]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[1]                  ; uart_RX:inst1|DATAFLL[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out     ; uart_RX:inst1|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|current_state.SEND          ; uart_RX:inst1|current_state.SEND          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[9]                  ; uart_RX:inst1|DATAFLL[9]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[0]                  ; uart_RX:inst1|DATAFLL[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|current_state.COLLECT       ; uart_RX:inst1|current_state.COLLECT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.314 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.817      ;
; 0.315 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.854      ;
; 0.317 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.856      ;
; 0.317 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 0.821      ;
; 0.319 ; uart_RX:inst1|AXI_FIFO:fifo|stack[652][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[653][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.363      ; 0.826      ;
; 0.319 ; uart_TX:inst|INDEX[0]                     ; uart_TX:inst|INDEX[0]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; uart_RX:inst1|AXI_FIFO:fifo|stack[346][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[347][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 0.833      ;
; 0.320 ; uart_TX:inst|AXI_FIFO:fifo|stack[255][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[256][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.823      ;
; 0.320 ; uart_RX:inst1|PRSCL[9]                    ; uart_RX:inst1|PRSCL[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.323 ; uart_TX:inst|AXI_FIFO:fifo|stack[514][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[515][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.361      ; 0.828      ;
; 0.325 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.828      ;
; 0.326 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 0.830      ;
; 0.327 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.866      ;
; 0.327 ; uart_RX:inst1|AXI_FIFO:fifo|stack[866][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[867][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.830      ;
; 0.328 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.817      ;
; 0.331 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.856      ;
; 0.331 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.856      ;
; 0.331 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.359      ; 0.834      ;
; 0.332 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.854      ;
; 0.332 ; uart_RX:inst1|INT_UART_CLK                ; uart_RX:inst1|UART_CLK                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.531      ;
; 0.333 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.829      ;
; 0.333 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.833      ;
; 0.333 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.855      ;
; 0.334 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 0.834      ;
; 0.334 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.352      ; 0.830      ;
; 0.334 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.355      ; 0.833      ;
; 0.334 ; uart_RX:inst1|AXI_FIFO:fifo|stack[277][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[278][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.358      ; 0.836      ;
; 0.336 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.858      ;
; 0.336 ; uart_RX:inst1|AXI_FIFO:fifo|stack[594][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[595][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; uart_TX:inst|AXI_FIFO:fifo|stack[550][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[551][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.360      ; 0.840      ;
; 0.336 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.861      ;
; 0.336 ; uart_RX:inst1|AXI_FIFO:fifo|stack[557][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[558][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[211][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[212][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[844][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[845][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[202][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[203][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[589][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[590][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[194][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[195][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[635][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[636][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[461][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[462][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[515][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[516][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; uart_RX:inst1|AXI_FIFO:fifo|stack[331][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[332][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[531][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[532][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[779][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[780][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[699][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[700][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[717][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[718][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[810][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[811][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[711][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[712][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[723][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[724][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[615][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[616][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[228][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[229][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[884][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[885][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[854][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[855][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; uart_TX:inst|AXI_FIFO:fifo|stack[497][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[498][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.851 ; -19923.778     ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.071 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -18663.497                   ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.851 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[272][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.784      ;
; -1.851 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[272][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.784      ;
; -1.851 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[272][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.784      ;
; -1.791 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[273][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.732      ;
; -1.776 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.710      ;
; -1.776 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.710      ;
; -1.776 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.710      ;
; -1.776 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.710      ;
; -1.776 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[590][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.710      ;
; -1.763 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[435][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.701      ;
; -1.757 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[837][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.699      ;
; -1.754 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[841][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.691      ;
; -1.733 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.673      ;
; -1.732 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[199][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 2.859      ;
; -1.718 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[174][5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.664      ;
; -1.718 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[174][1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.664      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.715 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[361][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.656      ;
; -1.711 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[553][3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.674      ;
; -1.711 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[553][4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.674      ;
; -1.706 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[6] ; uart_TX:inst|AXI_FIFO:fifo|stack[98][2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.150      ; 2.843      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.706 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[127][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.653      ;
; -1.703 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[350][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.634      ;
; -1.703 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[350][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.634      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[297][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.641      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[297][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.641      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.700 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[351][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.632      ;
; -1.699 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[344][7] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.641      ;
; -1.698 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[372][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.639      ;
; -1.698 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[650][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.634      ;
; -1.698 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[372][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.639      ;
; -1.698 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[650][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.634      ;
; -1.696 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[442][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.633      ;
; -1.696 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[442][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.633      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[321][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.633      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.695 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[462][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.634      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][6]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.631      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][3]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.631      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[362][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.632      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][4]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.631      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][2]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.631      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[362][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.632      ;
; -1.691 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[4][0]    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.631      ;
; -1.687 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[416][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.625      ;
; -1.685 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_RX:inst1|AXI_FIFO:fifo|stack[32][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.125      ; 2.797      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.684 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[718][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.629      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.681 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[768][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.616      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.680 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[129][0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.624      ;
; -1.679 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[144][3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.639      ;
; -1.679 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[702][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.621      ;
; -1.679 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out       ; uart_TX:inst|AXI_FIFO:fifo|stack[144][7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.639      ;
; -1.677 ; uart_TX:inst|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack[127][5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.628      ;
+--------+---------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.071 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.386      ;
; 0.108 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.404      ;
; 0.116 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.412      ;
; 0.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.449      ;
; 0.135 ; uart_RX:inst1|AXI_FIFO:fifo|stack[866][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[867][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.438      ;
; 0.136 ; uart_TX:inst|AXI_FIFO:fifo|stack[403][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[404][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.452      ;
; 0.139 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.442      ;
; 0.140 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.444      ;
; 0.141 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.442      ;
; 0.147 ; uart_RX:inst1|AXI_FIFO:fifo|stack[181][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[182][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.454      ;
; 0.151 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.455      ;
; 0.151 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.454      ;
; 0.152 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.455      ;
; 0.152 ; uart_TX:inst|AXI_FIFO:fifo|stack[764][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[765][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.453      ;
; 0.153 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.454      ;
; 0.156 ; uart_TX:inst|AXI_FIFO:fifo|stack[257][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[258][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.459      ;
; 0.156 ; uart_TX:inst|AXI_FIFO:fifo|stack[108][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[109][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.456      ;
; 0.159 ; uart_RX:inst1|AXI_FIFO:fifo|stack[652][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[653][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.468      ;
; 0.159 ; uart_TX:inst|AXI_FIFO:fifo|stack[255][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[256][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.465      ;
; 0.163 ; uart_RX:inst1|AXI_FIFO:fifo|stack[346][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[347][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.474      ;
; 0.167 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.463      ;
; 0.172 ; uart_RX:inst1|AXI_FIFO:fifo|stack[652][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[653][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.173 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.173 ; uart_TX:inst|AXI_FIFO:fifo|stack[255][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[256][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.174 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.175 ; uart_TX:inst|AXI_FIFO:fifo|stack[550][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[551][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.176 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.500      ;
; 0.176 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.492      ;
; 0.177 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.501      ;
; 0.177 ; uart_TX:inst|AXI_FIFO:fifo|stack[198][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[199][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.177 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.482      ;
; 0.177 ; uart_RX:inst1|AXI_FIFO:fifo|stack[277][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[278][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.178 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.179 ; uart_RX:inst1|AXI_FIFO:fifo|stack[37][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[38][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 0.475      ;
; 0.179 ; uart_TX:inst|AXI_FIFO:fifo|stack[514][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[515][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.487      ;
; 0.180 ; uart_RX:inst1|AXI_FIFO:fifo|stack[787][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[788][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.504      ;
; 0.180 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.496      ;
; 0.180 ; uart_RX:inst1|AXI_FIFO:fifo|stack[866][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[867][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.483      ;
; 0.181 ; uart_TX:inst|AXI_FIFO:fifo|stack[582][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[583][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.181 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.486      ;
; 0.181 ; uart_RX:inst1|AXI_FIFO:fifo|stack[875][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[876][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.181 ; uart_RX:inst1|AXI_FIFO:fifo|stack[413][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[414][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.484      ;
; 0.182 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.486      ;
; 0.182 ; uart_RX:inst1|AXI_FIFO:fifo|stack[782][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[783][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.486      ;
; 0.182 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.485      ;
; 0.183 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.484      ;
; 0.183 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.489      ;
; 0.184 ; uart_RX:inst1|AXI_FIFO:fifo|stack[528][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[529][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.485      ;
; 0.184 ; uart_TX:inst|AXI_FIFO:fifo|stack[582][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[583][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.184 ; uart_TX:inst|AXI_FIFO:fifo|stack[550][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[551][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.184 ; uart_TX:inst|AXI_FIFO:fifo|stack[352][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[353][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.503      ;
; 0.184 ; uart_RX:inst1|AXI_FIFO:fifo|stack[413][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[414][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.185 ; uart_TX:inst|AXI_FIFO:fifo|stack[344][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[345][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.185 ; uart_RX:inst1|AXI_FIFO:fifo|stack[277][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[278][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.488      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|stack[590][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[591][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.502      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|stack[380][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[381][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.506      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|stack[590][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[591][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.186 ; uart_TX:inst|INDEX[1]                     ; uart_TX:inst|INDEX[1]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[3]                     ; uart_TX:inst|INDEX[3]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[2]                     ; uart_TX:inst|INDEX[2]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|full           ; uart_TX:inst|AXI_FIFO:fifo|full           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|stack[443][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[444][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.186 ; uart_TX:inst|tx_ready                     ; uart_TX:inst|tx_ready                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|valid_out      ; uart_TX:inst|AXI_FIFO:fifo|valid_out      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|UART_RX_RECIEVED_ALL        ; uart_RX:inst1|UART_RX_RECIEVED_ALL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|UART_CLK                    ; uart_RX:inst1|UART_CLK                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|INT_UART_CLK                ; uart_RX:inst1|INT_UART_CLK                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|AXI_FIFO:fifo|full          ; uart_RX:inst1|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|AXI_FIFO:fifo|stack[277][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[278][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.186 ; uart_RX:inst1|AXI_FIFO:fifo|stack[413][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[414][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.489      ;
; 0.186 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out     ; uart_RX:inst1|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|current_state.SEND          ; uart_RX:inst1|current_state.SEND          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|current_state.COLLECT       ; uart_RX:inst1|current_state.COLLECT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_TX:inst|AXI_FIFO:fifo|stack[590][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[591][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.187 ; uart_TX:inst|AXI_FIFO:fifo|stack[478][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[479][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.490      ;
; 0.187 ; uart_RX:inst1|DATAFLL[6]                  ; uart_RX:inst1|DATAFLL[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[2]                  ; uart_RX:inst1|DATAFLL[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[0]                    ; uart_RX:inst1|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[1]                    ; uart_RX:inst1|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[2]                    ; uart_RX:inst1|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[3]                    ; uart_RX:inst1|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[7]                  ; uart_RX:inst1|DATAFLL[7]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[4]                  ; uart_RX:inst1|DATAFLL[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[5]                  ; uart_RX:inst1|DATAFLL[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[3]                  ; uart_RX:inst1|DATAFLL[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[8]                  ; uart_RX:inst1|DATAFLL[8]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[1]                  ; uart_RX:inst1|DATAFLL[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[9]                  ; uart_RX:inst1|DATAFLL[9]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[0]                  ; uart_RX:inst1|DATAFLL[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.503      ;
; 0.188 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.503      ;
; 0.188 ; uart_TX:inst|AXI_FIFO:fifo|stack[332][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[333][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.504      ;
; 0.188 ; uart_RX:inst1|AXI_FIFO:fifo|stack[296][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[297][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.488      ;
; 0.188 ; uart_RX:inst1|AXI_FIFO:fifo|stack[875][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[876][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.494      ;
; 0.188 ; uart_RX:inst1|AXI_FIFO:fifo|stack[485][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[486][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.488      ;
; 0.189 ; uart_RX:inst1|AXI_FIFO:fifo|stack[835][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[836][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.504      ;
; 0.189 ; uart_TX:inst|AXI_FIFO:fifo|stack[334][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[335][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.494      ;
; 0.189 ; uart_TX:inst|AXI_FIFO:fifo|stack[393][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[394][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.494      ;
; 0.189 ; uart_RX:inst1|AXI_FIFO:fifo|stack[242][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[243][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.507      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.778     ; 0.071 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.778     ; 0.071 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -43903.728 ; 0.0   ; 0.0      ; 0.0     ; -18663.497          ;
;  CLOCK_50        ; -43903.728 ; 0.000 ; N/A      ; N/A     ; -18663.497          ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 241225   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 241225   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotem    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotem    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Feb 12 15:45:38 2023
Info: Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.778          -43903.728 CLOCK_50 
Info (332146): Worst-case hold slack is 0.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.160               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000          -14545.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.301          -38105.547 CLOCK_50 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000          -14545.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.851
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.851          -19923.778 CLOCK_50 
Info (332146): Worst-case hold slack is 0.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.071               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000          -18663.497 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5011 megabytes
    Info: Processing ended: Sun Feb 12 15:45:46 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


