
---------- Begin Simulation Statistics ----------
final_tick                               3581506249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210798                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699476                       # Number of bytes of host memory used
host_op_rate                                   443307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41730.45                       # Real time elapsed on the host
host_tick_rate                               85824766                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8796686646                       # Number of instructions simulated
sim_ops                                   18499412670                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.581506                       # Number of seconds simulated
sim_ticks                                3581506249500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                4501136700                       # number of cc regfile reads
system.cpu.cc_regfile_writes               4413449929                       # number of cc regfile writes
system.cpu.committedInsts                  8796686646                       # Number of Instructions Simulated
system.cpu.committedOps                   18499412670                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.814285                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.814285                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39243                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22692                       # number of floating regfile writes
system.cpu.idleCycles                          144816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts            102456622                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches               1749009517                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.770062                       # Inst execution rate
system.cpu.iew.exec_refs                   3624351484                       # number of memory reference insts executed
system.cpu.iew.exec_stores                 1734102242                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               779846676                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            2693992994                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts           2182950557                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts         25771071750                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            1890249242                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         159761764                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts           19841985624                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    932                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8648                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles              102460628                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 11657                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           8866                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     39283612                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect       63173010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers               25500510154                       # num instructions consuming a value
system.cpu.iew.wb_count                   19817874892                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593550                       # average fanout of values written-back
system.cpu.iew.wb_producers               15135832447                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.766696                       # insts written-back per cycle
system.cpu.iew.wb_sent                    19841952671                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              29765291829                       # number of integer regfile reads
system.cpu.int_regfile_writes             16027261041                       # number of integer regfile writes
system.cpu.ipc                               1.228071                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.228071                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass         165799505      0.83%      0.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu           16124237663     80.61%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   83      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3035      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2479      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 713      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1474      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4889      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4286      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2632      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                767      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              23      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1953513535      9.77%     91.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite          1758160128      8.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9920      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6236      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            20001747388                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45441                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               81303                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30868                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              78881                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  5314058092                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.265680                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              4841681259     91.11%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1012      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2112      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   658      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1015      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    307      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    68      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   27      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 2      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              267707100      5.04%     96.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             204657900      3.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2403      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4190      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            25149960534                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        53795920607                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses  19817844024                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       33042660807                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                25771071234                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued               20001747388                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 516                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      7271659073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued        1315581358                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined  13515591677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    7162867684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.792422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.633817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1536286594     21.45%     21.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           150445696      2.10%     23.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           180640697      2.52%     26.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          2276085861     31.78%     57.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4          2459332662     34.33%     92.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           536025145      7.48%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            24050875      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 140      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  14      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      7162867684                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.792365                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads        1197572955                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores       1427289395                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           2693992994                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores          2182950557                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             30242550834                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    324                       # number of misc regfile writes
system.cpu.numCycles                       7163012500                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13164                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              2890407496                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1418168454                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         102455813                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1583641530                       # Number of BTB lookups
system.cpu.branchPred.BTBHits              1583637645                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999755                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed               833394879                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6242                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                702                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5540                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          879                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      6759386065                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts         102454885                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   6280696136                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.945440                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.097360                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2198446025     35.00%     35.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       433621414      6.90%     41.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2      1140552730     18.16%     60.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       403993724      6.43%     66.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       385145261      6.13%     72.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        87274196      1.39%     74.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6       102257527      1.63%     75.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7       253034634      4.03%     79.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8      1276370625     20.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   6280696136                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           8796686646                       # Number of instructions committed
system.cpu.commit.opsCommitted            18499412670                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  3468064037                       # Number of memory references committed
system.cpu.commit.loads                    1734054705                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                 1734042658                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21977                       # Number of committed floating point instructions.
system.cpu.commit.integer                 18168237096                       # Number of committed integer instructions.
system.cpu.commit.functionCalls             433496778                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass    165585888      0.90%      0.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu  14865748693     80.36%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           45      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2858      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          979      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          576      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1278      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2452      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2840      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2347      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          671      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead   1734049738      9.37%     90.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite   1734004065      9.37%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4967      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5267      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total  18499412670                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples    1276370625                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   2899094490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2899094490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   2899094490                       # number of overall hits
system.cpu.dcache.overall_hits::total      2899094490                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16798                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16798                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16798                       # number of overall misses
system.cpu.dcache.overall_misses::total         16798                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1024376947                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1024376947                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1024376947                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1024376947                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   2899111288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2899111288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   2899111288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2899111288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60982.078045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60982.078045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60982.078045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60982.078045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       106266                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1143                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.971129                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3663                       # number of writebacks
system.cpu.dcache.writebacks::total              3663                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12108                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4690                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    314339447                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    314339447                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314339447                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314339447                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67023.336247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67023.336247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67023.336247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67023.336247                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3663                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   1165086212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1165086212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15735                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    954944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    954944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   1165101947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1165101947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60689.164283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60689.164283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    246332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    246332000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67785.360484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67785.360484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data   1734008278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1734008278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1063                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69432947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69432947                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data   1734009341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1734009341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65317.918156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65317.918156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     68007447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68007447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64400.991477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64400.991477                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.981974                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2899099180                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4687                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          618540.469383                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.981974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          921                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5798227263                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5798227263                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                448491288                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             969422542                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                5248742037                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             393751189                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles              102460628                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved           1432762893                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1698                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts            27307884089                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             784127857                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                  1890236424                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                  1734102251                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1295                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           242                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           78496464                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                    14509508094                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  2890407496                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches         2417033226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    6981900838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles               204924490                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  788                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7231                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                3694901636                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2067                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         7162867684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.342386                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.458017                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                978730183     13.66%     13.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                189984377      2.65%     16.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                282811683      3.95%     20.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3               1149270175     16.04%     36.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                458140156      6.40%     42.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5               2149080985     30.00%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                126802680      1.77%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7               1062639799     14.84%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                765407646     10.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           7162867684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.403518                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.025615                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   3694898083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3694898083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   3694898083                       # number of overall hits
system.cpu.icache.overall_hits::total      3694898083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3552                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3552                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3552                       # number of overall misses
system.cpu.icache.overall_misses::total          3552                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    214825999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    214825999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    214825999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    214825999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   3694901635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3694901635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   3694901635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3694901635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60480.292511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60480.292511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60480.292511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60480.292511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1036                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   129.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2149                       # number of writebacks
system.cpu.icache.writebacks::total              2149                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          890                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          890                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          890                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          890                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2662                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2662                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2662                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2662                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    168763499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    168763499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    168763499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    168763499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63397.257325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63397.257325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63397.257325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63397.257325                       # average overall mshr miss latency
system.cpu.icache.replacements                   2149                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   3694898083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3694898083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3552                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3552                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    214825999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    214825999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   3694901635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3694901635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60480.292511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60480.292511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          890                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2662                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    168763499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    168763499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63397.257325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63397.257325                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3694900745                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1388016.808790                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.994849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7389805932                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7389805932                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  3694902531                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1254                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                   725133164                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               959938289                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                8866                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores              448941225                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1109                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 3581506249500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles              102460628                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                834042934                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               779944198                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7475                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                5256940422                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             189472027                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts            26283340021                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts             512274831                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4482                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               63153267                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  49298                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             814                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         27201535134                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 55724764632                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              40300839303                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     76734                       # Number of floating rename lookups
system.cpu.rename.committedMaps           18830693115                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               8370842010                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     388                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 350                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 694516365                       # count of insts added to the skid buffer
system.cpu.rob.reads                      30263120697                       # The number of ROB reads
system.cpu.rob.writes                     51399769315                       # The number of ROB writes
system.cpu.thread_0.numInsts               8796686646                       # Number of Instructions committed
system.cpu.thread_0.numOps                18499412670                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      7.162118071750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              939023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5434                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5810                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7346                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5810                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5810                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.420000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.898187                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.110078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            330     94.29%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      4.57%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.483311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.154734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              282     80.57%     80.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.43%     82.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31      8.86%     90.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      4.86%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      3.43%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.57%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  470144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               371840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  3581506244000                       # Total gap between requests
system.mem_ctrls.avgGap                  272233676.19                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       161088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       296704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       370048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 44977.724113280237                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82843.356769633363                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 103321.891467217443                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4687                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5810                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86592250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    163456500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 111023405476500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32565.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34874.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 19109019875.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       170176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       299968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        470144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       170176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       170176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        64960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        64960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4687                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        47515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data        83755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           131270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        47515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        47515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        18138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           18138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        18138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        47515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data        83755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          149408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7153                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5782                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          299                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          381                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               115930000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35765000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          250048750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16207.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34957.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5224                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3928                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   219.009019                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   144.992349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.124490                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1508     40.00%     40.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1209     32.07%     72.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          418     11.09%     83.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          199      5.28%     88.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          112      2.97%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           83      2.20%     93.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.33%     94.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      1.01%     95.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          153      4.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                457792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             370048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.127821                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.103322                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        14365680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7612770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26625060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14574240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 282720877920.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  51847412040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1331637421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1666268889150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.242491                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3461480157500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 119594280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    431812000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        12644940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6694380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24447360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15607800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 282720877920.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  51848788020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1331636262720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1666265323140                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.241495                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3461477176500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 119594280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    434793000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6294                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1015                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4797                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1055                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1055                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2662                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3632                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7470                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        13040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        13040                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       307712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       307712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       534400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       534400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  842112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7352                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001360                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036858                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7342     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                      10      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7352                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3581506249500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            38697500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14159250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24934250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
