INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_clk_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_johnson_cntr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_rx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_sgmii_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_sync_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_tx_rate_adapt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_block'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/gig_ethernet_pcs_pma_0_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/gig_ethernet_pcs_pma_0_example_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gig_ethernet_pcs_pma_0_example_design'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/stimulus_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stimulus_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/gig_ethernet_pcs_pma_0_ex/imports/demo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demo_tb'
