Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Tue Apr 18 23:49:10 2023
| Host              : ws40 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -hold -nworst 3 -max_paths 3 -file FB1_uB_timing_summary_Min.txt
| Design            : FB1_uB
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16509)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16509)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                80674        0.505        0.000                       0                 30541  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                             ------------           ----------      --------------
System_FB1_uB                     {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                    {0.000 500.000}        1000.000        1.000           
gt1_refclk                        {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk            {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]  {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]  {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]               {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]               {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk         {0.000 5.000}          10.000          100.000         
ref_clk_p                         {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0              {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10               {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100              {0.000 5.000}          10.000          100.000         
  haps_infra_clk_160              {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200              {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync        {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3             {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                                                                              499.427        0.000                       0                     4  
gt1_refclk                              0.088        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]        0.015        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]        0.110        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]        0.179        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]        0.114        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                     0.012        0.000                      0                 5391        0.512        0.000                       0                  2830  
    txoutclk_out[2]                     0.010        0.000                      0                11045        0.505        0.000                       0                  5128  
ref_clk_p                                                                                                     2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                          8.501        0.000                       0                     3  
  haps_infra_clk_10                     0.017        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                    0.010        0.000                      0                 8078        3.200        0.000                       0                  4065  
  haps_infra_clk_160                                                                                          4.751        0.000                       0                     2  
  haps_infra_clk_200                    0.039        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync              0.010        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                   0.010        0.000                      0                38361        3.427        0.000                       0                 15772  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------  
haps_infra_clk_100  ref_clk_p                 0.983        0.000                      0                    1  
ref_clk_p           haps_infra_clk_100        1.637        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------  
**async_default**         haps_infra_clk_10         haps_infra_clk_10               0.110        0.000                      0                   69  
**async_default**         haps_infra_clk_100        haps_infra_clk_100              1.064        0.000                      0                  738  
**async_default**         haps_infra_clk_50_2_sync  haps_infra_clk_50_2_sync        0.319        0.000                      0                  118  
**async_default**         haps_infra_clk_umr3       haps_infra_clk_umr3             0.094        0.000                      0                11348  
**async_default**         rxoutclk_out[2]           rxoutclk_out[2]                 0.237        0.000                      0                    8  
**async_default**         txoutclk_out[2]           txoutclk_out[2]                 0.081        0.000                      0                  603  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y147   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X350Y412  sysip_inst/I_haps_features/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X350Y412  sysip_inst/I_haps_magic_word/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y412  sysip_inst/I_haps_features/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y412  sysip_inst/I_haps_features/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y412  sysip_inst/I_haps_magic_word/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y412  sysip_inst/I_haps_features/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y412  sysip_inst/I_haps_features/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X350Y412  sysip_inst/I_haps_magic_word/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      0.354ns (routing 0.001ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y203       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.354     0.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X405Y522       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, routed)           0.075     0.737    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X405Y522       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.757 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]_i_1/O
                         net (fo=1, routed)           0.006     0.763    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]_i_1_n_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y203       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.405     0.855    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                         clock pessimism             -0.227     0.628    
    SLICE_X405Y522       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      0.354ns (routing 0.001ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y203       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.354     0.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X405Y522       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.662 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, routed)           0.075     0.737    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X405Y522       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.757 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]_i_1/O
                         net (fo=1, routed)           0.006     0.763    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]_i_1_n_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y203       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.405     0.855    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                         clock pessimism             -0.227     0.628    
    SLICE_X405Y522       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt1_refclk rise@0.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      0.354ns (routing 0.001ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.405ns (routing 0.001ns, distribution 0.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.053     0.195    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y203       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.268 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.354     0.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X405Y522       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/Q
                         net (fo=2, routed)           0.075     0.737    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]
    SLICE_X405Y522       LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.757 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]_i_1/O
                         net (fo=1, routed)           0.006     0.763    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[1]_i_1_n_0
    SLICE_X405Y522       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.310     0.310 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.058     0.368    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y203       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.450 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.405     0.855    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X405Y522       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
                         clock pessimism             -0.227     0.628    
    SLICE_X405Y522       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.675    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y203  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X405Y522  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.072ns (21.622%)  route 0.261ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.462     0.462    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y507       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.534 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.261     0.795    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X430Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.782     0.782    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.057     0.725    
    SLICE_X430Y508       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.780    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.072ns (21.622%)  route 0.261ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.462     0.462    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y507       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.534 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.261     0.795    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X430Y508       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.782     0.782    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y508       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.057     0.725    
    SLICE_X430Y508       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.780    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.072ns (18.947%)  route 0.308ns (81.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.443     0.443    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y506       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y506       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     0.515 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.308     0.823    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.749     0.749    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.057     0.692    
    SLICE_X430Y507       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.747    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y506  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.072ns (20.455%)  route 0.280ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.403ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.403     0.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.475 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.280     0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.646     0.646    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.056     0.590    
    SLICE_X430Y513       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.072ns (20.455%)  route 0.280ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.403ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.403     0.403    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.475 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.280     0.755    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X430Y513       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.646     0.646    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y513       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.056     0.590    
    SLICE_X430Y513       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     0.645    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.071ns (19.613%)  route 0.291ns (80.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.641ns
    Source Clock Delay      (SCD):    0.425ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.425     0.425    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y511       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y511       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.071     0.496 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.291     0.787    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X431Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.641     0.641    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y512       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.056     0.585    
    SLICE_X431Y512       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     0.639    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y510  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.040ns (17.241%)  route 0.192ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.289     0.289    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.329 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.192     0.521    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.370     0.370    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.075     0.295    
    SLICE_X431Y517       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.342    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.040ns (17.241%)  route 0.192ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.289ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.289     0.289    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.329 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.192     0.521    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X431Y517       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.370     0.370    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.075     0.295    
    SLICE_X431Y517       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.342    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.040ns (17.021%)  route 0.195ns (82.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.290     0.290    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y517       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.330 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.195     0.525    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.371     0.371    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.075     0.296    
    SLICE_X431Y517       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.343    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y513  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y515  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.099ns (26.902%)  route 0.269ns (73.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.381ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.381     0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y538       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.453 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.190     0.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y538       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.027     0.670 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.079     0.749    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.705     0.705    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism             -0.056     0.649    
    SLICE_X431Y538       FDCE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.014     0.635    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.099ns (26.902%)  route 0.269ns (73.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.381ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.381     0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y538       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.453 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.190     0.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y538       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.027     0.670 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.079     0.749    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y538       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.705     0.705    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism             -0.056     0.649    
    SLICE_X431Y538       FDCE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.014     0.635    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.099ns (26.902%)  route 0.269ns (73.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.381ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.381     0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y538       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     0.453 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.190     0.643    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y538       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.027     0.670 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.079     0.749    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.705     0.705    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y538       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.056     0.649    
    SLICE_X431Y538       FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.014     0.635    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y538  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.070ns (40.936%)  route 0.101ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.100ns (routing 0.312ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.355ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.100     1.305    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X422Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y507       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.375 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[26]/Q
                         net (fo=1, routed)           0.101     1.476    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[26]
    SLICE_X423Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.289     1.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]/C
                         clock pessimism             -0.109     1.409    
    SLICE_X423Y507       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.070ns (40.936%)  route 0.101ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.100ns (routing 0.312ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.355ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.100     1.305    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X422Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y507       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.375 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[26]/Q
                         net (fo=1, routed)           0.101     1.476    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[26]
    SLICE_X423Y507       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.289     1.518    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X423Y507       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]/C
                         clock pessimism             -0.109     1.409    
    SLICE_X423Y507       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.464    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.073ns (39.037%)  route 0.114ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.110ns (routing 0.312ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.355ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     0.083    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.205 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.110     1.315    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X425Y503       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X425Y503       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.388 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_reg[1]/Q
                         net (fo=6, routed)           0.114     1.502    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_reg[1]
    SLICE_X426Y506       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.354     1.583    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y506       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK
                         clock pessimism             -0.109     1.474    
    SLICE_X426Y506       SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014     1.488    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.012       0.513      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.505ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXDATA[51]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.072ns (20.571%)  route 0.278ns (79.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.560ns (routing 0.442ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.487ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.560     1.764    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/user_clk
    SLICE_X430Y501       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y501       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.836 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[51]/Q
                         net (fo=1, routed)           0.278     2.114    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[115]
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXDATA[51]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.741     1.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.134     1.836    
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[51])
                                                      0.268     2.104    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXDATA[51]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.072ns (20.571%)  route 0.278ns (79.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.560ns (routing 0.442ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.487ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.560     1.764    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/user_clk
    SLICE_X430Y501       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y501       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.836 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane1_i/SCRAMBLED_DATA_OUT_reg[51]/Q
                         net (fo=1, routed)           0.278     2.114    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[115]
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                                f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXDATA[51]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.741     1.970    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.134     1.836    
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[51])
                                                      0.268     2.104    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane3_i/SCRAMBLED_DATA_OUT_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXDATA[41]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.071ns (22.397%)  route 0.246ns (77.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.552ns (routing 0.442ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.487ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.552     1.756    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane3_i/user_clk
    SLICE_X430Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane3_i/SCRAMBLED_DATA_OUT_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y532       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.827 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/scrambler_64b66b_gtx0_lane3_i/SCRAMBLED_DATA_OUT_reg[41]/Q
                         net (fo=1, routed)           0.246     2.073    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[233]
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXDATA[41]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.752     1.981    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txusrclk2_in[3]
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                                r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.134     1.847    
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[41])
                                                      0.214     2.061    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.124       0.505      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.124       0.505      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.123       0.506      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y197  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y148  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.073ns (37.629%)  route 0.121ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      1.952ns (routing 1.120ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.229ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    -2.703    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.679 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.952    -0.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X405Y520       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X405Y520       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073    -0.654 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.121    -0.533    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X406Y518       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.633    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.605 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.224    -0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X406Y518       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.224    -0.605    
    SLICE_X406Y518       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.550    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.073ns (37.629%)  route 0.121ns (62.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      1.952ns (routing 1.120ns, distribution 0.832ns)
  Clock Net Delay (Destination): 2.224ns (routing 1.229ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    -2.703    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.679 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.952    -0.727    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X405Y520       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X405Y520       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073    -0.654 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.121    -0.533    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X406Y518       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.633    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.605 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.224    -0.381    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X406Y518       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.224    -0.605    
    SLICE_X406Y518       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.550    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.523ns
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Net Delay (Source):      1.122ns (routing 0.629ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.700ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.813 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.122    -1.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/haps_infra_clk7
    SLICE_X417Y491       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X417Y491       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -1.652 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/u_sib_tdata_tx_reg[195]/Q
                         net (fo=1, routed)           0.090    -1.562    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[51]
    RAMB36_X7Y98         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.333    -1.523    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y98         RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.052    -1.575    
    RAMB36_X7Y98         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.005    -1.580    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          1.580    
                         arrival time                          -1.562    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y106  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.718ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      2.968ns (routing 0.866ns, distribution 2.102ns)
  Clock Net Delay (Destination): 3.338ns (routing 0.957ns, distribution 2.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    -2.713    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.689 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.968     0.279    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X401Y470       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X401Y470       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     0.349 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[3][3]/Q
                         net (fo=2, routed)           0.116     0.465    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/ufpga_id_o[3]
    SLICE_X403Y469       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.648    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.620 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.338     0.718    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/sys_clk
    SLICE_X403Y469       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]/C
                         clock pessimism             -0.316     0.403    
    SLICE_X403Y469       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     0.456    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.718ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      2.968ns (routing 0.866ns, distribution 2.102ns)
  Clock Net Delay (Destination): 3.338ns (routing 0.957ns, distribution 2.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    -2.713    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.689 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.968     0.279    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X401Y470       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X401Y470       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     0.349 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[3][3]/Q
                         net (fo=2, routed)           0.116     0.465    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/ufpga_id_o[3]
    SLICE_X403Y469       FDRE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.648    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.620 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.338     0.718    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/sys_clk
    SLICE_X403Y469       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]/C
                         clock pessimism             -0.316     0.403    
    SLICE_X403Y469       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     0.456    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[7][25]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[7][25]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.070ns (36.842%)  route 0.120ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.719ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      2.968ns (routing 0.866ns, distribution 2.102ns)
  Clock Net Delay (Destination): 3.339ns (routing 0.957ns, distribution 2.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    -2.713    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.689 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.968     0.279    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X401Y470       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[7][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X401Y470       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     0.349 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/rx_data_o_reg[7][25]/Q
                         net (fo=2, routed)           0.120     0.469    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/ufpga_timestamp_o[25]
    SLICE_X402Y469       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[7][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.648    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.620 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.339     0.719    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/sys_clk
    SLICE_X402Y469       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[7][25]/C
                         clock pessimism             -0.316     0.404    
    SLICE_X402Y469       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.459    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/rx_d_reg[7][25]
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y149  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.711ns
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.010ns (routing 0.546ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.607ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152    -2.834    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.817 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.010    -1.807    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X420Y518       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y518       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.768 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, routed)           0.071    -1.697    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X420Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173    -2.879    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.860 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.149    -1.711    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X420Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]/C
                         clock pessimism             -0.071    -1.782    
    SLICE_X420Y519       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046    -1.736    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]
  -------------------------------------------------------------------
                         required time                          1.736    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.711ns
    Source Clock Delay      (SCD):    -1.807ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.010ns (routing 0.546ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.607ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152    -2.834    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.817 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.010    -1.807    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X420Y518       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y518       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039    -1.768 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, routed)           0.071    -1.697    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X420Y519       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173    -2.879    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.860 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.149    -1.711    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_posedge_cnt_reg[0]_0
    SLICE_X420Y519       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]/C
                         clock pessimism             -0.071    -1.782    
    SLICE_X420Y519       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046    -1.736    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/freq_reg[9]
  -------------------------------------------------------------------
                         required time                          1.736    
                         arrival time                          -1.697    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_200 rise@0.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.707ns
    Source Clock Delay      (SCD):    -1.799ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      1.018ns (routing 0.546ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.607ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.152    -2.834    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.817 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.018    -1.799    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X420Y528       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y528       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -1.760 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt_reg[8]/Q
                         net (fo=5, routed)           0.069    -1.691    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/clk_dv_posedge_cnt[8]
    SLICE_X420Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.173    -2.879    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y151        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.860 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.153    -1.707    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[19]_0
    SLICE_X420Y527       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[12]/C
                         clock pessimism             -0.071    -1.777    
    SLICE_X420Y527       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -1.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[2].freq_core_inst/freq_reg[12]
  -------------------------------------------------------------------
                         required time                          1.731    
                         arrival time                          -1.691    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y151   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X421Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X421Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X421Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X424Y544  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X421Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X421Y543  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X424Y544  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.072ns (29.876%)  route 0.169ns (70.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.098ns (routing 0.964ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.059ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.680 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.098    -0.582    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/init_clk
    SLICE_X427Y544       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y544       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072    -0.510 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3_reg/Q
                         net (fo=1, routed)           0.169    -0.341    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3
    SLICE_X426Y536       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.635    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.607 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.414    -0.193    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/init_clk
    SLICE_X426Y536       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
                         clock pessimism             -0.172    -0.365    
    SLICE_X426Y536       SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014    -0.351    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.072ns (29.876%)  route 0.169ns (70.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.193ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.098ns (routing 0.964ns, distribution 1.134ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.059ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    -2.704    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.680 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.098    -0.582    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/init_clk
    SLICE_X427Y544       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y544       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072    -0.510 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3_reg/Q
                         net (fo=1, routed)           0.169    -0.341    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg3
    SLICE_X426Y536       SRL16E                                       f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.635    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.607 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         2.414    -0.193    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/init_clk
    SLICE_X426Y536       SRL16E                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
                         clock pessimism             -0.172    -0.365    
    SLICE_X426Y536       SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.014    -0.351    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane3_i/u_rst_sync_btf_sync/stg5_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.089ns (52.353%)  route 0.081ns (47.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.478ns
    Source Clock Delay      (SCD):    -1.607ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.207ns (routing 0.546ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.613ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.814 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.207    -1.607    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X426Y540       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y540       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -1.569 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[5]/Q
                         net (fo=5, routed)           0.060    -1.509    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[5]
    SLICE_X426Y538       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.051    -1.458 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_2/O
                         net (fo=1, routed)           0.021    -1.437    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_2_n_0
    SLICE_X426Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.378    -1.478    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/init_clk
    SLICE_X426Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[7]/C
                         clock pessimism             -0.027    -1.505    
    SLICE_X426Y538       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -1.459    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cdr_reset_fsm_cntr_r_reg[7]
  -------------------------------------------------------------------
                         required time                          1.459    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.070ns (25.180%)  route 0.208ns (74.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.090ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.597ns (routing 0.554ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.611ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232    -2.711    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.687 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.597    -1.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/haps_infra_clk2
    SLICE_X395Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X395Y540       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070    -1.020 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg[12]/Q
                         net (fo=2, routed)           0.208    -0.812    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg_n_0_[12]
    SLICE_X406Y544       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.646    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.618 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.935    -0.683    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/haps_infra_clk2
    SLICE_X406Y544       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]/C
                         clock pessimism             -0.194    -0.876    
    SLICE_X406Y544       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.055    -0.821    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.070ns (25.180%)  route 0.208ns (74.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -1.090ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.597ns (routing 0.554ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.611ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232    -2.711    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.687 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.597    -1.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/haps_infra_clk2
    SLICE_X395Y540       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X395Y540       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070    -1.020 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg[12]/Q
                         net (fo=2, routed)           0.208    -0.812    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_1dly_reg_n_0_[12]
    SLICE_X406Y544       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.646    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.618 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.935    -0.683    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/haps_infra_clk2
    SLICE_X406Y544       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]/C
                         clock pessimism             -0.194    -0.876    
    SLICE_X406Y544       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.055    -0.821    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/fifo_data_out_f_2dly_reg[12]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.812    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/buffer_out_reg[208]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/I_umr3_dp_sw_ar_mem/mem_reg_0_7_196_209/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.069ns (41.566%)  route 0.097ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.557ns (routing 0.554ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.611ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.232    -2.711    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.687 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.557    -1.130    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X397Y521       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/buffer_out_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X397Y521       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.069    -1.061 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/I_umr3_frame_check/u_umr3_elastic_buffer/buffer_out_reg[208]/Q
                         net (fo=1, routed)           0.097    -0.964    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/I_umr3_dp_sw_ar_mem/mem_reg_0_7_196_209/DIG0
    SLICE_X397Y520       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/I_umr3_dp_sw_ar_mem/mem_reg_0_7_196_209/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.261    -2.646    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.618 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.812    -0.806    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/I_umr3_dp_sw_ar_mem/mem_reg_0_7_196_209/WCLK
    SLICE_X397Y520       RAMD32                                       r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/I_umr3_dp_sw_ar_mem/mem_reg_0_7_196_209/RAMG/CLK
                         clock pessimism             -0.250    -1.055    
    SLICE_X397Y520       RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082    -0.973    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_bdm/I_umr3_bdmn/I_umr3_elastic_buffer_us/I_umr3_dp_sw_ar_mem/mem_reg_0_7_196_209/RAMG
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y200   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X6Y200   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB36_X7Y99    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/xpm_fifo_sync_umr3_sib_inter_b/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         4.000       3.427      SLICE_X367Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_haps_system_mcapim/I_umr3_mcapim/I_umr3_elastic_buffer_regb/I_umr3_dp_sw_ar_mem/mem_reg_0_7_0_13/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.685ns (86.275%)  route 0.109ns (13.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.722ns (routing 0.489ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -2.839    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.822 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.722    -1.100    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.178    -0.922 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.109    -0.813    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.507    -0.305 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000    -0.305    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.685ns (86.275%)  route 0.109ns (13.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.722ns (routing 0.489ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -2.839    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.822 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.722    -1.100    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.178    -0.922 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.109    -0.813    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.507    -0.305 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000    -0.305    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             2.882ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 1.110ns (84.670%)  route 0.201ns (15.330%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.460ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.971ns (routing 0.866ns, distribution 2.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     0.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     0.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.719     2.086    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.029    -2.943 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    -2.713    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -2.689 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        2.971     0.282    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.279     0.561 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.201     0.762    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.831     1.594 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     1.594    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.172     0.172    
                         output delay                -1.460    -1.288    
  -------------------------------------------------------------------
                         required time                          1.288    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  2.882    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        1.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.637ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.419ns (63.982%)  route 0.236ns (36.018%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 3.427ns (routing 0.957ns, distribution 2.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.419     2.419 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.419    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.419 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.236     2.655    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.648    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.620 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.427     0.807    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     0.807    
                         clock uncertainty            0.172     0.980    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.039     1.019    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.637ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.419ns (63.982%)  route 0.236ns (36.018%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 3.427ns (routing 0.957ns, distribution 2.470ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.419     2.419 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.419    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.419 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.236     2.655    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.937     2.644    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.551    -2.907 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -2.648    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.620 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        3.427     0.807    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     0.807    
                         clock uncertainty            0.172     0.980    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.039     1.019    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             3.144ns  (arrival time - required time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.294ns (65.790%)  route 0.153ns (34.210%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.974ns (routing 0.543ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    BW38                                              0.000     2.000 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     2.000    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.294     2.294 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.294    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     2.294 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.153     2.447    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.885    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.866 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.974    -0.892    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    -0.892    
                         clock uncertainty            0.172    -0.719    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Hold_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                      0.023    -0.696    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  3.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      1.159ns (routing 0.629ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.700ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.813 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.159    -1.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X413Y542       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.614 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066    -1.548    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X412Y542       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.312    -1.544    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X412Y542       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.094    -1.637    
    SLICE_X412Y542       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -1.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.657    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      1.159ns (routing 0.629ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.700ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.813 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.159    -1.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X413Y542       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.614 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066    -1.548    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X412Y542       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.312    -1.544    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X412Y542       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.094    -1.637    
    SLICE_X412Y542       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.657    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_10 rise@0.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.544ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      1.159ns (routing 0.629ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.700ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.156    -2.830    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.813 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.159    -1.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X413Y542       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.614 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066    -1.548    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X412Y542       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.312    -1.544    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X412Y542       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.094    -1.637    
    SLICE_X412Y542       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -1.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.657    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.056ns (4.061%)  route 1.323ns (95.939%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      1.697ns (routing 0.489ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.543ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -2.839    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.822 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.697    -1.125    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y399       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y399       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.086 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.415    -0.671    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/sys_reset_o_bufg_place
    BUFGCE_X1Y186        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.654 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=1919, routed)        0.908     0.254    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.885    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.866 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.957    -0.909    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                         clock pessimism             -0.093    -1.002    
    BITSLICE_RX_TX_X1Y337
                         FDPE (Remov_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_PRE)
                                                      0.192    -0.810    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[48]/CLR
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.056ns (4.698%)  route 1.136ns (95.302%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.697ns (routing 0.489ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.543ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -2.839    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.822 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.697    -1.125    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y399       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y399       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.086 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.415    -0.671    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/sys_reset_o_bufg_place
    BUFGCE_X1Y186        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.654 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=1919, routed)        0.721     0.067    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X368Y472       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.885    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.866 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.869    -0.997    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X368Y472       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[48]/C
                         clock pessimism             -0.026    -1.023    
    SLICE_X368Y472       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.043    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[48]
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[56]/CLR
                            (removal check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_100 rise@0.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.056ns (4.698%)  route 1.136ns (95.302%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.997ns
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.697ns (routing 0.489ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.543ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -2.839    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.822 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.697    -1.125    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X349Y399       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y399       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.086 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.415    -0.671    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/sys_reset_o_bufg_place
    BUFGCE_X1Y186        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.654 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=1919, routed)        0.721     0.067    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X368Y470       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -2.885    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y166        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.866 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=4067, routed)        1.869    -0.997    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X368Y470       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[56]/C
                         clock pessimism             -0.026    -1.023    
    SLICE_X368Y470       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.043    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[56]
  -------------------------------------------------------------------
                         required time                          1.043    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  1.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/FSM_sequential_state_reg[0]/PRE
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.039ns (8.904%)  route 0.399ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    0.025ns
  Inter-SLR Compensation: 0.097ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):   -1.595ns
    Common Clock Delay      (CCD):   -2.243ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.152ns (routing 0.546ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.613ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.814 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.152    -1.662    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X386Y609       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y609       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.623 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         0.399    -1.224    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/AR[0]
    SLR Crossing[2->1]   
    SLICE_X385Y547       FDPE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/FSM_sequential_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.261    -1.595    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/CLK
    SLICE_X385Y547       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.025    -1.620    
                         inter-SLR compensation       0.097    -1.522    
    SLICE_X385Y547       FDPE (Remov_DFF_SLICEM_C_PRE)
                                                     -0.020    -1.542    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.542    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_data_reg[9]/CLR
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.039ns (8.904%)  route 0.399ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    0.025ns
  Inter-SLR Compensation: 0.097ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):   -1.595ns
    Common Clock Delay      (CCD):   -2.243ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.152ns (routing 0.546ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.613ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.814 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.152    -1.662    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X386Y609       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y609       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.623 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         0.399    -1.224    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/AR[0]
    SLR Crossing[2->1]   
    SLICE_X385Y547       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.261    -1.595    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/CLK
    SLICE_X385Y547       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_data_reg[9]/C
                         clock pessimism             -0.025    -1.620    
                         inter-SLR compensation       0.097    -1.522    
    SLICE_X385Y547       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020    -1.542    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_data_reg[9]
  -------------------------------------------------------------------
                         required time                          1.542    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_valid_reg/CLR
                            (removal check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_50_2_sync rise@0.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.039ns (8.904%)  route 0.399ns (91.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    0.025ns
  Inter-SLR Compensation: 0.097ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):   -1.595ns
    Common Clock Delay      (CCD):   -2.243ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.152ns (routing 0.546ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.613ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.155    -2.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.814 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.152    -1.662    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLR Crossing[1->2]   
    SLICE_X386Y609       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X386Y609       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -1.623 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         0.399    -1.224    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/AR[0]
    SLR Crossing[2->1]   
    SLICE_X385Y547       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.177    -2.875    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y153        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.856 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y9 (CLOCK_ROOT)    net (fo=610, routed)         1.261    -1.595    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/CLK
    SLICE_X385Y547       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_valid_reg/C
                         clock pessimism             -0.025    -1.620    
                         inter-SLR compensation       0.097    -1.522    
    SLICE_X385Y547       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020    -1.542    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/reg_send_valid_reg
  -------------------------------------------------------------------
                         required time                          1.542    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.794ns
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      0.939ns (routing 0.313ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.349ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.148    -2.838    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.821 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       0.939    -1.882    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X404Y515       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y515       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.842 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X403Y515       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -2.883    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.864 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.070    -1.794    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X403Y515       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.032    -1.826    
    SLICE_X403Y515       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020    -1.846    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.846    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.794ns
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      0.939ns (routing 0.313ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.349ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.148    -2.838    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.821 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       0.939    -1.882    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X404Y515       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y515       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.842 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X403Y515       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -2.883    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.864 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.070    -1.794    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X403Y515       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.032    -1.826    
    SLICE_X403Y515       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -1.846    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.846    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (haps_infra_clk_umr3 rise@0.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.794ns
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      0.939ns (routing 0.313ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.349ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142     0.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052     0.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.002     1.269    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.255    -2.986 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.148    -2.838    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.821 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       0.939    -1.882    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X404Y515       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X404Y515       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -1.842 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.090    -1.752    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X403Y515       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y197       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.125     1.563    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -4.615    -3.052 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -2.883    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y152        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.864 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=15759, routed)       1.070    -1.794    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X403Y515       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.032    -1.826    
    SLICE_X403Y515       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -1.846    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.846    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.038ns (16.170%)  route 0.197ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.678ns (routing 0.193ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.220ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.678     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X429Y518       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y518       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     1.039    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y529       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.777     0.916    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y529       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]/C
                         clock pessimism             -0.094     0.822    
    SLICE_X429Y529       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     0.802    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.038ns (16.170%)  route 0.197ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.678ns (routing 0.193ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.220ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.678     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X429Y518       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y518       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     1.039    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y529       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.777     0.916    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y529       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism             -0.094     0.822    
    SLICE_X429Y529       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.802    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[2] rise@0.000ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.038ns (16.170%)  route 0.197ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.678ns (routing 0.193ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.220ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.053     0.053    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.126 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.678     0.804    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X429Y518       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y518       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.842 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.197     1.039    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X429Y529       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y202       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        0.777     0.916    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X429Y529       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism             -0.094     0.822    
    SLICE_X429Y529       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.802    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.070ns (23.333%)  route 0.230ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      1.543ns (routing 0.442ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.487ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     0.204 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.543     1.747    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/user_clk
    SLICE_X420Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y539       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.817 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=58, routed)          0.230     2.047    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X422Y541       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.840     2.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/user_clk
    SLICE_X422Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg/C
                         clock pessimism             -0.070     1.999    
    SLICE_X422Y541       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.033     1.966    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.039ns (18.310%)  route 0.174ns (81.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.013ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.888ns (routing 0.250ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.277ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.888     1.013    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/user_clk
    SLICE_X420Y539       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y539       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.052 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk_reg/Q
                         net (fo=58, routed)          0.174     1.226    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/cbcc_reset_cbstg2_rd_clk
    SLICE_X422Y541       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.046     1.185    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/user_clk
    SLICE_X422Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg/C
                         clock pessimism             -0.041     1.144    
    SLICE_X422Y541       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.124    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane2_i/master.master/rxchanisaligned_reg
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[2] rise@0.000ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    1.007ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.882ns (routing 0.250ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.277ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.052     0.052    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        0.882     1.007    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X413Y553       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y553       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.047 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.093     1.140    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X413Y552       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.057     0.057    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X7Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.004     1.143    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X413Y552       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.110     1.033    
    SLICE_X413Y552       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.013    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_fifo_data_async/genblk1.fifo_optimize_0_socket_type_mgt.fifo2048x288_pf1024_fwft_async/genblk1.device_8P.xcvup_fifo2048x288_pf1024_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.127    





