# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA.srcs/sources_1/new/clk_wiz_0.vhd" \
"../../../../VGA.srcs/sources_1/new/vga_sync.vhd" \
"../../../../VGA.srcs/sources_1/new/graphic_unit.vhd" \
"../../../../VGA.srcs/sources_1/new/VGA.vhd" \
"../../../../VGA.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd" \
"../../../../VGA.srcs/sim_1/new/tb_VGA.vhd" \

# Do not sort compile order
nosort
