###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:50:09 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin RegX_20/\Reg_reg[13] /CK 
Endpoint:   RegX_20/\Reg_reg[13] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_20/\Reg_reg[13] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.70940
+ Hold                        0.04610
+ Phase Shift                 0.00000
= Required Time               0.75550
  Arrival Time                1.00270
  Slack Time                  0.24720
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.70940
     = Beginpoint Arrival Time       0.70940
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_20/\Reg_reg[13] | CK ^         |          | 0.12510 | clk__L2_N0  |            | 0.04278 |         | 0.70940 | 
     | RegX_20/\Reg_reg[13] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_20/n72 |            | 0.00167 | 0.25120 | 0.96060 | 
     | RegX_20/U28          |              | OAI21_X1 | 0.03110 | RegX_20/n72 |       SPEF | 0.00167 | 0.00000 | 0.96060 | 
     | RegX_20/U28          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_20/n56 |            | 0.00147 | 0.04210 | 1.00270 | 
     | RegX_20/\Reg_reg[13] |              | DFFR_X1  | 0.01340 | RegX_20/n56 |       SPEF | 0.00147 | 0.00000 | 1.00270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RegX_30/\Reg_reg[14] /CK 
Endpoint:   RegX_30/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_30/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71930
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.76590
  Arrival Time                1.01350
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71930
     = Beginpoint Arrival Time       0.71930
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_30/\Reg_reg[14] | CK ^         |          | 0.12990 | clk__L2_N5  |            | 0.04460 |         | 0.71930 | 
     | RegX_30/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_30/n71 |            | 0.00165 | 0.25240 | 0.97170 | 
     | RegX_30/U30          |              | OAI21_X1 | 0.03100 | RegX_30/n71 |       SPEF | 0.00165 | 0.00000 | 0.97170 | 
     | RegX_30/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01320 | RegX_30/n55 |            | 0.00142 | 0.04180 | 1.01350 | 
     | RegX_30/\Reg_reg[14] |              | DFFR_X1  | 0.01320 | RegX_30/n55 |       SPEF | 0.00142 | 0.00000 | 1.01350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegX_29/\Reg_reg[14] /CK 
Endpoint:   RegX_29/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71840
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76490
  Arrival Time                1.01270
  Slack Time                  0.24780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71840
     = Beginpoint Arrival Time       0.71840
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_29/\Reg_reg[14] | CK ^         |          | 0.12910 | clk__L2_N1  |            | 0.04430 |         | 0.71840 | 
     | RegX_29/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_29/n71 |            | 0.00167 | 0.25230 | 0.97070 | 
     | RegX_29/U30          |              | OAI21_X1 | 0.03110 | RegX_29/n71 |       SPEF | 0.00167 | 0.00000 | 0.97070 | 
     | RegX_29/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01320 | RegX_29/n55 |            | 0.00145 | 0.04200 | 1.01270 | 
     | RegX_29/\Reg_reg[14] |              | DFFR_X1  | 0.01320 | RegX_29/n55 |       SPEF | 0.00145 | 0.00000 | 1.01270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RegX_22/\Reg_reg[14] /CK 
Endpoint:   RegX_22/\Reg_reg[14] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[14] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71980
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.76640
  Arrival Time                1.01440
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71980
     = Beginpoint Arrival Time       0.71980
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_22/\Reg_reg[14] | CK ^         |          | 0.12990 | clk__L2_N5  |            | 0.04460 |         | 0.71980 | 
     | RegX_22/\Reg_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03130 | RegX_22/n71 |            | 0.00169 | 0.25280 | 0.97260 | 
     | RegX_22/U30          |              | OAI21_X1 | 0.03130 | RegX_22/n71 |       SPEF | 0.00169 | 0.00000 | 0.97260 | 
     | RegX_22/U30          | B2 ^ -> ZN v | OAI21_X1 | 0.01320 | RegX_22/n55 |            | 0.00141 | 0.04180 | 1.01440 | 
     | RegX_22/\Reg_reg[14] |              | DFFR_X1  | 0.01320 | RegX_22/n55 |       SPEF | 0.00141 | 0.00000 | 1.01440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegX_31/\Reg_reg[6] /CK 
Endpoint:   RegX_31/\Reg_reg[6] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_31/\Reg_reg[6] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71960
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.76620
  Arrival Time                1.01420
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71960
     = Beginpoint Arrival Time       0.71960
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_31/\Reg_reg[6] | CK ^         |          | 0.12990 | clk__L2_N5  |            | 0.04460 |         | 0.71960 | 
     | RegX_31/\Reg_reg[6] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_31/n79 |            | 0.00166 | 0.25240 | 0.97200 | 
     | RegX_31/U14         |              | OAI21_X1 | 0.03110 | RegX_31/n79 |       SPEF | 0.00166 | 0.00000 | 0.97200 | 
     | RegX_31/U14         | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_31/n63 |            | 0.00149 | 0.04220 | 1.01420 | 
     | RegX_31/\Reg_reg[6] |              | DFFR_X1  | 0.01340 | RegX_31/n63 |       SPEF | 0.00149 | 0.00000 | 1.01420 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RegX_15/\Reg_reg[4] /CK 
Endpoint:   RegX_15/\Reg_reg[4] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_15/\Reg_reg[4] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71930
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76580
  Arrival Time                1.01380
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71930
     = Beginpoint Arrival Time       0.71930
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_15/\Reg_reg[4] | CK ^         |          | 0.12910 | clk__L2_N1  |            | 0.04430 |         | 0.71930 | 
     | RegX_15/\Reg_reg[4] | CK ^ -> QN ^ | DFFR_X1  | 0.03130 | RegX_15/n81 |            | 0.00169 | 0.25250 | 0.97180 | 
     | RegX_15/U10         |              | OAI21_X1 | 0.03130 | RegX_15/n81 |       SPEF | 0.00169 | 0.00000 | 0.97180 | 
     | RegX_15/U10         | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_15/n65 |            | 0.00144 | 0.04200 | 1.01380 | 
     | RegX_15/\Reg_reg[4] |              | DFFR_X1  | 0.01330 | RegX_15/n65 |       SPEF | 0.00144 | 0.00000 | 1.01380 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegX_17/\Reg_reg[10] /CK 
Endpoint:   RegX_17/\Reg_reg[10] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[10] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71720
+ Hold                        0.04680
+ Phase Shift                 0.00000
= Required Time               0.76400
  Arrival Time                1.01210
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71720
     = Beginpoint Arrival Time       0.71720
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_17/\Reg_reg[10] | CK ^         |          | 0.13190 | clk__L2_N6  |            | 0.04535 |         | 0.71720 | 
     | RegX_17/\Reg_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_17/n75 |            | 0.00165 | 0.25280 | 0.97000 | 
     | RegX_17/U22          |              | OAI21_X1 | 0.03100 | RegX_17/n75 |       SPEF | 0.00165 | 0.00000 | 0.97000 | 
     | RegX_17/U22          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_17/n59 |            | 0.00148 | 0.04210 | 1.01210 | 
     | RegX_17/\Reg_reg[10] |              | DFFR_X1  | 0.01350 | RegX_17/n59 |       SPEF | 0.00148 | 0.00000 | 1.01210 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegX_10/\Reg_reg[10] /CK 
Endpoint:   RegX_10/\Reg_reg[10] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_10/\Reg_reg[10] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72070
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76740
  Arrival Time                1.01550
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72070
     = Beginpoint Arrival Time       0.72070
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_10/\Reg_reg[10] | CK ^         |          | 0.13080 | clk__L2_N4  |            | 0.04496 |         | 0.72070 | 
     | RegX_10/\Reg_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_10/n75 |            | 0.00167 | 0.25280 | 0.97350 | 
     | RegX_10/U22          |              | OAI21_X1 | 0.03110 | RegX_10/n75 |       SPEF | 0.00167 | 0.00000 | 0.97350 | 
     | RegX_10/U22          | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_10/n59 |            | 0.00146 | 0.04200 | 1.01550 | 
     | RegX_10/\Reg_reg[10] |              | DFFR_X1  | 0.01330 | RegX_10/n59 |       SPEF | 0.00146 | 0.00000 | 1.01550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegX_11/\Reg_reg[5] /CK 
Endpoint:   RegX_11/\Reg_reg[5] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_11/\Reg_reg[5] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71980
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76650
  Arrival Time                1.01460
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71980
     = Beginpoint Arrival Time       0.71980
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_11/\Reg_reg[5] | CK ^         |          | 0.13080 | clk__L2_N4  |            | 0.04496 |         | 0.71980 | 
     | RegX_11/\Reg_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_11/n80 |            | 0.00166 | 0.25260 | 0.97240 | 
     | RegX_11/U12         |              | OAI21_X1 | 0.03100 | RegX_11/n80 |       SPEF | 0.00166 | 0.00000 | 0.97240 | 
     | RegX_11/U12         | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_11/n64 |            | 0.00151 | 0.04220 | 1.01460 | 
     | RegX_11/\Reg_reg[5] |              | DFFR_X1  | 0.01350 | RegX_11/n64 |       SPEF | 0.00151 | 0.00000 | 1.01460 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin RegX_21/\Reg_reg[6] /CK 
Endpoint:   RegX_21/\Reg_reg[6] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_21/\Reg_reg[6] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.72140
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76810
  Arrival Time                1.01630
  Slack Time                  0.24820
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.72140
     = Beginpoint Arrival Time       0.72140
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_21/\Reg_reg[6] | CK ^         |          | 0.13140 | clk__L2_N2  |            | 0.04518 |         | 0.72140 | 
     | RegX_21/\Reg_reg[6] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_21/n79 |            | 0.00167 | 0.25290 | 0.97430 | 
     | RegX_21/U14         |              | OAI21_X1 | 0.03110 | RegX_21/n79 |       SPEF | 0.00167 | 0.00000 | 0.97430 | 
     | RegX_21/U14         | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_21/n63 |            | 0.00146 | 0.04200 | 1.01630 | 
     | RegX_21/\Reg_reg[6] |              | DFFR_X1  | 0.01340 | RegX_21/n63 |       SPEF | 0.00146 | 0.00000 | 1.01630 | 
     +------------------------------------------------------------------------------------------------------------------+ 

