#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 22 11:19:00 2020
# Process ID: 23085
# Current directory: /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/design_1_uart_loop_mod_0_0_synth_1
# Command line: vivado -log design_1_uart_loop_mod_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_uart_loop_mod_0_0.tcl
# Log file: /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/design_1_uart_loop_mod_0_0_synth_1/design_1_uart_loop_mod_0_0.vds
# Journal file: /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/design_1_uart_loop_mod_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_uart_loop_mod_0_0.tcl -notrace
Command: synth_design -top design_1_uart_loop_mod_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23188 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.762 ; gain = 0.000 ; free physical = 3793 ; free virtual = 15777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_uart_loop_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_uart_loop_mod_0_0/synth/design_1_uart_loop_mod_0_0.vhd:68]
INFO: [Synth 8-3491] module 'uart_loop_mod' declared at '/home/runge/Subjects/Embedded/Lecture4/UART/uart_loop_mod_fsm.vhd:25' bound to instance 'U0' of component 'uart_loop_mod' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_uart_loop_mod_0_0/synth/design_1_uart_loop_mod_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'uart_loop_mod' [/home/runge/Subjects/Embedded/Lecture4/UART/uart_loop_mod_fsm.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'uart_loop_mod' (1#1) [/home/runge/Subjects/Embedded/Lecture4/UART/uart_loop_mod_fsm.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_uart_loop_mod_0_0' (2#1) [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_uart_loop_mod_0_0/synth/design_1_uart_loop_mod_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.445 ; gain = 40.684 ; free physical = 3781 ; free virtual = 15766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.445 ; gain = 40.684 ; free physical = 3780 ; free virtual = 15765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.445 ; gain = 40.684 ; free physical = 3780 ; free virtual = 15765
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_loop_mod'
INFO: [Synth 8-5544] ROM "uart_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              001 |                               00
                      s1 |                              010 |                               01
                      s2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'uart_loop_mod'
WARNING: [Synth 8-327] inferring latch for variable 'shift_load_reg' [/home/runge/Subjects/Embedded/Lecture4/UART/uart_loop_mod_fsm.vhd:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1397.453 ; gain = 48.691 ; free physical = 3768 ; free virtual = 15754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_loop_mod 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3493 ; free virtual = 15479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3492 ; free virtual = 15479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3500 ; free virtual = 15487
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15467
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     2|
|3     |FDCE |    10|
|4     |FDPE |     1|
|5     |LD   |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    15|
|2     |  U0     |uart_loop_mod |    15|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3480 ; free virtual = 15466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.195 ; gain = 178.434 ; free physical = 3481 ; free virtual = 15468
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.203 ; gain = 178.434 ; free physical = 3481 ; free virtual = 15467
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.230 ; gain = 0.000 ; free physical = 3368 ; free virtual = 15355
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1638.230 ; gain = 289.535 ; free physical = 3425 ; free virtual = 15411
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1638.230 ; gain = 0.000 ; free physical = 3425 ; free virtual = 15411
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/design_1_uart_loop_mod_0_0_synth_1/design_1_uart_loop_mod_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.820 ; gain = 452.590 ; free physical = 3546 ; free virtual = 15531
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.820 ; gain = 0.000 ; free physical = 3546 ; free virtual = 15531
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/design_1_uart_loop_mod_0_0_synth_1/design_1_uart_loop_mod_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_uart_loop_mod_0_0_utilization_synth.rpt -pb design_1_uart_loop_mod_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 11:19:35 2020...
