{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.191499",
   "Default View_TopLeft":"-1170,-2010",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -430 -y 2300 -defaultsOSRD
preplace port adc0_clk -pg 1 -lvl 0 -x -430 -y 2040 -defaultsOSRD
preplace port vin0_01 -pg 1 -lvl 0 -x -430 -y 2100 -defaultsOSRD
preplace port dac1_clk -pg 1 -lvl 0 -x -430 -y 2080 -defaultsOSRD
preplace port vout13 -pg 1 -lvl 17 -x 7860 -y 2170 -defaultsOSRD
preplace port vin0_23 -pg 1 -lvl 0 -x -430 -y 2120 -defaultsOSRD
preplace port vout12 -pg 1 -lvl 17 -x 7860 -y 2140 -defaultsOSRD
preplace port default_sysclk2_125mhz -pg 1 -lvl 0 -x -430 -y -550 -defaultsOSRD
preplace port mdio_io_port_0 -pg 1 -lvl 17 -x 7860 -y -1990 -defaultsOSRD
preplace port rgmii_port_0 -pg 1 -lvl 17 -x 7860 -y -1960 -defaultsOSRD
preplace port ref_clk -pg 1 -lvl 0 -x -430 -y -700 -defaultsOSRD
preplace port adc1_clk -pg 1 -lvl 0 -x -430 -y 2060 -defaultsOSRD
preplace port vin1_01 -pg 1 -lvl 0 -x -430 -y 2140 -defaultsOSRD
preplace port vin1_23 -pg 1 -lvl 0 -x -430 -y 2160 -defaultsOSRD
preplace port vout10 -pg 1 -lvl 17 -x 7860 -y 2030 -defaultsOSRD
preplace port vout11 -pg 1 -lvl 17 -x 7860 -y 2110 -defaultsOSRD
preplace port iic_rtl -pg 1 -lvl 17 -x 7860 -y -1760 -defaultsOSRD
preplace port port-id_eth_mdc_3 -pg 1 -lvl 17 -x 7860 -y 1500 -defaultsOSRD
preplace port port-id_eth_mdio_3 -pg 1 -lvl 17 -x 7860 -y 1520 -defaultsOSRD
preplace port port-id_eth_rst_b_3 -pg 1 -lvl 17 -x 7860 -y 1480 -defaultsOSRD
preplace port port-id_eth_txclk_3 -pg 1 -lvl 17 -x 7860 -y 1540 -defaultsOSRD
preplace port port-id_eth_txctl_3 -pg 1 -lvl 17 -x 7860 -y 1560 -defaultsOSRD
preplace port port-id_eth_rxclk_3 -pg 1 -lvl 0 -x -430 -y 1470 -defaultsOSRD
preplace port port-id_eth_rxctl_3 -pg 1 -lvl 0 -x -430 -y 1490 -defaultsOSRD
preplace portBus eth_txd_3 -pg 1 -lvl 17 -x 7860 -y 1580 -defaultsOSRD
preplace portBus ref_clk_fsel -pg 1 -lvl 17 -x 7860 -y 1890 -defaultsOSRD
preplace portBus ref_clk_oe -pg 1 -lvl 17 -x 7860 -y 1790 -defaultsOSRD
preplace portBus eth_rxd_3 -pg 1 -lvl 0 -x -430 -y 1450 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 250 -y -130 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 8 -x 4030 -y 2020 -defaultsOSRD
preplace inst clk_wiz_256MHz -pg 1 -lvl 3 -x 880 -y -850 -defaultsOSRD
preplace inst ps8_0_axi_periph99M -pg 1 -lvl 4 -x 1320 -y -550 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 3 -x 880 -y -250 -defaultsOSRD
preplace inst bool_one_0 -pg 1 -lvl 7 -x 3160 -y 2400 -defaultsOSRD
preplace inst proc_sys_reset_256MHz -pg 1 -lvl 3 -x 880 -y -50 -defaultsOSRD
preplace inst ethWrapPort0 -pg 1 -lvl 10 -x 5540 -y -1320 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 16 -x 7670 -y 1790 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 16 -x 7670 -y 1890 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 14 -x 7100 -y 1370 -defaultsOSRD
preplace inst clk_wiz_125MHz -pg 1 -lvl 3 -x 880 -y -550 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 15 -x 7290 -y 1740 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 14 -x 7100 -y 1920 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x -290 -y -130 -defaultsOSRD
preplace inst gmii_to_rgmii_0 -pg 1 -lvl 4 -x 1320 -y -1850 -defaultsOSRD
preplace inst clk_wiz_2 -pg 1 -lvl 3 -x 880 -y -700 -defaultsOSRD
preplace inst ps8_0_axi_periph256M -pg 1 -lvl 4 -x 1320 -y 830 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -x 1940 -y -1730 -defaultsOSRD
preplace inst chan1 -pg 1 -lvl 8 -x 4030 -y -1340 -defaultsOSRD
preplace inst chan2 -pg 1 -lvl 8 -x 4030 -y -820 -defaultsOSRD
preplace inst chan3 -pg 1 -lvl 8 -x 4030 -y -270 -defaultsOSRD
preplace inst chan4 -pg 1 -lvl 8 -x 4030 -y 220 -defaultsOSRD
preplace inst ethWrapPort1 -pg 1 -lvl 10 -x 5540 -y -800 -defaultsOSRD
preplace inst ethWrapPort2 -pg 1 -lvl 10 -x 5540 -y -250 -defaultsOSRD
preplace inst ethWrapPort3 -pg 1 -lvl 10 -x 5540 -y 240 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 11 -x 6100 -y -570 -defaultsOSRD
preplace inst delay_1_eth_start -pg 1 -lvl 13 -x 6900 -y 620 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 11 -x 6100 -y -450 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 12 -x 6470 -y -460 -defaultsOSRD
preplace inst timestamp -pg 1 -lvl 13 -x 6900 -y 1730 -defaultsOSRD
preplace inst udp_control -pg 1 -lvl 11 -x 6100 -y 1010 -defaultsOSRD
preplace inst receive_timing_0 -pg 1 -lvl 8 -x 4030 -y 620 -defaultsOSRD
preplace inst eth_timing_ctrl -pg 1 -lvl 6 -x 2640 -y 580 -defaultsOSRD
preplace inst mapping_ADC_to_chan -pg 1 -lvl 9 -x 4590 -y 1760 -defaultsOSRD
preplace inst mapping_chan_to_DAC -pg 1 -lvl 7 -x 3160 -y 1770 -defaultsOSRD
preplace inst ethernet_top_0 -pg 1 -lvl 16 -x 7670 -y 1480 -defaultsOSRD
preplace inst eth_mux_sel_0 -pg 1 -lvl 11 -x 6100 -y -830 -defaultsOSRD
preplace inst mux4_src_ip -pg 1 -lvl 13 -x 6900 -y -1070 -defaultsOSRD
preplace inst mux4_src_mac -pg 1 -lvl 13 -x 6900 -y -870 -defaultsOSRD
preplace inst mux4_dst_ip -pg 1 -lvl 13 -x 6900 -y -670 -defaultsOSRD
preplace inst mux4_databyte -pg 1 -lvl 13 -x 6900 -y -270 -defaultsOSRD
preplace inst mux4_dst_mac -pg 1 -lvl 13 -x 6900 -y -470 -defaultsOSRD
preplace inst mux4_packet_count -pg 1 -lvl 13 -x 6900 -y -70 -defaultsOSRD
preplace netloc ADC_data_im_1 1 7 3 3740 1510 NJ 1510 4700J
preplace netloc ADC_data_im_2 1 7 3 3770 1480 NJ 1480 4740J
preplace netloc ADC_data_im_3 1 7 3 3800 1490 NJ 1490 4720J
preplace netloc ADC_data_im_4 1 7 3 3820 1520 NJ 1520 4750J
preplace netloc ARESETN_1 1 3 1 1110 -1550n
preplace netloc Net12 1 16 1 N 1520
preplace netloc chan1_start_chan1 1 7 2 3750 -1580 4240
preplace netloc chan1_to_DAC 1 6 3 2840 1500 N 1500 4310
preplace netloc chan2_acc_tvalid_eth 1 8 2 N -840 N
preplace netloc chan2_to_DAC 1 6 3 2850 1610 N 1610 4270
preplace netloc chan3_acc_tvalid_eth 1 8 2 N -290 N
preplace netloc chan3_to_DAC 1 6 3 2860 1620 N 1620 4250
preplace netloc chan4_acc_tvalid_eth 1 8 2 N 200 N
preplace netloc chan4_to_DAC 1 6 3 2830 480 N 480 4230
preplace netloc clk_125_1 1 3 13 1080 -1650 N -1650 N -1650 N -1650 N -1650 N -1650 4800 -690 5850 -380 N -380 6710 1310 N 1310 N 1310 7430
preplace netloc clk_wiz_0_clk_out1 1 2 9 680 50 1090 -1660 1620 -1610 N -1610 2810 -870 3530 950 4330 950 4780 950 N
preplace netloc clk_wiz_2_clk_out1 1 3 1 1050 -1810n
preplace netloc delay_1_eth_start_Q 1 13 3 NJ 620 NJ 620 7440
preplace netloc dina_1 1 8 2 N -820 4760
preplace netloc dina_2 1 8 2 NJ -270 4760
preplace netloc dina_3 1 8 2 NJ 220 4760
preplace netloc ethWrapPort0_Q_data_byte 1 10 3 NJ -1280 NJ -1280 6690
preplace netloc ethWrapPort0_Q_packet_count 1 10 3 NJ -1260 NJ -1260 6680
preplace netloc ethWrapPort0_dst_ip 1 10 3 NJ -1320 NJ -1320 6760
preplace netloc ethWrapPort0_dst_mac 1 10 3 NJ -1300 NJ -1300 6730
preplace netloc ethWrapPort0_eth_start_trig 1 10 1 5780 -1380n
preplace netloc ethWrapPort0_src_ip 1 10 3 NJ -1360 NJ -1360 6780
preplace netloc ethWrapPort0_src_mac 1 10 3 NJ -1340 NJ -1340 6770
preplace netloc ethWrapPort1_Q_data_byte 1 10 3 5810J -720 N -720 6660
preplace netloc ethWrapPort1_Q_packet_count 1 10 3 5800J -730 N -730 6640
preplace netloc ethWrapPort1_dst_ip 1 10 3 5820J -710 N -710 6670
preplace netloc ethWrapPort1_dst_mac 1 10 3 5790J -700 N -700 6650
preplace netloc ethWrapPort1_eth_start_trig 1 10 1 5760 -860n
preplace netloc ethWrapPort1_src_ip 1 10 3 5690J -990 N -990 6620
preplace netloc ethWrapPort1_src_mac 1 10 3 5710J -960 N -960 6750
preplace netloc ethWrapPort2_Q_data_byte 1 10 3 N -210 NJ -210 6730
preplace netloc ethWrapPort2_Q_packet_count 1 10 3 5730 -150 NJ -150 6630
preplace netloc ethWrapPort2_dst_ip 1 10 3 5770 -680 NJ -680 N
preplace netloc ethWrapPort2_dst_mac 1 10 3 5740 -190 NJ -190 6720
preplace netloc ethWrapPort2_eth_start_trig 1 10 1 5830 -830n
preplace netloc ethWrapPort2_src_ip 1 10 3 5700 -980 NJ -980 6630
preplace netloc ethWrapPort2_src_mac 1 10 3 5740 -950 NJ -950 6720
preplace netloc ethWrapPort3_Q_data_byte 1 10 3 5870J -200 N -200 6780
preplace netloc ethWrapPort3_Q_packet_count 1 10 3 5880 -60 NJ -60 N
preplace netloc ethWrapPort3_dst_ip 1 10 3 5820 -660 NJ -660 N
preplace netloc ethWrapPort3_dst_mac 1 10 3 5860J -240 6310 -390 6700
preplace netloc ethWrapPort3_eth_start_trig 1 10 1 5840 -810n
preplace netloc ethWrapPort3_src_ip 1 10 3 5720 -970 NJ -970 6640
preplace netloc ethWrapPort3_src_mac 1 10 3 5750 -940 NJ -940 6700
preplace netloc eth_mux_sel_0_sel 1 10 3 5890 -930 6270 -930 6740
preplace netloc eth_rxclk_3_1 1 0 16 NJ 1470 N 1470 NJ 1470 N 1470 NJ 1470 N 1470 2800 1520 3290 1540 N 1540 N 1540 N 1540 N 1540 N 1540 N 1540 N 1540 7460
preplace netloc eth_rxctl_3_1 1 0 16 NJ 1490 N 1490 NJ 1490 N 1490 NJ 1490 N 1490 2780 1530 3280 1550 N 1550 N 1550 N 1550 N 1550 N 1550 N 1550 N 1550 7400
preplace netloc eth_rxd_3_1 1 0 16 NJ 1450 N 1450 NJ 1450 N 1450 NJ 1450 N 1450 2820 1510 3320 1530 N 1530 N 1530 N 1530 N 1530 N 1530 N 1530 N 1530 N
preplace netloc eth_timing_ctrl_gpio2_io_o 1 6 3 2790 1630 N 1630 4290
preplace netloc eth_timing_ctrl_gpio_io_o 1 6 2 N 570 3280
preplace netloc ethernet_top_2_0_eth_mdc 1 16 1 N 1500
preplace netloc ethernet_top_2_0_eth_rst_b 1 16 1 N 1480
preplace netloc ethernet_top_2_0_eth_txck 1 16 1 N 1540
preplace netloc ethernet_top_2_0_eth_txctl 1 16 1 N 1560
preplace netloc ethernet_top_2_0_eth_txd 1 16 1 N 1580
preplace netloc mux4_ADC_to_chan1_I_q 1 7 3 3790 460 4330J 510 4760J
preplace netloc mux4_ADC_to_chan2_I_q 1 7 3 3810 470 4320J 520 4770J
preplace netloc mux4_ADC_to_chan3_I_q 1 7 3 3760 1580 NJ 1580 4730J
preplace netloc mux4_ADC_to_chan4_I_q 1 7 3 3780 1590 NJ 1590 4710J
preplace netloc mux4_DAC229_T1_CH0_q 1 7 1 3320 1740n
preplace netloc mux4_DAC229_T1_CH1_q 1 7 1 3290 1760n
preplace netloc mux4_DAC229_T1_CH2_q 1 7 1 3280 1780n
preplace netloc mux4_DAC229_T1_CH3_q 1 7 1 3270 1800n
preplace netloc mux4_databyte_q 1 13 3 NJ -270 NJ -270 7420
preplace netloc mux4_dst_ip_q 1 13 3 NJ -670 NJ -670 7450
preplace netloc mux4_dst_mac_q 1 13 3 NJ -470 NJ -470 7460
preplace netloc mux4_packet_count_q 1 13 3 NJ -70 NJ -70 7410
preplace netloc mux4_src_ip_q 1 13 3 NJ -1070 NJ -1070 7470
preplace netloc mux4_src_mac_q 1 13 3 NJ -870 NJ -870 7480
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 3 8 1060 1130 1600 -510 N -510 N -510 3580 1030 N 1030 N 1030 N
preplace netloc receive1_3_0_acc_tvalid_eth 1 8 2 N -1370 4810
preplace netloc receive_timing_0_chan4_start 1 7 2 3840 510 4230
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 3 7 1120 1140 1690J 910 2080 670 N 670 3640 490 N 490 4770
preplace netloc rst_ps8_0_99M_peripheral_reset 1 3 1 1060 -1850n
preplace netloc start_chan2_1 1 7 2 3830 -580 4240
preplace netloc start_chan3_1 1 7 2 3830 520 4220
preplace netloc timestamp_Q 1 13 2 NJ 1730 N
preplace netloc udp_control_out_eth_start_chan1 1 10 2 5910 -640 6270
preplace netloc udp_control_out_eth_start_chan2 1 10 2 5900 -650 6300
preplace netloc udp_control_out_eth_start_chan3 1 10 2 5900 -230 6290
preplace netloc udp_control_out_eth_start_chan4 1 10 2 5910 -220 6280
preplace netloc udp_control_packet_info 1 11 5 NJ 970 NJ 970 NJ 970 NJ 970 7390
preplace netloc usp_rf_data_converter_0_clk_dac1 1 2 7 670 1640 N 1640 N 1640 N 1640 N 1640 N 1640 4230
preplace netloc usp_rf_data_converter_0_m00_axis_tdata 1 8 1 4280 1730n
preplace netloc usp_rf_data_converter_0_m01_axis_tdata 1 8 1 4240J 1670n
preplace netloc usp_rf_data_converter_0_m02_axis_tdata 1 8 1 4260J 1790n
preplace netloc usp_rf_data_converter_0_m03_axis_tdata 1 8 1 4250J 1690n
preplace netloc usp_rf_data_converter_0_m10_axis_tdata 1 8 1 4300J 1810n
preplace netloc usp_rf_data_converter_0_m11_axis_tdata 1 8 1 4270J 1710n
preplace netloc usp_rf_data_converter_0_m12_axis_tdata 1 8 1 4320J 1830n
preplace netloc usp_rf_data_converter_0_m13_axis_tdata 1 8 1 4310J 1730n
preplace netloc util_vector_logic_0_Res 1 11 1 6310 -570n
preplace netloc util_vector_logic_1_Res 1 11 1 N -450
preplace netloc util_vector_logic_2_Res 1 12 1 6620 -460n
preplace netloc xlconcat_1_dout 1 8 2 N -1350 4810
preplace netloc xlconcat_2_dout 1 15 1 7460 1570n
preplace netloc xlconstant_0_dout 1 7 2 3830 1650 4220
preplace netloc xlconstant_1_dout 1 1 1 N -130
preplace netloc xlconstant_2_dout 1 16 1 N 1790
preplace netloc xlconstant_3_dout 1 16 1 N 1890
preplace netloc xlconstant_4_dout 1 14 1 7180 1750n
preplace netloc xlconstant_5_dout 1 14 2 N 1370 N
preplace netloc zynq_ultra_ps_e_0_emio_enet0_enet_tsu_timer_cnt 1 2 11 630J 60 1050J 1540 NJ 1540 NJ 1540 NJ 1540 3270 1600 NJ 1600 4790 1720 NJ 1720 NJ 1720 N
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 9 -210 20 660 -350 1100 1150 1680J 900 2070 490 N 490 3630 500 N 500 4790
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 2 1 650J -860n
preplace netloc CLK_IN1_D_0_1 1 0 3 NJ -700 N -700 N
preplace netloc S00_AXI_1 1 4 6 1610J -520 NJ -520 NJ -520 N -520 N -520 4760
preplace netloc S_AXI_1 1 4 4 1550 -1060 N -1060 N -1060 3280
preplace netloc S_AXI_bram_ctrl_1_1 1 4 4 1630 -800 NJ -800 NJ -800 3430
preplace netloc S_AXI_bram_ctrl_1_2 1 4 4 1650 -440 NJ -440 NJ -440 N
preplace netloc S_AXI_gpio_10_1 1 4 4 N -900 NJ -900 NJ -900 3390
preplace netloc S_AXI_gpio_7_1 1 4 4 N -760 NJ -760 NJ -760 3450
preplace netloc S_AXI_gpio_9_1 1 4 4 1530 -1010 NJ -1010 NJ -1010 3330
preplace netloc adc0_clk_1 1 0 8 NJ 2040 N 2040 NJ 2040 N 2040 N 2040 N 2040 N 2040 3590
preplace netloc adc1_clk_1 1 0 8 NJ 2060 N 2060 NJ 2060 N 2060 NJ 2060 N 2060 N 2060 3280
preplace netloc axi_iic_0_IIC 1 5 12 2060 -1760 N -1760 N -1760 N -1760 N -1760 N -1760 N -1760 N -1760 N -1760 N -1760 N -1760 N
preplace netloc dac1_clk_1 1 0 8 NJ 2080 N 2080 NJ 2080 N 2080 N 2080 N 2080 N 2080 3600
preplace netloc default_sysclk2_125mhz_1 1 0 3 NJ -550 N -550 NJ
preplace netloc gmii_to_rgmii_0_MDIO_PHY 1 4 13 1510 -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N -1990 N
preplace netloc gmii_to_rgmii_0_RGMII 1 4 13 1600 -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N -1960 N
preplace netloc ps8_0_axi_periph1_M01_AXI 1 4 4 1570 -1050 N -1050 N -1050 3290
preplace netloc ps8_0_axi_periph256M_M02_AXI 1 4 1 1510 -1750n
preplace netloc ps8_0_axi_periph256M_M03_AXI 1 4 4 1620 -820 NJ -820 NJ -820 3420
preplace netloc ps8_0_axi_periph256M_M05_AXI 1 4 4 1640 -450 NJ -450 NJ -450 3680
preplace netloc ps8_0_axi_periph256M_M07_AXI 1 4 4 1660 350 NJ 350 NJ 350 3730
preplace netloc ps8_0_axi_periph256M_M08_AXI 1 4 4 1670 370 NJ 370 NJ 370 3610
preplace netloc ps8_0_axi_periph256M_M09_AXI 1 4 7 NJ 920 NJ 920 NJ 920 N 920 NJ 920 N 920 5690
preplace netloc ps8_0_axi_periph99M_M13_AXI 1 4 4 N -780 NJ -780 NJ -780 3440
preplace netloc ps8_0_axi_periph99M_M15_AXI 1 4 4 N -740 NJ -740 NJ -740 3460
preplace netloc ps8_0_axi_periph99M_M16_AXI 1 4 4 N -720 NJ -720 NJ -720 3470
preplace netloc ps8_0_axi_periph99M_M17_AXI 1 4 4 N -700 NJ -700 NJ -700 3480
preplace netloc ps8_0_axi_periph99M_M18_AXI 1 4 4 N -680 NJ -680 NJ -680 3540
preplace netloc ps8_0_axi_periph99M_M19_AXI 1 4 4 NJ -660 NJ -660 N -660 3550
preplace netloc ps8_0_axi_periph99M_M20_AXI 1 4 4 N -640 NJ -640 NJ -640 3560
preplace netloc ps8_0_axi_periph99M_M21_AXI 1 4 4 N -620 NJ -620 NJ -620 3570
preplace netloc ps8_0_axi_periph99M_M22_AXI 1 4 4 NJ -600 NJ -600 N -600 3600
preplace netloc ps8_0_axi_periph99M_M23_AXI 1 4 4 N -580 NJ -580 NJ -580 3610
preplace netloc ps8_0_axi_periph99M_M24_AXI 1 4 4 NJ -560 NJ -560 N -560 3730
preplace netloc ps8_0_axi_periph99M_M25_AXI 1 4 4 NJ -540 NJ -540 N -540 3720
preplace netloc ps8_0_axi_periph99M_M26_AXI 1 4 4 1580J -500 NJ -500 N -500 3710
preplace netloc ps8_0_axi_periph99M_M27_AXI 1 4 4 1560J -490 NJ -490 N -490 3700
preplace netloc ps8_0_axi_periph99M_M28_AXI 1 4 4 NJ -480 NJ -480 N -480 3690
preplace netloc ps8_0_axi_periph99M_M29_AXI 1 4 4 NJ -460 NJ -460 N -460 3670
preplace netloc ps8_0_axi_periph99M_M30_AXI 1 4 4 1540J -430 NJ -430 N -430 3660
preplace netloc ps8_0_axi_periph99M_M31_AXI 1 4 4 NJ -420 NJ -420 N -420 3650
preplace netloc ps8_0_axi_periph99M_M32_AXI 1 4 4 NJ -400 NJ -400 N -400 3610
preplace netloc ps8_0_axi_periph99M_M33_AXI 1 4 4 NJ -380 NJ -380 N -380 3550
preplace netloc ps8_0_axi_periph99M_M34_AXI 1 4 4 NJ -360 NJ -360 N -360 3520
preplace netloc ps8_0_axi_periph99M_M35_AXI 1 4 4 NJ -340 NJ -340 N -340 3510
preplace netloc ps8_0_axi_periph99M_M36_AXI 1 4 4 NJ -320 NJ -320 N -320 3500
preplace netloc ps8_0_axi_periph99M_M37_AXI 1 4 4 NJ -300 NJ -300 N -300 3390
preplace netloc ps8_0_axi_periph99M_M38_AXI 1 4 4 NJ -280 NJ -280 N -280 3350
preplace netloc ps8_0_axi_periph99M_M39_AXI 1 4 4 NJ -260 NJ -260 N -260 3340
preplace netloc ps8_0_axi_periph99M_M40_AXI 1 4 4 NJ -240 NJ -240 N -240 3330
preplace netloc ps8_0_axi_periph99M_M41_AXI 1 4 4 NJ -220 NJ -220 N -220 3310
preplace netloc ps8_0_axi_periph99M_M42_AXI 1 4 4 NJ -200 NJ -200 N -200 3300
preplace netloc ps8_0_axi_periph99M_M43_AXI 1 4 4 NJ -180 NJ -180 N -180 3290
preplace netloc ps8_0_axi_periph99M_M44_AXI 1 4 4 NJ -160 NJ -160 N -160 3280
preplace netloc ps8_0_axi_periph99M_M45_AXI 1 4 4 NJ -140 NJ -140 N -140 3270
preplace netloc ps8_0_axi_periph99M_M46_AXI 1 4 6 1590 -860 NJ -860 NJ -860 3410 -1070 NJ -1070 4810
preplace netloc ps8_0_axi_periph99M_M48_AXI 1 4 6 NJ -80 NJ -80 NJ -80 3320 -30 N -30 4760
preplace netloc ps8_0_axi_periph99M_M49_AXI 1 4 2 NJ -60 2060
preplace netloc ps8_0_axi_periph_M00_AXI 1 4 4 1490 -1000 N -1000 N -1000 3340
preplace netloc ps8_0_axi_periph_M01_AXI 1 4 4 1520 -850 N -850 N -850 3490
preplace netloc ps8_0_axi_periph_M02_AXI 1 4 4 1480J -990 N -990 N -990 3350
preplace netloc ps8_0_axi_periph_M03_AXI 1 4 4 NJ -980 N -980 N -980 3360
preplace netloc ps8_0_axi_periph_M05_AXI 1 4 4 NJ -940 N -940 N -940 3370
preplace netloc ps8_0_axi_periph_M06_AXI 1 4 4 NJ -920 N -920 N -920 3380
preplace netloc ps8_0_axi_periph_M08_AXI 1 4 4 N -880 N -880 N -880 3400
preplace netloc ps8_0_axi_periph_M09_AXI 1 4 6 1470J -1070 N -1070 N -1070 3270 -1590 N -1590 4810
preplace netloc ps8_0_axi_periph_M10_AXI 1 4 4 1500J -1040 N -1040 N -1040 3300
preplace netloc ps8_0_axi_periph_M11_AXI 1 4 4 1540J -1030 N -1030 N -1030 3310
preplace netloc ps8_0_axi_periph_M12_AXI 1 4 4 1560J -1020 N -1020 N -1020 3320
preplace netloc sysref_in_1 1 0 8 NJ 2300 N 2300 NJ 2300 N 2300 N 2300 N 2300 N 2300 3400
preplace netloc usp_rf_data_converter_0_vout10 1 8 9 4330 2030 N 2030 N 2030 N 2030 N 2030 N 2030 N 2030 N 2030 N
preplace netloc usp_rf_data_converter_0_vout11 1 8 9 4340 2110 N 2110 N 2110 N 2110 N 2110 N 2110 N 2110 N 2110 N
preplace netloc usp_rf_data_converter_0_vout12 1 8 9 4350 2140 N 2140 N 2140 N 2140 N 2140 N 2140 N 2140 N 2140 N
preplace netloc usp_rf_data_converter_0_vout13 1 8 9 4360 2170 N 2170 N 2170 N 2170 N 2170 N 2170 N 2170 N 2170 N
preplace netloc vin0_01_1 1 0 8 NJ 2100 N 2100 NJ 2100 N 2100 N 2100 N 2100 N 2100 3310
preplace netloc vin0_23_1 1 0 8 NJ 2120 N 2120 N 2120 N 2120 N 2120 N 2120 N 2120 3610
preplace netloc vin1_01_1 1 0 8 NJ 2140 N 2140 NJ 2140 N 2140 NJ 2140 N 2140 N 2140 3350
preplace netloc vin1_23_1 1 0 8 NJ 2160 N 2160 NJ 2160 N 2160 NJ 2160 N 2160 N 2160 3620
preplace netloc zynq_ultra_ps_e_0_GMII_ENET0 1 2 2 620 -1870 N
preplace netloc zynq_ultra_ps_e_0_MDIO_ENET0 1 2 2 610 -1890 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 2 640J -150 1070
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 2 2 630J -920 1070
levelinfo -pg 1 -430 -290 250 880 1320 1940 2640 3160 4030 4590 5540 6100 6470 6900 7100 7290 7670 7860
pagesize -pg 1 -db -bbox -sgen -640 -2930 8010 6690
"
}
{
   "da_axi4_cnt":"11",
   "da_rf_converter_usp_cnt":"1"
}
