
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14264676 heartbeat IPC: 1.92384 cumulative IPC: 1.94771 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18745577 heartbeat IPC: 2.23169 cumulative IPC: 2.03398 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23822740 heartbeat IPC: 1.9696 cumulative IPC: 2.0175 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28690374 heartbeat IPC: 2.05439 cumulative IPC: 2.02477 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33463177 heartbeat IPC: 2.09521 cumulative IPC: 2.03618 (Simulation time: 0 hr 7 min 20 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38032614 heartbeat IPC: 2.18845 cumulative IPC: 2.05662 (Simulation time: 0 hr 8 min 24 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42394892 heartbeat IPC: 2.29238 cumulative IPC: 2.0834 (Simulation time: 0 hr 9 min 26 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46735423 heartbeat IPC: 2.30387 cumulative IPC: 2.10579 (Simulation time: 0 hr 10 min 29 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51084401 heartbeat IPC: 2.29939 cumulative IPC: 2.12367 (Simulation time: 0 hr 11 min 31 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47088212 cumulative IPC: 2.12367 (Simulation time: 0 hr 11 min 31 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12367 instructions: 100000001 cycles: 47088212
cpu0_DTLB TOTAL     ACCESS:   40467180  HIT:   40459230  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32303888  HIT:   32301022  MISS:       2866
cpu0_DTLB RFO       ACCESS:    8163292  HIT:    8158208  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.7694 cycles
cpu0_ITLB TOTAL     ACCESS:     796894  HIT:     796787  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796894  HIT:     796787  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64547  HIT:      64211  MISS:        336
cpu0_L1I LOAD      ACCESS:      64547  HIT:      64211  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.021 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2973  HIT:       2806  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.256 cycles
cpu0_L1D TOTAL     ACCESS:   32054377  HIT:   31588666  MISS:     465711
cpu0_L1D LOAD      ACCESS:   28654977  HIT:   28498435  MISS:     156542
cpu0_L1D RFO       ACCESS:    3398631  HIT:    3089646  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        585  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 390.609 cycles
cpu0_L2C TOTAL     ACCESS:     772095  HIT:     484898  MISS:     287197
cpu0_L2C LOAD      ACCESS:     156878  HIT:     142190  MISS:      14688
cpu0_L2C RFO       ACCESS:     308985  HIT:      36530  MISS:     272455
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306048  HIT:     306011  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 615.898 cycles
LLC TOTAL     ACCESS:     557312  HIT:     236493  MISS:     320819
LLC LOAD      ACCESS:      14688  HIT:      11514  MISS:       3174
LLC RFO       ACCESS:     272307  HIT:     100061  MISS:     172246
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270300  HIT:     124909  MISS:     145391
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 532.564 cycles
Insertion Distribution: 
	LOAD 600 0 0 0 0 0 0 0 0 0 0 0 0 0 3276 597 
	RFO 3030 0 0 0 0 0 0 0 0 0 0 0 0 0 42153 157806 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 146172 
	 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3605  ROW_BUFFER_MISS:     171815
 DBUS AVG_CONGESTED_CYCLE:    3.99265
 WQ ROW_BUFFER_HIT:      11998  ROW_BUFFER_MISS:     155141  FULL:       2560


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.973
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

