{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544466482461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544466482476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 20:28:02 2018 " "Processing started: Mon Dec 10 20:28:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544466482476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466482476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Probable -c Probable " "Command: quartus_map --read_settings_files=on --write_settings_files=off Probable -c Probable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466482476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544466482868 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "generator.v(47) " "Verilog HDL information at generator.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "generator.v" "" { Text "C:/Users/lujin/Downloads/Project/project/generator.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 1 1 " "Found 1 design units, including 1 entities, in source file generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.v" "" { Text "C:/Users/lujin/Downloads/Project/project/generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(150) " "Verilog HDL information at main.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 2 2 " "Found 2 design units, including 2 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Probable " "Found entity 1: Probable" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""} { "Info" "ISGN_ENTITY_NAME" "2 slow " "Found entity 2: slow" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "print.v(76) " "Verilog HDL information at print.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "print.v" "" { Text "C:/Users/lujin/Downloads/Project/project/print.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print.v 1 1 " "Found 1 design units, including 1 entities, in source file print.v" { { "Info" "ISGN_ENTITY_NAME" "1 print " "Found entity 1: print" {  } { { "print.v" "" { Text "C:/Users/lujin/Downloads/Project/project/print.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "respond.v 1 1 " "Found 1 design units, including 1 entities, in source file respond.v" { { "Info" "ISGN_ENTITY_NAME" "1 respond " "Found entity 1: respond" {  } { { "respond.v" "" { Text "C:/Users/lujin/Downloads/Project/project/respond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keypadClock.v(9) " "Verilog HDL information at keypadClock.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "keypadClock.v" "" { Text "C:/Users/lujin/Downloads/Project/project/keypadClock.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadclock.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypadClock " "Found entity 1: keypadClock" {  } { { "keypadClock.v" "" { Text "C:/Users/lujin/Downloads/Project/project/keypadClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466491352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466491352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Probable " "Elaborating entity \"Probable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544466491539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow slow:s " "Elaborating entity \"slow\" for hierarchy \"slow:s\"" {  } { { "main.v" "s" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466491539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:g " "Elaborating entity \"generator\" for hierarchy \"generator:g\"" {  } { { "main.v" "g" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "generator.v(32) " "Verilog HDL Case Statement information at generator.v(32): all case item expressions in this case statement are onehot" {  } { { "generator.v" "" { Text "C:/Users/lujin/Downloads/Project/project/generator.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 "|Probable|generator:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:p " "Elaborating entity \"print\" for hierarchy \"print:p\"" {  } { { "main.v" "p" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:b " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:b\"" {  } { { "main.v" "b" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 buzzer.v(23) " "Verilog HDL assignment warning at buzzer.v(23): truncated value with size 32 to match size of target (28)" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 "|Probable|buzzer:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 buzzer.v(24) " "Verilog HDL assignment warning at buzzer.v(24): truncated value with size 32 to match size of target (28)" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 "|Probable|buzzer:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 buzzer.v(38) " "Verilog HDL assignment warning at buzzer.v(38): truncated value with size 32 to match size of target (28)" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 "|Probable|buzzer:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 buzzer.v(39) " "Verilog HDL assignment warning at buzzer.v(39): truncated value with size 32 to match size of target (28)" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 "|Probable|buzzer:b"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 buzzer.v(54) " "Verilog HDL assignment warning at buzzer.v(54): truncated value with size 32 to match size of target (28)" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 "|Probable|buzzer:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "respond respond:r " "Elaborating entity \"respond\" for hierarchy \"respond:r\"" {  } { { "main.v" "r" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466491555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypadClock respond:r\|keypadClock:k " "Elaborating entity \"keypadClock\" for hierarchy \"respond:r\|keypadClock:k\"" {  } { { "respond.v" "k" { Text "C:/Users/lujin/Downloads/Project/project/respond.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466491571 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1544466491836 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1544466491836 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1544466491836 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "delay " "RAM logic \"delay\" is uninferred because MIF is not supported for the selected family" {  } { { "main.v" "delay" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 15 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1544466491852 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1544466491852 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/lujin/Downloads/Project/project/db/Probable.ram0_Probable_d713cce2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1544466492057 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "buzzer:b\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"buzzer:b\|Mod0\"" {  } { { "buzzer.v" "Mod0" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466492103 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544466492103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buzzer:b\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"buzzer:b\|lpm_divide:Mod0\"" {  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466492134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buzzer:b\|lpm_divide:Mod0 " "Instantiated megafunction \"buzzer:b\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 28 " "Parameter \"LPM_WIDTHN\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544466492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544466492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544466492150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544466492150 ""}  } { { "buzzer.v" "" { Text "C:/Users/lujin/Downloads/Project/project/buzzer.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544466492150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sll " "Found entity 1: lpm_divide_sll" {  } { { "db/lpm_divide_sll.tdf" "" { Text "C:/Users/lujin/Downloads/Project/project/db/lpm_divide_sll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466492181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466492181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/lujin/Downloads/Project/project/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466492196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466492196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/lujin/Downloads/Project/project/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466492212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466492212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/lujin/Downloads/Project/project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466492259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466492259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/lujin/Downloads/Project/project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544466492305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466492305 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544466492464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h5\[1\] VCC " "Pin \"h5\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h5\[7\] VCC " "Pin \"h5\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h4\[7\] VCC " "Pin \"h4\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h3\[7\] VCC " "Pin \"h3\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h2\[7\] VCC " "Pin \"h2\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h1\[1\] VCC " "Pin \"h1\[1\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h1\[2\] VCC " "Pin \"h1\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h1\[7\] VCC " "Pin \"h1\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "h0\[7\] VCC " "Pin \"h0\[7\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544466492700 "|Probable|h0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544466492700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544466492762 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544466493297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lujin/Downloads/Project/project/output_files/Probable.map.smsg " "Generated suppressed messages file C:/Users/lujin/Downloads/Project/project/output_files/Probable.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466493336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544466493508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544466493508 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p0 " "No output dependent on input pin \"p0\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p1 " "No output dependent on input pin \"p1\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p2 " "No output dependent on input pin \"p2\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p3 " "No output dependent on input pin \"p3\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p4 " "No output dependent on input pin \"p4\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p5 " "No output dependent on input pin \"p5\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p6 " "No output dependent on input pin \"p6\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p7 " "No output dependent on input pin \"p7\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p8 " "No output dependent on input pin \"p8\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p9 " "No output dependent on input pin \"p9\"" {  } { { "main.v" "" { Text "C:/Users/lujin/Downloads/Project/project/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544466493649 "|Probable|p9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544466493649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "921 " "Implemented 921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544466493649 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544466493649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "850 " "Implemented 850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544466493649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544466493649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544466493712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 20:28:13 2018 " "Processing ended: Mon Dec 10 20:28:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544466493712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544466493712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544466493712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544466493712 ""}
