Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct  2 15:13:02 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file bincountnooverflow_timing_summary_routed.rpt -rpx bincountnooverflow_timing_summary_routed.rpx
| Design       : bincountnooverflow
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.214        0.000                      0                   64        0.252        0.000                      0                   64        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.214        0.000                      0                   64        0.252        0.000                      0                   64        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.580ns (22.926%)  route 1.950ns (77.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.243     7.663    sel
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.877    counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.580ns (22.926%)  route 1.950ns (77.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.243     7.663    sel
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.877    counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.580ns (22.926%)  route 1.950ns (77.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.243     7.663    sel
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.877    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.580ns (22.926%)  route 1.950ns (77.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.243     7.663    sel
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.877    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.268%)  route 1.810ns (75.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.103     7.523    sel
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.876    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.268%)  route 1.810ns (75.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.103     7.523    sel
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[5]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.876    counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.268%)  route 1.810ns (75.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.103     7.523    sel
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[6]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.876    counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 counter_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.580ns (24.268%)  route 1.810ns (75.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 f  counter_reg_reg[31]/Q
                         net (fo=3, routed)           0.707     6.295    led_OBUF[15]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.124     6.419 r  counter_reg[0]_i_1/O
                         net (fo=32, routed)          1.103     7.523    sel
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X65Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.876    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.366ns  (required time - arrival time)
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  counter_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.078    counter_reg_reg_n_0_[1]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.752 r  counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.752    counter_reg_reg[0]_i_2_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg_reg[4]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.980    counter_reg_reg[8]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    counter_reg_reg[12]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg_reg[16]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg_reg[20]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg_reg[24]_i_1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.770 r  counter_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.770    counter_reg_reg[28]_i_1_n_6
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[29]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y71         FDRE (Setup_fdre_C_D)        0.062    15.137    counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.366    

Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 2.127ns (81.573%)  route 0.480ns (18.427%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  counter_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.078    counter_reg_reg_n_0_[1]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.752 r  counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.752    counter_reg_reg[0]_i_2_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.866 r  counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.866    counter_reg_reg[4]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.980 r  counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.980    counter_reg_reg[8]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.094 r  counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.094    counter_reg_reg[12]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.208 r  counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg_reg[16]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg_reg[20]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg_reg[24]_i_1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.749 r  counter_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.749    counter_reg_reg[28]_i_1_n_4
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.497    14.838    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  counter_reg_reg[31]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X65Y71         FDRE (Setup_fdre_C_D)        0.062    15.137    counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    counter_reg_reg_n_0_[11]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  counter_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    counter_reg_reg[8]_i_1_n_4
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.719    counter_reg_reg_n_0_[15]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  counter_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    counter_reg_reg[12]_i_1_n_4
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.983    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    counter_reg_reg_n_0_[3]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  counter_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.829    counter_reg_reg[0]_i_2_n_4
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    counter_reg_reg_n_0_[7]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  counter_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    counter_reg_reg[4]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    counter_reg_reg_n_0_[8]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  counter_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    counter_reg_reg[8]_i_1_n_7
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    counter_reg_reg_n_0_[12]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  counter_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    counter_reg_reg[12]_i_1_n_7
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.983    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    counter_reg_reg_n_0_[4]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  counter_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    counter_reg_reg[4]_i_1_n_7
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg_reg[10]/Q
                         net (fo=1, routed)           0.109     1.722    counter_reg_reg_n_0_[10]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  counter_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    counter_reg_reg[8]_i_1_n_5
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  counter_reg_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  counter_reg_reg[14]/Q
                         net (fo=1, routed)           0.109     1.721    counter_reg_reg_n_0_[14]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  counter_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    counter_reg_reg[12]_i_1_n_5
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.983    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  counter_reg_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105     1.575    counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg_reg[2]/Q
                         net (fo=1, routed)           0.109     1.723    counter_reg_reg_n_0_[2]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  counter_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.834    counter_reg_reg[0]_i_2_n_5
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  counter_reg_reg[2]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y64   counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y68   counter_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y68   counter_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   counter_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   counter_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   counter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   counter_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   counter_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65   counter_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y65   counter_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   counter_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   counter_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   counter_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   counter_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   counter_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   counter_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y68   counter_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   counter_reg_reg[10]/C



