

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Jan  7 16:13:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        pi
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.518 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|        39|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.51>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [pi/pi.cpp:20]   --->   Operation 42 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [pi/pi.cpp:22]   --->   Operation 43 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [pi/pi.cpp:19]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %terms"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %terms, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%terms_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %terms" [pi/pi.cpp:19]   --->   Operation 48 'read' 'terms_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.17ns)   --->   "%store_ln22 = store i63 0, i63 %n" [pi/pi.cpp:22]   --->   Operation 49 'store' 'store_ln22' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 50 [1/1] (1.17ns)   --->   "%store_ln20 = store i64 0, i64 %x" [pi/pi.cpp:20]   --->   Operation 50 'store' 'store_ln20' <Predicate = true> <Delay = 1.17>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body" [pi/pi.cpp:22]   --->   Operation 51 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%n_1 = load i63 %n" [pi/pi.cpp:22]   --->   Operation 52 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i63 %n_1" [pi/pi.cpp:22]   --->   Operation 53 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.70ns)   --->   "%icmp_ln22 = icmp_slt  i64 %zext_ln22, i64 %terms_read" [pi/pi.cpp:22]   --->   Operation 54 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.68ns)   --->   "%n_2 = add i63 %n_1, i63 1" [pi/pi.cpp:22]   --->   Operation 55 'add' 'n_2' <Predicate = true> <Delay = 2.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %_ZmlILi64ELi32ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multEiRKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.loopexit, void %for.body.split_ifconv" [pi/pi.cpp:22]   --->   Operation 56 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %n_1, i1 0" [pi/pi.cpp:23]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln23 = or i64 %shl_ln, i64 1" [pi/pi.cpp:23]   --->   Operation 58 'or' 'or_ln23' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 59 [5/5] (6.34ns)   --->   "%conv = sitodp i64 %or_ln23" [pi/pi.cpp:23]   --->   Operation 59 'sitodp' 'conv' <Predicate = (icmp_ln22)> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.17ns)   --->   "%store_ln22 = store i63 %n_2, i63 %n" [pi/pi.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = (icmp_ln22)> <Delay = 1.17>

State 2 <SV = 1> <Delay = 6.34>
ST_2 : Operation 61 [4/5] (6.34ns)   --->   "%conv = sitodp i64 %or_ln23" [pi/pi.cpp:23]   --->   Operation 61 'sitodp' 'conv' <Predicate = true> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.34>
ST_3 : Operation 62 [3/5] (6.34ns)   --->   "%conv = sitodp i64 %or_ln23" [pi/pi.cpp:23]   --->   Operation 62 'sitodp' 'conv' <Predicate = true> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.34>
ST_4 : Operation 63 [2/5] (6.34ns)   --->   "%conv = sitodp i64 %or_ln23" [pi/pi.cpp:23]   --->   Operation 63 'sitodp' 'conv' <Predicate = true> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.34>
ST_5 : Operation 64 [1/5] (6.34ns)   --->   "%conv = sitodp i64 %or_ln23" [pi/pi.cpp:23]   --->   Operation 64 'sitodp' 'conv' <Predicate = true> <Delay = 6.34> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.93>
ST_6 : Operation 65 [31/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 65 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.93>
ST_7 : Operation 66 [30/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 66 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.93>
ST_8 : Operation 67 [29/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 67 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.93>
ST_9 : Operation 68 [28/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 68 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.93>
ST_10 : Operation 69 [27/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 69 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.93>
ST_11 : Operation 70 [26/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 70 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.93>
ST_12 : Operation 71 [25/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 71 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.93>
ST_13 : Operation 72 [24/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 72 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.93>
ST_14 : Operation 73 [23/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 73 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.93>
ST_15 : Operation 74 [22/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 74 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.93>
ST_16 : Operation 75 [21/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 75 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.93>
ST_17 : Operation 76 [20/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 76 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.93>
ST_18 : Operation 77 [19/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 77 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.93>
ST_19 : Operation 78 [18/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 78 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.93>
ST_20 : Operation 79 [17/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 79 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.93>
ST_21 : Operation 80 [16/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 80 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.93>
ST_22 : Operation 81 [15/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 81 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.93>
ST_23 : Operation 82 [14/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 82 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.93>
ST_24 : Operation 83 [13/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 83 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.93>
ST_25 : Operation 84 [12/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 84 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.93>
ST_26 : Operation 85 [11/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 85 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.93>
ST_27 : Operation 86 [10/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 86 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.93>
ST_28 : Operation 87 [9/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 87 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.93>
ST_29 : Operation 88 [8/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 88 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.93>
ST_30 : Operation 89 [7/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 89 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.93>
ST_31 : Operation 90 [6/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 90 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.93>
ST_32 : Operation 91 [5/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 91 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.93>
ST_33 : Operation 92 [4/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 92 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.93>
ST_34 : Operation 93 [3/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 93 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.93>
ST_35 : Operation 94 [2/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 94 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.93>
ST_36 : Operation 95 [1/31] (5.93ns)   --->   "%pf = ddiv i64 1, i64 %conv" [pi/pi.cpp:23]   --->   Operation 95 'ddiv' 'pf' <Predicate = true> <Delay = 5.93> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 5.93> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.58>
ST_37 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [pi/pi.cpp:23]   --->   Operation 96 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i64 %bitcast_ln724" [pi/pi.cpp:23]   --->   Operation 97 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 98 [1/1] (0.00ns)   --->   "%z_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [pi/pi.cpp:23]   --->   Operation 98 'bitselect' 'z_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 99 [1/1] (0.00ns)   --->   "%tmp2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [pi/pi.cpp:23]   --->   Operation 99 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i11 %tmp2" [pi/pi.cpp:23]   --->   Operation 100 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i64 %bitcast_ln724" [pi/pi.cpp:23]   --->   Operation 101 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln23_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln23_1" [pi/pi.cpp:23]   --->   Operation 102 'bitconcatenate' 'zext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i53 %zext_ln23_1_cast" [pi/pi.cpp:23]   --->   Operation 103 'zext' 'zext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 104 [1/1] (2.46ns)   --->   "%sub_ln23 = sub i54 0, i54 %zext_ln23_1" [pi/pi.cpp:23]   --->   Operation 104 'sub' 'sub_ln23' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 105 [1/1] (1.11ns)   --->   "%z = select i1 %z_4, i54 %sub_ln23, i54 %zext_ln23_1" [pi/pi.cpp:23]   --->   Operation 105 'select' 'z' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 106 [1/1] (2.68ns)   --->   "%icmp_ln23 = icmp_eq  i63 %trunc_ln23, i63 0" [pi/pi.cpp:23]   --->   Operation 106 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 107 [1/1] (1.76ns)   --->   "%sub_ln23_1 = sub i12 1075, i12 %zext_ln23" [pi/pi.cpp:23]   --->   Operation 107 'sub' 'sub_ln23_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = trunc i12 %sub_ln23_1" [pi/pi.cpp:23]   --->   Operation 108 'trunc' 'trunc_ln23_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 109 [1/1] (1.76ns)   --->   "%icmp_ln23_1 = icmp_sgt  i12 %sub_ln23_1, i12 32" [pi/pi.cpp:23]   --->   Operation 109 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 110 [1/1] (1.76ns)   --->   "%icmp_ln23_2 = icmp_eq  i12 %sub_ln23_1, i12 32" [pi/pi.cpp:23]   --->   Operation 110 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.03>
ST_38 : Operation 111 [1/1] (1.76ns)   --->   "%add_ln23 = add i11 %trunc_ln23_2, i11 2016" [pi/pi.cpp:23]   --->   Operation 111 'add' 'add_ln23' <Predicate = (icmp_ln23_1)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 112 [1/1] (1.76ns)   --->   "%sub_ln23_2 = sub i11 32, i11 %trunc_ln23_2" [pi/pi.cpp:23]   --->   Operation 112 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln23_1)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 113 [1/1] (0.51ns)   --->   "%select_ln23_1 = select i1 %icmp_ln23_1, i11 %add_ln23, i11 %sub_ln23_2" [pi/pi.cpp:23]   --->   Operation 113 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i54 %z" [pi/pi.cpp:23]   --->   Operation 114 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 115 [1/1] (1.76ns)   --->   "%icmp_ln23_3 = icmp_ult  i11 %select_ln23_1, i11 54" [pi/pi.cpp:23]   --->   Operation 115 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 1.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %select_ln23_1, i32 6, i32 10" [pi/pi.cpp:23]   --->   Operation 116 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 117 [1/1] (1.52ns)   --->   "%icmp_ln23_4 = icmp_eq  i5 %tmp_1, i5 0" [pi/pi.cpp:23]   --->   Operation 117 'icmp' 'icmp_ln23_4' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i11 %select_ln23_1" [pi/pi.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 119 [1/1] (3.07ns)   --->   "%z_1 = shl i64 %sext_ln23, i64 %zext_ln23_2" [pi/pi.cpp:23]   --->   Operation 119 'shl' 'z_1' <Predicate = true> <Delay = 3.07> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node z_7)   --->   "%z_2 = select i1 %icmp_ln23_4, i64 %z_1, i64 0" [pi/pi.cpp:23]   --->   Operation 120 'select' 'z_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i11 %select_ln23_1" [pi/pi.cpp:23]   --->   Operation 121 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 122 [1/1] (3.07ns)   --->   "%z_3 = ashr i54 %z, i54 %zext_ln23_3" [pi/pi.cpp:23]   --->   Operation 122 'ashr' 'z_3' <Predicate = true> <Delay = 3.07> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node z_8)   --->   "%sext_ln23_1 = sext i54 %z_3" [pi/pi.cpp:23]   --->   Operation 123 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 124 [1/1] (0.71ns)   --->   "%xor_ln23 = xor i1 %icmp_ln23, i1 1" [pi/pi.cpp:23]   --->   Operation 124 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node z_6)   --->   "%z_5 = and i1 %z_4, i1 %xor_ln23" [pi/pi.cpp:23]   --->   Operation 125 'and' 'z_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node z_6)   --->   "%select_ln23 = select i1 %z_5, i54 18014398509481983, i54 0" [pi/pi.cpp:23]   --->   Operation 126 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node z_6)   --->   "%and_ln23 = and i1 %icmp_ln23_2, i1 %xor_ln23" [pi/pi.cpp:23]   --->   Operation 127 'and' 'and_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 128 [1/1] (1.11ns) (out node of the LUT)   --->   "%z_6 = select i1 %and_ln23, i54 %z, i54 %select_ln23" [pi/pi.cpp:23]   --->   Operation 128 'select' 'z_6' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node z_7)   --->   "%sext_ln23_2 = sext i54 %z_6" [pi/pi.cpp:23]   --->   Operation 129 'sext' 'sext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 130 [1/1] (0.71ns)   --->   "%or_ln23_1 = or i1 %icmp_ln23, i1 %icmp_ln23_2" [pi/pi.cpp:23]   --->   Operation 130 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node z_7)   --->   "%or_ln23_2 = or i1 %or_ln23_1, i1 %icmp_ln23_1" [pi/pi.cpp:23]   --->   Operation 131 'or' 'or_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 132 [1/1] (0.84ns) (out node of the LUT)   --->   "%z_7 = select i1 %or_ln23_2, i64 %sext_ln23_2, i64 %z_2" [pi/pi.cpp:23]   --->   Operation 132 'select' 'z_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node z_8)   --->   "%xor_ln23_1 = xor i1 %or_ln23_1, i1 1" [pi/pi.cpp:23]   --->   Operation 133 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node z_8)   --->   "%and_ln23_1 = and i1 %icmp_ln23_3, i1 %xor_ln23_1" [pi/pi.cpp:23]   --->   Operation 134 'and' 'and_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node z_8)   --->   "%and_ln23_2 = and i1 %and_ln23_1, i1 %icmp_ln23_1" [pi/pi.cpp:23]   --->   Operation 135 'and' 'and_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 136 [1/1] (0.84ns) (out node of the LUT)   --->   "%z_8 = select i1 %and_ln23_2, i64 %sext_ln23_1, i64 %z_7" [pi/pi.cpp:23]   --->   Operation 136 'select' 'z_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 146 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [pi/pi.cpp:30]   --->   Operation 146 'load' 'x_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_38 : Operation 147 [1/1] (0.00ns)   --->   "%pi = shl i64 %x_load, i64 2" [pi/pi.cpp:30]   --->   Operation 147 'shl' 'pi' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_38 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln32 = ret i64 %pi" [pi/pi.cpp:32]   --->   Operation 148 'ret' 'ret_ln32' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.58>
ST_39 : Operation 137 [1/1] (0.00ns)   --->   "%x_load_1 = load i64 %x" [pi/pi.cpp:27]   --->   Operation 137 'load' 'x_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln22 = trunc i63 %n_1" [pi/pi.cpp:22]   --->   Operation 138 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [pi/pi.cpp:20]   --->   Operation 139 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [pi/pi.cpp:22]   --->   Operation 140 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 141 [1/1] (2.70ns)   --->   "%z_9 = sub i64 0, i64 %z_8" [pi/pi.cpp:25]   --->   Operation 141 'sub' 'z_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%z_10 = select i1 %trunc_ln22, i64 %z_9, i64 %z_8" [pi/pi.cpp:24]   --->   Operation 142 'select' 'z_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 143 [1/1] (2.70ns) (out node of the LUT)   --->   "%x_1 = add i64 %z_10, i64 %x_load_1" [pi/pi.cpp:27]   --->   Operation 143 'add' 'x_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 144 [1/1] (1.17ns)   --->   "%store_ln20 = store i64 %x_1, i64 %x" [pi/pi.cpp:20]   --->   Operation 144 'store' 'store_ln20' <Predicate = true> <Delay = 1.17>
ST_39 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body" [pi/pi.cpp:22]   --->   Operation 145 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.518ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln22', pi/pi.cpp:22) of constant 0 on local variable 'n', pi/pi.cpp:22 [9]  (1.173 ns)
	'load' operation 63 bit ('n', pi/pi.cpp:22) on local variable 'n', pi/pi.cpp:22 [13]  (0.000 ns)
	'or' operation 64 bit ('or_ln23', pi/pi.cpp:23) [24]  (0.000 ns)
	'sitodp' operation 64 bit ('conv', pi/pi.cpp:23) [25]  (6.345 ns)

 <State 2>: 6.345ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', pi/pi.cpp:23) [25]  (6.345 ns)

 <State 3>: 6.345ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', pi/pi.cpp:23) [25]  (6.345 ns)

 <State 4>: 6.345ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', pi/pi.cpp:23) [25]  (6.345 ns)

 <State 5>: 6.345ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', pi/pi.cpp:23) [25]  (6.345 ns)

 <State 6>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 7>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 8>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 9>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 10>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 11>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 12>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 13>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 14>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 15>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 16>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 17>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 18>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 19>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 20>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 21>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 22>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 23>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 24>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 25>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 26>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 27>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 28>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 29>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 30>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 31>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 32>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 33>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 34>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 35>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 36>: 5.937ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('pf', pi/pi.cpp:23) [26]  (5.937 ns)

 <State 37>: 3.587ns
The critical path consists of the following:
	'sub' operation 54 bit ('sub_ln23', pi/pi.cpp:23) [35]  (2.470 ns)
	'select' operation 54 bit ('z', pi/pi.cpp:23) [36]  (1.118 ns)

 <State 38>: 7.040ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln23', pi/pi.cpp:23) [41]  (1.766 ns)
	'select' operation 11 bit ('select_ln23_1', pi/pi.cpp:23) [43]  (0.516 ns)
	'shl' operation 64 bit ('z', pi/pi.cpp:23) [50]  (3.077 ns)
	'select' operation 64 bit ('z', pi/pi.cpp:23) [51]  (0.000 ns)
	'select' operation 64 bit ('z', pi/pi.cpp:23) [63]  (0.840 ns)
	'select' operation 64 bit ('z', pi/pi.cpp:23) [67]  (0.840 ns)

 <State 39>: 6.585ns
The critical path consists of the following:
	'sub' operation 64 bit ('z', pi/pi.cpp:25) [68]  (2.706 ns)
	'select' operation 64 bit ('z', pi/pi.cpp:24) [69]  (0.000 ns)
	'add' operation 64 bit ('x', pi/pi.cpp:27) [70]  (2.706 ns)
	'store' operation 0 bit ('store_ln20', pi/pi.cpp:20) of variable 'x', pi/pi.cpp:27 on local variable 'x', pi/pi.cpp:20 [72]  (1.173 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
