
SensorDataLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b54c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  0800b6f0  0800b6f0  0001b6f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba80  0800ba80  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba80  0800ba80  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba80  0800ba80  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba80  0800ba80  0001ba80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba84  0800ba84  0001ba84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ba88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b9c  200001e0  0800bc68  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001d7c  0800bc68  00021d7c  2**0
                  ALLOC
 11 .log_data     00000000  08070000  08070000  000201e0  2**0
                  CONTENTS
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001fc0e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000410d  00000000  00000000  0003fe1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000018f8  00000000  00000000  00043f30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001720  00000000  00000000  00045828  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00021547  00000000  00000000  00046f48  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000175ea  00000000  00000000  0006848f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000c96d9  00000000  00000000  0007fa79  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00149152  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000072c8  00000000  00000000  001491d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b6d4 	.word	0x0800b6d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800b6d4 	.word	0x0800b6d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <LoggerInit>:
static uint32_t find_last_record(void);
static uint8_t define_page(uint32_t address);


void LoggerInit(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
	uint32_t u32Addr = find_last_record();
 8000bbe:	f000 f931 	bl	8000e24 <find_last_record>
 8000bc2:	6078      	str	r0, [r7, #4]
	memcpy(&LoggerS, ADDRESS(u32Addr), sizeof(LOGGER_STORE_DATA_SIZE));
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b11      	ldr	r3, [pc, #68]	; (8000c10 <LoggerInit+0x58>)
 8000bcc:	601a      	str	r2, [r3, #0]
	switch(LoggerS._State)
 8000bce:	4b10      	ldr	r3, [pc, #64]	; (8000c10 <LoggerInit+0x58>)
 8000bd0:	891b      	ldrh	r3, [r3, #8]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	db12      	blt.n	8000bfc <LoggerInit+0x44>
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	dd04      	ble.n	8000be4 <LoggerInit+0x2c>
 8000bda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d006      	beq.n	8000bf0 <LoggerInit+0x38>
 8000be2:	e00b      	b.n	8000bfc <LoggerInit+0x44>
		{

		}
		case(UPDATED):
		{
			memset(&LoggerS, 0, sizeof(LOGGER_DATA_S));
 8000be4:	2210      	movs	r2, #16
 8000be6:	2100      	movs	r1, #0
 8000be8:	4809      	ldr	r0, [pc, #36]	; (8000c10 <LoggerInit+0x58>)
 8000bea:	f008 fca0 	bl	800952e <memset>
			break;
 8000bee:	e00a      	b.n	8000c06 <LoggerInit+0x4e>
		}
		case(UNDEFINED):
		{
			memset(&LoggerS, 0, sizeof(LOGGER_DATA_S));
 8000bf0:	2210      	movs	r2, #16
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4806      	ldr	r0, [pc, #24]	; (8000c10 <LoggerInit+0x58>)
 8000bf6:	f008 fc9a 	bl	800952e <memset>
			break;
 8000bfa:	e004      	b.n	8000c06 <LoggerInit+0x4e>
		}
		default:
		{
			memset(&LoggerS, 0, sizeof(LOGGER_DATA_S));
 8000bfc:	2210      	movs	r2, #16
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4803      	ldr	r0, [pc, #12]	; (8000c10 <LoggerInit+0x58>)
 8000c02:	f008 fc94 	bl	800952e <memset>
//	    {
//	    	flash_write(LOGGER_DATA+i, 0);
//	    }
//	    HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();
//	}
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	2000020c 	.word	0x2000020c

08000c14 <LoggerUpdate>:

void LoggerUpdate(LOGGER_STATE_E state)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	80fb      	strh	r3, [r7, #6]
	static uint16_t u16Offset = 0;
	uint8_t u8Buffer[LOGGER_STORE_DATA_SIZE] = {0};
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
	uint8_t test[LOGGER_STORE_DATA_SIZE] = {0};
 8000c28:	f107 030c 	add.w	r3, r7, #12
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
	LoggerS._State = state;
 8000c32:	4a29      	ldr	r2, [pc, #164]	; (8000cd8 <LoggerUpdate+0xc4>)
 8000c34:	88fb      	ldrh	r3, [r7, #6]
 8000c36:	8113      	strh	r3, [r2, #8]
	memcpy(u8Buffer, &LoggerS, LOGGER_STORE_DATA_SIZE);
 8000c38:	4a27      	ldr	r2, [pc, #156]	; (8000cd8 <LoggerUpdate+0xc4>)
 8000c3a:	f107 0314 	add.w	r3, r7, #20
 8000c3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c42:	e883 0003 	stmia.w	r3, {r0, r1}
	u8Buffer[LOGGER_STORE_DATA_SIZE-1] = 0;
 8000c46:	2300      	movs	r3, #0
 8000c48:	76fb      	strb	r3, [r7, #27]

	HAL_FLASH_Unlock(); HAL_FLASH_OB_Unlock();
 8000c4a:	f002 fbfb 	bl	8003444 <HAL_FLASH_Unlock>
 8000c4e:	f002 fc2f 	bl	80034b0 <HAL_FLASH_OB_Unlock>
	if(u16Offset+LOGGER_STORE_DATA_SIZE >= PAGE_SIZE ||
 8000c52:	4b22      	ldr	r3, [pc, #136]	; (8000cdc <LoggerUpdate+0xc8>)
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	3308      	adds	r3, #8
 8000c58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000c5c:	da03      	bge.n	8000c66 <LoggerUpdate+0x52>
	   0 == u16Offset)
 8000c5e:	4b1f      	ldr	r3, [pc, #124]	; (8000cdc <LoggerUpdate+0xc8>)
 8000c60:	881b      	ldrh	r3, [r3, #0]
	if(u16Offset+LOGGER_STORE_DATA_SIZE >= PAGE_SIZE ||
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d105      	bne.n	8000c72 <LoggerUpdate+0x5e>
	{
		flash_erase(SYSTEM_PAGE);
 8000c66:	481e      	ldr	r0, [pc, #120]	; (8000ce0 <LoggerUpdate+0xcc>)
 8000c68:	f000 fab6 	bl	80011d8 <flash_erase>
		u16Offset = 0;
 8000c6c:	4b1b      	ldr	r3, [pc, #108]	; (8000cdc <LoggerUpdate+0xc8>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	801a      	strh	r2, [r3, #0]
	}
    for(int i = 0; i<LOGGER_STORE_DATA_SIZE; i+=4)
 8000c72:	2300      	movs	r3, #0
 8000c74:	61fb      	str	r3, [r7, #28]
 8000c76:	e018      	b.n	8000caa <LoggerUpdate+0x96>
    {
    	flash_write(SYSTEM_PAGE+u16Offset, *((uint16_t*)(&u8Buffer + i)));
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <LoggerUpdate+0xc8>)
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000c80:	f503 23e3 	add.w	r3, r3, #464896	; 0x71800
 8000c84:	69fa      	ldr	r2, [r7, #28]
 8000c86:	00d2      	lsls	r2, r2, #3
 8000c88:	f107 0114 	add.w	r1, r7, #20
 8000c8c:	440a      	add	r2, r1
 8000c8e:	8812      	ldrh	r2, [r2, #0]
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 fa50 	bl	8001138 <flash_write>
    	u16Offset += 4;
 8000c98:	4b10      	ldr	r3, [pc, #64]	; (8000cdc <LoggerUpdate+0xc8>)
 8000c9a:	881b      	ldrh	r3, [r3, #0]
 8000c9c:	3304      	adds	r3, #4
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	; (8000cdc <LoggerUpdate+0xc8>)
 8000ca2:	801a      	strh	r2, [r3, #0]
    for(int i = 0; i<LOGGER_STORE_DATA_SIZE; i+=4)
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	3304      	adds	r3, #4
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	2b07      	cmp	r3, #7
 8000cae:	dde3      	ble.n	8000c78 <LoggerUpdate+0x64>
    }
	memcpy(&test, (void*)(SYSTEM_PAGE+u16Offset), LOGGER_STORE_DATA_SIZE);
 8000cb0:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <LoggerUpdate+0xc8>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000cb8:	f503 23e3 	add.w	r3, r3, #464896	; 0x71800
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	f107 030c 	add.w	r3, r7, #12
 8000cc2:	6810      	ldr	r0, [r2, #0]
 8000cc4:	6851      	ldr	r1, [r2, #4]
 8000cc6:	c303      	stmia	r3!, {r0, r1}
	HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();
 8000cc8:	f002 fbe2 	bl	8003490 <HAL_FLASH_Lock>
 8000ccc:	f002 fc0c 	bl	80034e8 <HAL_FLASH_OB_Lock>
}
 8000cd0:	bf00      	nop
 8000cd2:	3720      	adds	r7, #32
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	2000020c 	.word	0x2000020c
 8000cdc:	2000021c 	.word	0x2000021c
 8000ce0:	08071800 	.word	0x08071800

08000ce4 <LogData>:

void LogData(uint8_t* pData, uint32_t size)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
	LoggerUpdate(IN_WORK);
 8000cee:	2002      	movs	r0, #2
 8000cf0:	f7ff ff90 	bl	8000c14 <LoggerUpdate>
	if(LoggerS._LogSize+size >= PAGE_SIZE)
 8000cf4:	4b48      	ldr	r3, [pc, #288]	; (8000e18 <LogData+0x134>)
 8000cf6:	68da      	ldr	r2, [r3, #12]
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000d00:	d34f      	bcc.n	8000da2 <LogData+0xbe>
	{
		LoggerS._CurrentPage += 1;
 8000d02:	4b45      	ldr	r3, [pc, #276]	; (8000e18 <LogData+0x134>)
 8000d04:	785b      	ldrb	r3, [r3, #1]
 8000d06:	3301      	adds	r3, #1
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4b43      	ldr	r3, [pc, #268]	; (8000e18 <LogData+0x134>)
 8000d0c:	705a      	strb	r2, [r3, #1]
		LogHeaderS.HEADER_S.u8PageNumber += 1;
 8000d0e:	4b43      	ldr	r3, [pc, #268]	; (8000e1c <LogData+0x138>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	3301      	adds	r3, #1
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b41      	ldr	r3, [pc, #260]	; (8000e1c <LogData+0x138>)
 8000d18:	701a      	strb	r2, [r3, #0]

		if(MAX_PAGES-RESERVED_PAGES == LoggerS._CurrentPage)
 8000d1a:	4b3f      	ldr	r3, [pc, #252]	; (8000e18 <LogData+0x134>)
 8000d1c:	785b      	ldrb	r3, [r3, #1]
 8000d1e:	2b03      	cmp	r3, #3
 8000d20:	d111      	bne.n	8000d46 <LogData+0x62>
		{
			LogHeaderS.HEADER_S.u8PageNumber = 0;
 8000d22:	4b3e      	ldr	r3, [pc, #248]	; (8000e1c <LogData+0x138>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
			LoggerS._CurrentPage = 0;
 8000d28:	4b3b      	ldr	r3, [pc, #236]	; (8000e18 <LogData+0x134>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	705a      	strb	r2, [r3, #1]
			LoggerS._FilledPages -= 1;
 8000d2e:	4b3a      	ldr	r3, [pc, #232]	; (8000e18 <LogData+0x134>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b38      	ldr	r3, [pc, #224]	; (8000e18 <LogData+0x134>)
 8000d38:	701a      	strb	r2, [r3, #0]
			LoggerS._LoopNumber += 1;
 8000d3a:	4b37      	ldr	r3, [pc, #220]	; (8000e18 <LogData+0x134>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	4a35      	ldr	r2, [pc, #212]	; (8000e18 <LogData+0x134>)
 8000d42:	6053      	str	r3, [r2, #4]
 8000d44:	e005      	b.n	8000d52 <LogData+0x6e>
		}
		else
		{
			LoggerS._FilledPages += 1;
 8000d46:	4b34      	ldr	r3, [pc, #208]	; (8000e18 <LogData+0x134>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	b2da      	uxtb	r2, r3
 8000d4e:	4b32      	ldr	r3, [pc, #200]	; (8000e18 <LogData+0x134>)
 8000d50:	701a      	strb	r2, [r3, #0]
		}
		uint32_t page_adr = FLASH_STORAGE + PAGE_SIZE*LoggerS._CurrentPage;
 8000d52:	4b31      	ldr	r3, [pc, #196]	; (8000e18 <LogData+0x134>)
 8000d54:	785b      	ldrb	r3, [r3, #1]
 8000d56:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000d5a:	33e0      	adds	r3, #224	; 0xe0
 8000d5c:	02db      	lsls	r3, r3, #11
 8000d5e:	60fb      	str	r3, [r7, #12]
		if(0xFF == define_page(page_adr))
 8000d60:	68f8      	ldr	r0, [r7, #12]
 8000d62:	f000 f87d 	bl	8000e60 <define_page>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2bff      	cmp	r3, #255	; 0xff
 8000d6a:	d111      	bne.n	8000d90 <LogData+0xac>
		{
			for(int i = 0; i<size; i+=4)
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	617b      	str	r3, [r7, #20]
 8000d70:	e009      	b.n	8000d86 <LogData+0xa2>
			{
				flash_write(page_adr + i, 0);
 8000d72:	697a      	ldr	r2, [r7, #20]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4413      	add	r3, r2
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f000 f9dc 	bl	8001138 <flash_write>
			for(int i = 0; i<size; i+=4)
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	3304      	adds	r3, #4
 8000d84:	617b      	str	r3, [r7, #20]
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	683a      	ldr	r2, [r7, #0]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d8f1      	bhi.n	8000d72 <LogData+0x8e>
 8000d8e:	e002      	b.n	8000d96 <LogData+0xb2>
		}
		else
		{
			//flash_erase(MIRROR_PAGE);
			//flash_copy_page(page_adr, MIRROR_PAGE);
			flash_erase(page_adr);
 8000d90:	68f8      	ldr	r0, [r7, #12]
 8000d92:	f000 fa21 	bl	80011d8 <flash_erase>
		}
		LogHeaderS.HEADER_S.u32LogSize = 0;
 8000d96:	4b21      	ldr	r3, [pc, #132]	; (8000e1c <LogData+0x138>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
		LoggerS._LogSize = 0;
 8000d9c:	4b1e      	ldr	r3, [pc, #120]	; (8000e18 <LogData+0x134>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	60da      	str	r2, [r3, #12]
	}
	HAL_FLASH_Unlock(); HAL_FLASH_OB_Unlock();
 8000da2:	f002 fb4f 	bl	8003444 <HAL_FLASH_Unlock>
 8000da6:	f002 fb83 	bl	80034b0 <HAL_FLASH_OB_Unlock>

	if(0 == size%4)
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	f003 0303 	and.w	r3, r3, #3
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d11d      	bne.n	8000df0 <LogData+0x10c>
	{
		uint32_t curr_adr = LOGS_BEGIN+(LoggerS._CurrentPage*PAGE_SIZE)+LoggerS._LogSize;
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <LogData+0x134>)
 8000db6:	785b      	ldrb	r3, [r3, #1]
 8000db8:	02db      	lsls	r3, r3, #11
 8000dba:	461a      	mov	r2, r3
 8000dbc:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <LogData+0x134>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	441a      	add	r2, r3
 8000dc2:	4b17      	ldr	r3, [pc, #92]	; (8000e20 <LogData+0x13c>)
 8000dc4:	4413      	add	r3, r2
 8000dc6:	60bb      	str	r3, [r7, #8]
		for(int i = 0; i<size; i+=4)
 8000dc8:	2300      	movs	r3, #0
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	e00c      	b.n	8000de8 <LogData+0x104>
		{
			flash_write(curr_adr+i, *(uint32_t*)(pData+i));
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	68bb      	ldr	r3, [r7, #8]
 8000dd2:	18d0      	adds	r0, r2, r3
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	f000 f9ab 	bl	8001138 <flash_write>
		for(int i = 0; i<size; i+=4)
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	3304      	adds	r3, #4
 8000de6:	613b      	str	r3, [r7, #16]
 8000de8:	693b      	ldr	r3, [r7, #16]
 8000dea:	683a      	ldr	r2, [r7, #0]
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d8ee      	bhi.n	8000dce <LogData+0xea>
//		{
//			flash_write(FLASH_STORAGE+LogHeaderS.HEADER_S.u32LogSize+i, *(uint16_t*)pData);
//		}
//		flash_write(FLASH_STORAGE+LogHeaderS.HEADER_S.u32LogSize+i, *(uint16_t*)pData);
//	}
	LogHeaderS.HEADER_S.u32LogSize += size;
 8000df0:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <LogData+0x138>)
 8000df2:	685a      	ldr	r2, [r3, #4]
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	4413      	add	r3, r2
 8000df8:	4a08      	ldr	r2, [pc, #32]	; (8000e1c <LogData+0x138>)
 8000dfa:	6053      	str	r3, [r2, #4]
	LoggerS._LogSize += size;
 8000dfc:	4b06      	ldr	r3, [pc, #24]	; (8000e18 <LogData+0x134>)
 8000dfe:	68da      	ldr	r2, [r3, #12]
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	4413      	add	r3, r2
 8000e04:	4a04      	ldr	r2, [pc, #16]	; (8000e18 <LogData+0x134>)
 8000e06:	60d3      	str	r3, [r2, #12]
	HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();
 8000e08:	f002 fb42 	bl	8003490 <HAL_FLASH_Lock>
 8000e0c:	f002 fb6c 	bl	80034e8 <HAL_FLASH_OB_Lock>
}
 8000e10:	bf00      	nop
 8000e12:	3718      	adds	r7, #24
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	2000020c 	.word	0x2000020c
 8000e1c:	200001fc 	.word	0x200001fc
 8000e20:	08070010 	.word	0x08070010

08000e24 <find_last_record>:

static uint32_t find_last_record(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
	uint32_t u32Addr = SYSTEM_PAGE;
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <find_last_record+0x38>)
 8000e2c:	607b      	str	r3, [r7, #4]
	if(UNDEFINE == *ADDRESS(u32Addr))
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e36:	d104      	bne.n	8000e42 <find_last_record+0x1e>
	{
		return u32Addr;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	e009      	b.n	8000e50 <find_last_record+0x2c>
	}
	while(UNDEFINE != *ADDRESS(u32Addr))
	{
		u32Addr += 4;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	3304      	adds	r3, #4
 8000e40:	607b      	str	r3, [r7, #4]
	while(UNDEFINE != *ADDRESS(u32Addr))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e4a:	d1f7      	bne.n	8000e3c <find_last_record+0x18>
	}
	return u32Addr-4;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	3b04      	subs	r3, #4
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	08071800 	.word	0x08071800

08000e60 <define_page>:

static uint8_t define_page(uint32_t address)
{
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
	uint8_t pageHeader[16] = {0};
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
	uint8_t pageState = 1;
 8000e76:	2301      	movs	r3, #1
 8000e78:	77fb      	strb	r3, [r7, #31]
	HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();
 8000e7a:	f002 fb09 	bl	8003490 <HAL_FLASH_Lock>
 8000e7e:	f002 fb33 	bl	80034e8 <HAL_FLASH_OB_Lock>
	memcpy(pageHeader, (uint8_t*)address, 16);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f107 040c 	add.w	r4, r7, #12
 8000e88:	6818      	ldr	r0, [r3, #0]
 8000e8a:	6859      	ldr	r1, [r3, #4]
 8000e8c:	689a      	ldr	r2, [r3, #8]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
	if(0 == (uint64_t*)pageHeader[0] &&
 8000e92:	7b3b      	ldrb	r3, [r7, #12]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d105      	bne.n	8000ea4 <define_page+0x44>
	   0 == (uint64_t*)pageHeader[1])
 8000e98:	7b7b      	ldrb	r3, [r7, #13]
	if(0 == (uint64_t*)pageHeader[0] &&
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d102      	bne.n	8000ea4 <define_page+0x44>
	{
		pageState = 0;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	77fb      	strb	r3, [r7, #31]
 8000ea2:	e001      	b.n	8000ea8 <define_page+0x48>
	{
		pageState = 0xFF;
	}
	else
	{
		pageState = 1;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	77fb      	strb	r3, [r7, #31]
	}
	HAL_FLASH_Unlock(); HAL_FLASH_OB_Unlock();
 8000ea8:	f002 facc 	bl	8003444 <HAL_FLASH_Unlock>
 8000eac:	f002 fb00 	bl	80034b0 <HAL_FLASH_OB_Unlock>
	return pageState;
 8000eb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3724      	adds	r7, #36	; 0x24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd90      	pop	{r4, r7, pc}
	...

08000ebc <set_timer>:
uint8_t u8RhByte1 = 0, u8RhByte2 = 0, u8Temp1 = 0, u8Temp2 = 0;
uint16_t u16CheckSum = 0, u16RH = 0, u16Temp = 0;


void set_timer(TIM_HandleTypeDef* pTimer)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	memcpy(&htim, pTimer, sizeof(TIM_HandleTypeDef));
 8000ec4:	2240      	movs	r2, #64	; 0x40
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	4803      	ldr	r0, [pc, #12]	; (8000ed8 <set_timer+0x1c>)
 8000eca:	f008 fb25 	bl	8009518 <memcpy>
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000220 	.word	0x20000220

08000edc <delay_us>:
	return &htim;
}


void delay_us(uint16_t us)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim, 0); // set counter value to 0
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	; (8000f10 <delay_us+0x34>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2200      	movs	r2, #0
 8000eec:	625a      	str	r2, [r3, #36]	; 0x24
	uint32_t i = __HAL_TIM_GET_COUNTER(&htim);
 8000eee:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <delay_us+0x34>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef4:	60fb      	str	r3, [r7, #12]
	while(__HAL_TIM_GET_COUNTER(&htim) < us){
 8000ef6:	bf00      	nop
 8000ef8:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <delay_us+0x34>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000efe:	88fb      	ldrh	r3, [r7, #6]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d3f9      	bcc.n	8000ef8 <delay_us+0x1c>
		;//i = __HAL_TIM_GET_COUNTER(&htim2);
	}
	// wait for the counter to reach the us input in the parameter
}
 8000f04:	bf00      	nop
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	20000220 	.word	0x20000220

08000f14 <set_Pin_Output>:

void set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b088      	sub	sp, #32
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_Init_S = {0};
 8000f20:	f107 030c 	add.w	r3, r7, #12
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
	GPIO_Init_S.Pin = GPIO_Pin;
 8000f30:	887b      	ldrh	r3, [r7, #2]
 8000f32:	60fb      	str	r3, [r7, #12]
	GPIO_Init_S.Mode = GPIO_MODE_OUTPUT_PP;
 8000f34:	2301      	movs	r3, #1
 8000f36:	613b      	str	r3, [r7, #16]
	GPIO_Init_S.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_Init_S);
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	4619      	mov	r1, r3
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f002 fbf6 	bl	8003734 <HAL_GPIO_Init>
}
 8000f48:	bf00      	nop
 8000f4a:	3720      	adds	r7, #32
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <set_Pin_Input>:

void set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	460b      	mov	r3, r1
 8000f5a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_Init_S = {0};
 8000f5c:	f107 030c 	add.w	r3, r7, #12
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
	GPIO_Init_S.Pin = GPIO_Pin;
 8000f6c:	887b      	ldrh	r3, [r7, #2]
 8000f6e:	60fb      	str	r3, [r7, #12]
	GPIO_Init_S.Mode = GPIO_MODE_INPUT;
 8000f70:	2300      	movs	r3, #0
 8000f72:	613b      	str	r3, [r7, #16]
	GPIO_Init_S.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_Init_S);
 8000f78:	f107 030c 	add.w	r3, r7, #12
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f002 fbd8 	bl	8003734 <HAL_GPIO_Init>
}
 8000f84:	bf00      	nop
 8000f86:	3720      	adds	r7, #32
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <DHT11_Start>:

void DHT11_Start(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	set_Pin_Output(DHT11_GPIO, DHT11_PIN);
 8000f90:	2102      	movs	r1, #2
 8000f92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f96:	f7ff ffbd 	bl	8000f14 <set_Pin_Output>
	HAL_GPIO_WritePin(DHT11_GPIO, DHT11_PIN, RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2102      	movs	r1, #2
 8000f9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa2:	f002 fd69 	bl	8003a78 <HAL_GPIO_WritePin>
	HAL_Delay(18);
 8000fa6:	2012      	movs	r0, #18
 8000fa8:	f001 f894 	bl	80020d4 <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_GPIO, DHT11_PIN, SET);
 8000fac:	2201      	movs	r2, #1
 8000fae:	2102      	movs	r1, #2
 8000fb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb4:	f002 fd60 	bl	8003a78 <HAL_GPIO_WritePin>
	delay_us(30);
 8000fb8:	201e      	movs	r0, #30
 8000fba:	f7ff ff8f 	bl	8000edc <delay_us>
	set_Pin_Input(DHT11_GPIO, DHT11_PIN);
 8000fbe:	2102      	movs	r1, #2
 8000fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fc4:	f7ff ffc4 	bl	8000f50 <set_Pin_Input>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <DHT11_Check_Response>:

uint8_t DHT11_Check_Response(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
	uint8_t u8Response = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
	delay_us(40);
 8000fd6:	2028      	movs	r0, #40	; 0x28
 8000fd8:	f7ff ff80 	bl	8000edc <delay_us>
	if(!HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 8000fdc:	2102      	movs	r1, #2
 8000fde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fe2:	f002 fd31 	bl	8003a48 <HAL_GPIO_ReadPin>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d10f      	bne.n	800100c <DHT11_Check_Response+0x40>
	{
		delay_us(80);
 8000fec:	2050      	movs	r0, #80	; 0x50
 8000fee:	f7ff ff75 	bl	8000edc <delay_us>
		if(HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 8000ff2:	2102      	movs	r1, #2
 8000ff4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff8:	f002 fd26 	bl	8003a48 <HAL_GPIO_ReadPin>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d002      	beq.n	8001008 <DHT11_Check_Response+0x3c>
		{
			u8Response = 1;
 8001002:	2301      	movs	r3, #1
 8001004:	73fb      	strb	r3, [r7, #15]
 8001006:	e001      	b.n	800100c <DHT11_Check_Response+0x40>
		}
		else
		{
			u8Response = -1;
 8001008:	23ff      	movs	r3, #255	; 0xff
 800100a:	73fb      	strb	r3, [r7, #15]
		}
	}

	int k = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	60bb      	str	r3, [r7, #8]
	uint32_t start = __HAL_TIM_GET_COUNTER(&htim);
 8001010:	4b0e      	ldr	r3, [pc, #56]	; (800104c <DHT11_Check_Response+0x80>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001016:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 8001018:	e008      	b.n	800102c <DHT11_Check_Response+0x60>
	{;
	    if(__HAL_TIM_GET_COUNTER(&htim)-start > 50000)
 800101a:	4b0c      	ldr	r3, [pc, #48]	; (800104c <DHT11_Check_Response+0x80>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001028:	4293      	cmp	r3, r2
 800102a:	d808      	bhi.n	800103e <DHT11_Check_Response+0x72>
	while(HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 800102c:	2102      	movs	r1, #2
 800102e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001032:	f002 fd09 	bl	8003a48 <HAL_GPIO_ReadPin>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1ee      	bne.n	800101a <DHT11_Check_Response+0x4e>
 800103c:	e000      	b.n	8001040 <DHT11_Check_Response+0x74>
	    {
	    	break;
 800103e:	bf00      	nop
	    }
	}

	return u8Response;
 8001040:	7bfb      	ldrb	r3, [r7, #15]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000220 	.word	0x20000220

08001050 <DHT11_Read>:

uint8_t DHT11_Read(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
	uint8_t i = 0, j;
 8001056:	2300      	movs	r3, #0
 8001058:	73fb      	strb	r3, [r7, #15]
	for(j = 0; j<8; ++j)
 800105a:	2300      	movs	r3, #0
 800105c:	73bb      	strb	r3, [r7, #14]
 800105e:	e04e      	b.n	80010fe <DHT11_Read+0xae>
	{
		int k = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	60bb      	str	r3, [r7, #8]
		while(!HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 8001064:	e002      	b.n	800106c <DHT11_Read+0x1c>
		{;
			k++;
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	3301      	adds	r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
		while(!HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 800106c:	2102      	movs	r1, #2
 800106e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001072:	f002 fce9 	bl	8003a48 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0f4      	beq.n	8001066 <DHT11_Read+0x16>
		}
		delay_us(30);
 800107c:	201e      	movs	r0, #30
 800107e:	f7ff ff2d 	bl	8000edc <delay_us>
		if(!HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 8001082:	2102      	movs	r1, #2
 8001084:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001088:	f002 fcde 	bl	8003a48 <HAL_GPIO_ReadPin>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10e      	bne.n	80010b0 <DHT11_Read+0x60>
		{
			i &= ~(1<<(7-j));
 8001092:	7bbb      	ldrb	r3, [r7, #14]
 8001094:	f1c3 0307 	rsb	r3, r3, #7
 8001098:	2201      	movs	r2, #1
 800109a:	fa02 f303 	lsl.w	r3, r2, r3
 800109e:	b25b      	sxtb	r3, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	b25a      	sxtb	r2, r3
 80010a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010a8:	4013      	ands	r3, r2
 80010aa:	b25b      	sxtb	r3, r3
 80010ac:	73fb      	strb	r3, [r7, #15]
 80010ae:	e00b      	b.n	80010c8 <DHT11_Read+0x78>
		}
		else
		{
		    i |= (1<<(7-j));
 80010b0:	7bbb      	ldrb	r3, [r7, #14]
 80010b2:	f1c3 0307 	rsb	r3, r3, #7
 80010b6:	2201      	movs	r2, #1
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	b25a      	sxtb	r2, r3
 80010be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	73fb      	strb	r3, [r7, #15]
		}
		uint32_t start = __HAL_TIM_GET_COUNTER(&htim);
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <DHT11_Read+0xc0>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010ce:	607b      	str	r3, [r7, #4]
		while(HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 80010d0:	e008      	b.n	80010e4 <DHT11_Read+0x94>
		{;
		    if(__HAL_TIM_GET_COUNTER(&htim)-start > 50000)
 80010d2:	4b0f      	ldr	r3, [pc, #60]	; (8001110 <DHT11_Read+0xc0>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	f24c 3250 	movw	r2, #50000	; 0xc350
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d808      	bhi.n	80010f6 <DHT11_Read+0xa6>
		while(HAL_GPIO_ReadPin(DHT11_GPIO, DHT11_PIN))
 80010e4:	2102      	movs	r1, #2
 80010e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ea:	f002 fcad 	bl	8003a48 <HAL_GPIO_ReadPin>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d1ee      	bne.n	80010d2 <DHT11_Read+0x82>
 80010f4:	e000      	b.n	80010f8 <DHT11_Read+0xa8>
			{
			  	break;
 80010f6:	bf00      	nop
	for(j = 0; j<8; ++j)
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	3301      	adds	r3, #1
 80010fc:	73bb      	strb	r3, [r7, #14]
 80010fe:	7bbb      	ldrb	r3, [r7, #14]
 8001100:	2b07      	cmp	r3, #7
 8001102:	d9ad      	bls.n	8001060 <DHT11_Read+0x10>
			}
		}
	}
	return i;
 8001104:	7bfb      	ldrb	r3, [r7, #15]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000220 	.word	0x20000220

08001114 <flash_ready>:
///////////////////////////////////////////////////////




uint8_t flash_ready(void) {
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
	return !(FLASH->SR & FLASH_SR_BSY);
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <flash_ready+0x20>)
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b00      	cmp	r3, #0
 8001122:	bf0c      	ite	eq
 8001124:	2301      	moveq	r3, #1
 8001126:	2300      	movne	r3, #0
 8001128:	b2db      	uxtb	r3, r3
}
 800112a:	4618      	mov	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	40022000 	.word	0x40022000

08001138 <flash_write>:
	FLASH->CR |= FLASH_CR_LOCK;
}


void flash_write(uint32_t address,uint32_t data)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    char chTest[4] = {0};
 8001142:	2300      	movs	r3, #0
 8001144:	60bb      	str	r3, [r7, #8]
    uint16_t test = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	81fb      	strh	r3, [r7, #14]
	FLASH->CR |= FLASH_CR_PG;
 800114a:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <flash_write+0x9c>)
 800114c:	691b      	ldr	r3, [r3, #16]
 800114e:	4a21      	ldr	r2, [pc, #132]	; (80011d4 <flash_write+0x9c>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6113      	str	r3, [r2, #16]
//	while(!flash_ready())
//		;
//	memset((void*)address, 0, sizeof(uint32_t));
	while(!flash_ready())
 8001156:	bf00      	nop
 8001158:	f7ff ffdc 	bl	8001114 <flash_ready>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0fa      	beq.n	8001158 <flash_write+0x20>
		;
	test = (data>>0) & 0xFFFF;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	81fb      	strh	r3, [r7, #14]
	//HAL_FLASH_Unlock(); HAL_FLASH_OB_Unlock();
    *(__IO uint16_t*)address = test;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	89fa      	ldrh	r2, [r7, #14]
 800116a:	801a      	strh	r2, [r3, #0]
    test = *(__IO uint16_t*)address;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	81fb      	strh	r3, [r7, #14]
    *(uint16_t*)chTest = *(__IO uint16_t*)address;
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	f107 0308 	add.w	r3, r7, #8
 8001178:	8812      	ldrh	r2, [r2, #0]
 800117a:	b292      	uxth	r2, r2
 800117c:	801a      	strh	r2, [r3, #0]
	//memcpy((__IO uint16_t*)address, (uint16_t*)&data, 2);
	while(!flash_ready())
 800117e:	bf00      	nop
 8001180:	f7ff ffc8 	bl	8001114 <flash_ready>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0fa      	beq.n	8001180 <flash_write+0x48>
		;
	address+=2;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	3302      	adds	r3, #2
 800118e:	607b      	str	r3, [r7, #4]
	test = (data>>16) & 0xFFFF;
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	0c1b      	lsrs	r3, r3, #16
 8001194:	81fb      	strh	r3, [r7, #14]
    *(__IO uint16_t*)address = (data>>16) & 0xFFFF;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	0c1a      	lsrs	r2, r3, #16
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	b292      	uxth	r2, r2
 800119e:	801a      	strh	r2, [r3, #0]
    test = *(__IO uint16_t*)address;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	81fb      	strh	r3, [r7, #14]
    *(uint16_t*)(chTest+2) = (uint16_t)data;
 80011a6:	f107 0308 	add.w	r3, r7, #8
 80011aa:	3302      	adds	r3, #2
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	b292      	uxth	r2, r2
 80011b0:	801a      	strh	r2, [r3, #0]
	//memcpy((__IO uint16_t*)address, ((uint16_t*)&data)+2, 2);
	while(!flash_ready())
 80011b2:	bf00      	nop
 80011b4:	f7ff ffae 	bl	8001114 <flash_ready>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0fa      	beq.n	80011b4 <flash_write+0x7c>
		;
    FLASH->CR &= ~(FLASH_CR_PG);
 80011be:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <flash_write+0x9c>)
 80011c0:	691b      	ldr	r3, [r3, #16]
 80011c2:	4a04      	ldr	r2, [pc, #16]	; (80011d4 <flash_write+0x9c>)
 80011c4:	f023 0301 	bic.w	r3, r3, #1
 80011c8:	6113      	str	r3, [r2, #16]

}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40022000 	.word	0x40022000

080011d8 <flash_erase>:
uint32_t flash_read(uint32_t address) {
	return (*(__IO uint32_t*) address);
}

uint32_t flash_erase(uint32_t address)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	/* Allow Access to option bytes sector */
	//HAL_FLASH_OB_Unlock();

	 /* Fill EraseInit structure*/
	FLASH_EraseInitTypeDef EraseInitStruct;
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
	EraseInitStruct.PageAddress = address;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.NbPages = 1;
 80011e8:	2301      	movs	r3, #1
 80011ea:	61fb      	str	r3, [r7, #28]
	uint32_t PageError;
	volatile HAL_StatusTypeDef status = HAL_OK;
 80011ec:	2300      	movs	r3, #0
 80011ee:	73fb      	strb	r3, [r7, #15]
	//OS_Tick_Disable();
	while(!flash_ready())
 80011f0:	bf00      	nop
 80011f2:	f7ff ff8f 	bl	8001114 <flash_ready>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d0fa      	beq.n	80011f2 <flash_erase+0x1a>
			;

	HAL_FLASH_Unlock(); HAL_FLASH_OB_Unlock();
 80011fc:	f002 f922 	bl	8003444 <HAL_FLASH_Unlock>
 8001200:	f002 f956 	bl	80034b0 <HAL_FLASH_OB_Unlock>
	status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 8001204:	f107 0210 	add.w	r2, r7, #16
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	4611      	mov	r1, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f002 f9ec 	bl	80035ec <HAL_FLASHEx_Erase>
 8001214:	4603      	mov	r3, r0
 8001216:	73fb      	strb	r3, [r7, #15]
	HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();
 8001218:	f002 f93a 	bl	8003490 <HAL_FLASH_Lock>
 800121c:	f002 f964 	bl	80034e8 <HAL_FLASH_OB_Lock>

	while(!flash_ready())
 8001220:	bf00      	nop
 8001222:	f7ff ff77 	bl	8001114 <flash_ready>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0fa      	beq.n	8001222 <flash_erase+0x4a>
			;
	//OS_Tick_Enable();

	return status;
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	b2db      	uxtb	r3, r3
}
 8001230:	4618      	mov	r0, r3
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <set_time>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void set_time (void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08e      	sub	sp, #56	; 0x38
 800123c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;
  char chTime[8] = {0}, chDate[11] = {0},
 800123e:	f107 0318 	add.w	r3, r7, #24
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	605a      	str	r2, [r3, #4]
 8001252:	f8c3 2007 	str.w	r2, [r3, #7]
	   chHours[2] = {0}, chMinutes[2] = {0}, chSeconds[2] = {0};
 8001256:	2300      	movs	r3, #0
 8001258:	813b      	strh	r3, [r7, #8]
 800125a:	2300      	movs	r3, #0
 800125c:	80bb      	strh	r3, [r7, #4]
 800125e:	2300      	movs	r3, #0
 8001260:	803b      	strh	r3, [r7, #0]
  memcpy(chTime, __TIME__, 8);
 8001262:	4a3d      	ldr	r2, [pc, #244]	; (8001358 <set_time+0x120>)
 8001264:	f107 0318 	add.w	r3, r7, #24
 8001268:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126c:	e883 0003 	stmia.w	r3, {r0, r1}
  memcpy(chDate, __DATE__, 11);
 8001270:	4a3a      	ldr	r2, [pc, #232]	; (800135c <set_time+0x124>)
 8001272:	f107 030c 	add.w	r3, r7, #12
 8001276:	ca07      	ldmia	r2, {r0, r1, r2}
 8001278:	c303      	stmia	r3!, {r0, r1}
 800127a:	801a      	strh	r2, [r3, #0]
 800127c:	3302      	adds	r3, #2
 800127e:	0c12      	lsrs	r2, r2, #16
 8001280:	701a      	strb	r2, [r3, #0]
  memcpy(chHours, chTime, 2);
 8001282:	8b3b      	ldrh	r3, [r7, #24]
 8001284:	813b      	strh	r3, [r7, #8]
  memcpy(chMinutes, chTime+3, 2);
 8001286:	f107 0318 	add.w	r3, r7, #24
 800128a:	3303      	adds	r3, #3
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	b29b      	uxth	r3, r3
 8001290:	80bb      	strh	r3, [r7, #4]
  memcpy(chSeconds, chTime+6, 2);
 8001292:	f107 0318 	add.w	r3, r7, #24
 8001296:	3306      	adds	r3, #6
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	b29b      	uxth	r3, r3
 800129c:	803b      	strh	r3, [r7, #0]

  sTime.Hours = (atoi(chHours) > 12) ? atoi(chHours) - 12 : atoi(chHours); // set hours
 800129e:	f107 0308 	add.w	r3, r7, #8
 80012a2:	4618      	mov	r0, r3
 80012a4:	f008 f90a 	bl	80094bc <atoi>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b0c      	cmp	r3, #12
 80012ac:	dd09      	ble.n	80012c2 <set_time+0x8a>
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	4618      	mov	r0, r3
 80012b4:	f008 f902 	bl	80094bc <atoi>
 80012b8:	4603      	mov	r3, r0
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	3b0c      	subs	r3, #12
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	e006      	b.n	80012d0 <set_time+0x98>
 80012c2:	f107 0308 	add.w	r3, r7, #8
 80012c6:	4618      	mov	r0, r3
 80012c8:	f008 f8f8 	bl	80094bc <atoi>
 80012cc:	4603      	mov	r3, r0
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sTime.Minutes = atoi(chMinutes); // set minutes
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	4618      	mov	r0, r3
 80012d8:	f008 f8f0 	bl	80094bc <atoi>
 80012dc:	4603      	mov	r3, r0
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sTime.Seconds = atoi(chSeconds); // set seconds
 80012e4:	463b      	mov	r3, r7
 80012e6:	4618      	mov	r0, r3
 80012e8:	f008 f8e8 	bl	80094bc <atoi>
 80012ec:	4603      	mov	r3, r0
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	633b      	str	r3, [r7, #48]	; 0x30
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80012f8:	2300      	movs	r3, #0
 80012fa:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80012fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001300:	2201      	movs	r2, #1
 8001302:	4619      	mov	r1, r3
 8001304:	4816      	ldr	r0, [pc, #88]	; (8001360 <set_time+0x128>)
 8001306:	f003 fffc 	bl	8005302 <HAL_RTC_SetTime>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d11c      	bne.n	800134a <set_time+0x112>
  {
    //_Error_Handler(__FILE__, __LINE__);
	  return;
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY; //  day
 8001310:	2302      	movs	r3, #2
 8001312:	f887 3020 	strb.w	r3, [r7, #32]
  sDate.Month = RTC_MONTH_MAY; // month
 8001316:	2305      	movs	r3, #5
 8001318:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sDate.Date = 0x5; // date
 800131c:	2305      	movs	r3, #5
 800131e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sDate.Year = 0x16; // year
 8001322:	2316      	movs	r3, #22
 8001324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001328:	f107 0320 	add.w	r3, r7, #32
 800132c:	2201      	movs	r2, #1
 800132e:	4619      	mov	r1, r3
 8001330:	480b      	ldr	r0, [pc, #44]	; (8001360 <set_time+0x128>)
 8001332:	f004 f901 	bl	8005538 <HAL_RTC_SetDate>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d108      	bne.n	800134e <set_time+0x116>
  {
    //_Error_Handler(__FILE__, __LINE__);
	  return;
  }
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2); // backup register
 800133c:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001340:	2101      	movs	r1, #1
 8001342:	4807      	ldr	r0, [pc, #28]	; (8001360 <set_time+0x128>)
 8001344:	f004 fac3 	bl	80058ce <HAL_RTCEx_BKUPWrite>
 8001348:	e002      	b.n	8001350 <set_time+0x118>
	  return;
 800134a:	bf00      	nop
 800134c:	e000      	b.n	8001350 <set_time+0x118>
	  return;
 800134e:	bf00      	nop
}
 8001350:	3738      	adds	r7, #56	; 0x38
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	0800b710 	.word	0x0800b710
 800135c:	0800b71c 	.word	0x0800b71c
 8001360:	20001bec 	.word	0x20001bec

08001364 <get_time>:

void get_time(char* time)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08c      	sub	sp, #48	; 0x30
 8001368:	af02      	add	r7, sp, #8
 800136a:	6078      	str	r0, [r7, #4]
	//char time[10] = {0};
	//char date[10] = {0};
 RTC_DateTypeDef gDate;
 RTC_TimeTypeDef gTime;
/* Get the RTC current Time */
 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800136c:	f107 030c 	add.w	r3, r7, #12
 8001370:	2200      	movs	r2, #0
 8001372:	4619      	mov	r1, r3
 8001374:	480f      	ldr	r0, [pc, #60]	; (80013b4 <get_time+0x50>)
 8001376:	f004 f881 	bl	800547c <HAL_RTC_GetTime>
/* Get the RTC current Date */
 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800137a:	f107 0320 	add.w	r3, r7, #32
 800137e:	2200      	movs	r2, #0
 8001380:	4619      	mov	r1, r3
 8001382:	480c      	ldr	r0, [pc, #48]	; (80013b4 <get_time+0x50>)
 8001384:	f004 f97f 	bl	8005686 <HAL_RTC_GetDate>
/* Display time Format: hh:mm:ss */
 sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
 8001388:	7b3b      	ldrb	r3, [r7, #12]
 800138a:	461a      	mov	r2, r3
 800138c:	7b7b      	ldrb	r3, [r7, #13]
 800138e:	4619      	mov	r1, r3
 8001390:	7bbb      	ldrb	r3, [r7, #14]
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	460b      	mov	r3, r1
 8001396:	4908      	ldr	r1, [pc, #32]	; (80013b8 <get_time+0x54>)
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f008 fd2d 	bl	8009df8 <siprintf>
 int len = strlen(time);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7fe ff1e 	bl	80001e0 <strlen>
 80013a4:	4603      	mov	r3, r0
 80013a6:	627b      	str	r3, [r7, #36]	; 0x24
 len = sizeof(time);
 80013a8:	2304      	movs	r3, #4
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
/* Display date Format: dd-mm-yy */
 //sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	; 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20001bec 	.word	0x20001bec
 80013b8:	0800b728 	.word	0x0800b728

080013bc <OS_Tick_Enable>:
uint8_t u8Presence = 0;



uint8_t PendST = 0;
int32_t  OS_Tick_Enable (void) {
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  if (PendST != 0U) {
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <OS_Tick_Enable+0x34>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d006      	beq.n	80013d6 <OS_Tick_Enable+0x1a>
    PendST = 0U;
 80013c8:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <OS_Tick_Enable+0x34>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
    SCB->ICSR = SCB_ICSR_PENDSTSET_Msk;
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <OS_Tick_Enable+0x38>)
 80013d0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80013d4:	605a      	str	r2, [r3, #4]
  }
  SysTick->CTRL |=  SysTick_CTRL_ENABLE_Msk;
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <OS_Tick_Enable+0x3c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4a07      	ldr	r2, [pc, #28]	; (80013f8 <OS_Tick_Enable+0x3c>)
 80013dc:	f043 0301 	orr.w	r3, r3, #1
 80013e0:	6013      	str	r3, [r2, #0]
  return (0);
 80013e2:	2300      	movs	r3, #0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	20000265 	.word	0x20000265
 80013f4:	e000ed00 	.word	0xe000ed00
 80013f8:	e000e010 	.word	0xe000e010

080013fc <OS_Tick_Disable>:

int32_t  OS_Tick_Disable (void) {
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <OS_Tick_Disable+0x38>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a0b      	ldr	r2, [pc, #44]	; (8001434 <OS_Tick_Disable+0x38>)
 8001406:	f023 0301 	bic.w	r3, r3, #1
 800140a:	6013      	str	r3, [r2, #0]
  if ((SCB->ICSR & SCB_ICSR_PENDSTSET_Msk) != 0U) {
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <OS_Tick_Disable+0x3c>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d006      	beq.n	8001426 <OS_Tick_Disable+0x2a>
    SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk;
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <OS_Tick_Disable+0x3c>)
 800141a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800141e:	605a      	str	r2, [r3, #4]
    PendST = 1U;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <OS_Tick_Disable+0x40>)
 8001422:	2201      	movs	r2, #1
 8001424:	701a      	strb	r2, [r3, #0]
  }
  return (0);
 8001426:	2300      	movs	r3, #0
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000e010 	.word	0xe000e010
 8001438:	e000ed00 	.word	0xe000ed00
 800143c:	20000265 	.word	0x20000265

08001440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b08d      	sub	sp, #52	; 0x34
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001446:	f000 fe0f 	bl	8002068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800144a:	f000 f87d 	bl	8001548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800144e:	f000 fa35 	bl	80018bc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001452:	f000 f9b5 	bl	80017c0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001456:	f000 fa01 	bl	800185c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800145a:	f000 f8dd 	bl	8001618 <MX_ADC1_Init>
  MX_RTC_Init();
 800145e:	f000 f94b 	bl	80016f8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001462:	482e      	ldr	r0, [pc, #184]	; (800151c <main+0xdc>)
 8001464:	f004 fa78 	bl	8005958 <HAL_TIM_Base_Start>
  set_timer(&htim2);
 8001468:	482c      	ldr	r0, [pc, #176]	; (800151c <main+0xdc>)
 800146a:	f7ff fd27 	bl	8000ebc <set_timer>

  DATA_LOG_S TestTmp_S = {0}, TestHmd_S = {0};
 800146e:	f107 0320 	add.w	r3, r7, #32
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]
 800147c:	f107 0310 	add.w	r3, r7, #16
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
  LOG_HEADER_S TestHeaders_S = {0};
 800148a:	463b      	mov	r3, r7
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
  memcpy(TestTmp_S.bBuffer, LOGS_BEGIN, 16);
 8001496:	4b22      	ldr	r3, [pc, #136]	; (8001520 <main+0xe0>)
 8001498:	f107 0420 	add.w	r4, r7, #32
 800149c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800149e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  memcpy(TestHmd_S.bBuffer, LOGS_BEGIN+16, 16);
 80014a2:	4b20      	ldr	r3, [pc, #128]	; (8001524 <main+0xe4>)
 80014a4:	f107 0410 	add.w	r4, r7, #16
 80014a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  memcpy(TestHeaders_S.bBuffer, LOGGER_DATA, 16);
 80014ae:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <main+0xe8>)
 80014b0:	463c      	mov	r4, r7
 80014b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  flash_erase(FLASH_STORAGE);
 80014b8:	481b      	ldr	r0, [pc, #108]	; (8001528 <main+0xe8>)
 80014ba:	f7ff fe8d 	bl	80011d8 <flash_erase>
  flash_erase(MIRROR_PAGE);
 80014be:	481b      	ldr	r0, [pc, #108]	; (800152c <main+0xec>)
 80014c0:	f7ff fe8a 	bl	80011d8 <flash_erase>
  LoggerInit();
 80014c4:	f7ff fb78 	bl	8000bb8 <LoggerInit>
  set_time();
 80014c8:	f7ff feb6 	bl	8001238 <set_time>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	2101      	movs	r1, #1
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d4:	f002 fad0 	bl	8003a78 <HAL_GPIO_WritePin>

  //NVIC_SetPriorityGrouping( NVIC_PriorityGroup_4 );
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80014d8:	f005 fad2 	bl	8006a80 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readDHT11Data */
  readDHT11DataHandle = osThreadNew(StartDefaultTask, NULL, &readDHT11Data_attributes);
 80014dc:	4a14      	ldr	r2, [pc, #80]	; (8001530 <main+0xf0>)
 80014de:	2100      	movs	r1, #0
 80014e0:	4814      	ldr	r0, [pc, #80]	; (8001534 <main+0xf4>)
 80014e2:	f005 fb35 	bl	8006b50 <osThreadNew>
 80014e6:	4602      	mov	r2, r0
 80014e8:	4b13      	ldr	r3, [pc, #76]	; (8001538 <main+0xf8>)
 80014ea:	601a      	str	r2, [r3, #0]

  /* creation of PotentiometerDa */
  PotentiometerDaHandle = osThreadNew(readPotentiometerData, NULL, &PotentiometerDa_attributes);
 80014ec:	4a13      	ldr	r2, [pc, #76]	; (800153c <main+0xfc>)
 80014ee:	2100      	movs	r1, #0
 80014f0:	4813      	ldr	r0, [pc, #76]	; (8001540 <main+0x100>)
 80014f2:	f005 fb2d 	bl	8006b50 <osThreadNew>
 80014f6:	4602      	mov	r2, r0
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <main+0x104>)
 80014fa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80014fc:	f005 faf4 	bl	8006ae8 <osKernelStart>
//	  flash_write(FLASH_STORAGE, 0x11111111);
//	  flash_write(FLASH_STORAGE+4, 0x11111111);
//	  flash_write(FLASH_STORAGE+8, 0x11111111);
//	  flash_write(FLASH_STORAGE+12, 0x11111111);
//	  HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();
	  readPotentiometerData(0);
 8001500:	2000      	movs	r0, #0
 8001502:	f000 fb49 	bl	8001b98 <readPotentiometerData>
	  readPotentiometerData(0);
 8001506:	2000      	movs	r0, #0
 8001508:	f000 fb46 	bl	8001b98 <readPotentiometerData>
	  readPotentiometerData(0);
 800150c:	2000      	movs	r0, #0
 800150e:	f000 fb43 	bl	8001b98 <readPotentiometerData>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  StartDefaultTask(0);
 8001512:	2000      	movs	r0, #0
 8001514:	f000 fa1c 	bl	8001950 <StartDefaultTask>
	  readPotentiometerData(0);
 8001518:	e7f2      	b.n	8001500 <main+0xc0>
 800151a:	bf00      	nop
 800151c:	20001c10 	.word	0x20001c10
 8001520:	08070010 	.word	0x08070010
 8001524:	08070020 	.word	0x08070020
 8001528:	08070000 	.word	0x08070000
 800152c:	08071000 	.word	0x08071000
 8001530:	0800b7a4 	.word	0x0800b7a4
 8001534:	08001951 	.word	0x08001951
 8001538:	20001c0c 	.word	0x20001c0c
 800153c:	0800b7c8 	.word	0x0800b7c8
 8001540:	08001b99 	.word	0x08001b99
 8001544:	20001c50 	.word	0x20001c50

08001548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b0a6      	sub	sp, #152	; 0x98
 800154c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800154e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001552:	2228      	movs	r2, #40	; 0x28
 8001554:	2100      	movs	r1, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f007 ffe9 	bl	800952e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800155c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2258      	movs	r2, #88	; 0x58
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f007 ffdb 	bl	800952e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001578:	2309      	movs	r3, #9
 800157a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800157c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001580:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001582:	2301      	movs	r3, #1
 8001584:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001586:	2301      	movs	r3, #1
 8001588:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158c:	2302      	movs	r3, #2
 800158e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001592:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001596:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800159a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800159e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015ac:	4618      	mov	r0, r3
 80015ae:	f002 fa7b 	bl	8003aa8 <HAL_RCC_OscConfig>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80015b8:	f000 fb7c 	bl	8001cb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015bc:	230f      	movs	r3, #15
 80015be:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c0:	2302      	movs	r3, #2
 80015c2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015cc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015d2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015d6:	2102      	movs	r1, #2
 80015d8:	4618      	mov	r0, r3
 80015da:	f003 f97b 	bl	80048d4 <HAL_RCC_ClockConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80015e4:	f000 fb66 	bl	8001cb4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC
 80015e8:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <SystemClock_Config+0xcc>)
 80015ea:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015ec:	2300      	movs	r3, #0
 80015ee:	613b      	str	r3, [r7, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80015f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015f4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	4618      	mov	r0, r3
 80015fe:	f003 fbd1 	bl	8004da4 <HAL_RCCEx_PeriphCLKConfig>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001608:	f000 fb54 	bl	8001cb4 <Error_Handler>
  }
}
 800160c:	bf00      	nop
 800160e:	3798      	adds	r7, #152	; 0x98
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	00110002 	.word	0x00110002

08001618 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800161e:	f107 031c 	add.w	r3, r7, #28
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]
 8001638:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800163a:	4b2e      	ldr	r3, [pc, #184]	; (80016f4 <MX_ADC1_Init+0xdc>)
 800163c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001640:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8001642:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001644:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001648:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800164a:	4b2a      	ldr	r3, [pc, #168]	; (80016f4 <MX_ADC1_Init+0xdc>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001650:	4b28      	ldr	r3, [pc, #160]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001656:	4b27      	ldr	r3, [pc, #156]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001658:	2200      	movs	r2, #0
 800165a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800165c:	4b25      	ldr	r3, [pc, #148]	; (80016f4 <MX_ADC1_Init+0xdc>)
 800165e:	2200      	movs	r2, #0
 8001660:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001664:	4b23      	ldr	r3, [pc, #140]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001666:	2200      	movs	r2, #0
 8001668:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800166a:	4b22      	ldr	r3, [pc, #136]	; (80016f4 <MX_ADC1_Init+0xdc>)
 800166c:	2201      	movs	r2, #1
 800166e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001670:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001676:	4b1f      	ldr	r3, [pc, #124]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001678:	2201      	movs	r2, #1
 800167a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800167c:	4b1d      	ldr	r3, [pc, #116]	; (80016f4 <MX_ADC1_Init+0xdc>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001684:	4b1b      	ldr	r3, [pc, #108]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001686:	2204      	movs	r2, #4
 8001688:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800168a:	4b1a      	ldr	r3, [pc, #104]	; (80016f4 <MX_ADC1_Init+0xdc>)
 800168c:	2200      	movs	r2, #0
 800168e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001690:	4b18      	ldr	r3, [pc, #96]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001692:	2200      	movs	r2, #0
 8001694:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001696:	4817      	ldr	r0, [pc, #92]	; (80016f4 <MX_ADC1_Init+0xdc>)
 8001698:	f000 fd3e 	bl	8002118 <HAL_ADC_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80016a2:	f000 fb07 	bl	8001cb4 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80016aa:	f107 031c 	add.w	r3, r7, #28
 80016ae:	4619      	mov	r1, r3
 80016b0:	4810      	ldr	r0, [pc, #64]	; (80016f4 <MX_ADC1_Init+0xdc>)
 80016b2:	f001 fc35 	bl	8002f20 <HAL_ADCEx_MultiModeConfigChannel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80016bc:	f000 fafa 	bl	8001cb4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80016c0:	2306      	movs	r3, #6
 80016c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016c4:	2301      	movs	r3, #1
 80016c6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016c8:	2300      	movs	r3, #0
 80016ca:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	4619      	mov	r1, r3
 80016dc:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_ADC1_Init+0xdc>)
 80016de:	f001 f933 	bl	8002948 <HAL_ADC_ConfigChannel>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 80016e8:	f000 fae4 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016ec:	bf00      	nop
 80016ee:	3728      	adds	r7, #40	; 0x28
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20001b9c 	.word	0x20001b9c

080016f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800170c:	2300      	movs	r3, #0
 800170e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001710:	4b29      	ldr	r3, [pc, #164]	; (80017b8 <MX_RTC_Init+0xc0>)
 8001712:	4a2a      	ldr	r2, [pc, #168]	; (80017bc <MX_RTC_Init+0xc4>)
 8001714:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001716:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <MX_RTC_Init+0xc0>)
 8001718:	2200      	movs	r2, #0
 800171a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800171c:	4b26      	ldr	r3, [pc, #152]	; (80017b8 <MX_RTC_Init+0xc0>)
 800171e:	227f      	movs	r2, #127	; 0x7f
 8001720:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001722:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <MX_RTC_Init+0xc0>)
 8001724:	22ff      	movs	r2, #255	; 0xff
 8001726:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001728:	4b23      	ldr	r3, [pc, #140]	; (80017b8 <MX_RTC_Init+0xc0>)
 800172a:	2200      	movs	r2, #0
 800172c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800172e:	4b22      	ldr	r3, [pc, #136]	; (80017b8 <MX_RTC_Init+0xc0>)
 8001730:	2200      	movs	r2, #0
 8001732:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001734:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <MX_RTC_Init+0xc0>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800173a:	481f      	ldr	r0, [pc, #124]	; (80017b8 <MX_RTC_Init+0xc0>)
 800173c:	f003 fd50 	bl	80051e0 <HAL_RTC_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001746:	f000 fab5 	bl	8001cb4 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 800174a:	2300      	movs	r3, #0
 800174c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800174e:	2300      	movs	r3, #0
 8001750:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001752:	2300      	movs	r3, #0
 8001754:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2201      	movs	r2, #1
 8001762:	4619      	mov	r1, r3
 8001764:	4814      	ldr	r0, [pc, #80]	; (80017b8 <MX_RTC_Init+0xc0>)
 8001766:	f003 fdcc 	bl	8005302 <HAL_RTC_SetTime>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001770:	f000 faa0 	bl	8001cb4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001774:	2303      	movs	r3, #3
 8001776:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001778:	2301      	movs	r3, #1
 800177a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x28;
 800177c:	2328      	movs	r3, #40	; 0x28
 800177e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 8001780:	2320      	movs	r3, #32
 8001782:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001784:	463b      	mov	r3, r7
 8001786:	2201      	movs	r2, #1
 8001788:	4619      	mov	r1, r3
 800178a:	480b      	ldr	r0, [pc, #44]	; (80017b8 <MX_RTC_Init+0xc0>)
 800178c:	f003 fed4 	bl	8005538 <HAL_RTC_SetDate>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001796:	f000 fa8d 	bl	8001cb4 <Error_Handler>
  }
  /** Enable the TimeStamp 
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 800179a:	2200      	movs	r2, #0
 800179c:	2100      	movs	r1, #0
 800179e:	4806      	ldr	r0, [pc, #24]	; (80017b8 <MX_RTC_Init+0xc0>)
 80017a0:	f004 f850 	bl	8005844 <HAL_RTCEx_SetTimeStamp>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 80017aa:	f000 fa83 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20001bec 	.word	0x20001bec
 80017bc:	40002800 	.word	0x40002800

080017c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017c6:	f107 0310 	add.w	r3, r7, #16
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017de:	4b1e      	ldr	r3, [pc, #120]	; (8001858 <MX_TIM2_Init+0x98>)
 80017e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <MX_TIM2_Init+0x98>)
 80017e8:	2247      	movs	r2, #71	; 0x47
 80017ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ec:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <MX_TIM2_Init+0x98>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFF-1;
 80017f2:	4b19      	ldr	r3, [pc, #100]	; (8001858 <MX_TIM2_Init+0x98>)
 80017f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80017f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	4b17      	ldr	r3, [pc, #92]	; (8001858 <MX_TIM2_Init+0x98>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001800:	4b15      	ldr	r3, [pc, #84]	; (8001858 <MX_TIM2_Init+0x98>)
 8001802:	2200      	movs	r2, #0
 8001804:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001806:	4814      	ldr	r0, [pc, #80]	; (8001858 <MX_TIM2_Init+0x98>)
 8001808:	f004 f87b 	bl	8005902 <HAL_TIM_Base_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001812:	f000 fa4f 	bl	8001cb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001816:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800181c:	f107 0310 	add.w	r3, r7, #16
 8001820:	4619      	mov	r1, r3
 8001822:	480d      	ldr	r0, [pc, #52]	; (8001858 <MX_TIM2_Init+0x98>)
 8001824:	f004 fa0b 	bl	8005c3e <HAL_TIM_ConfigClockSource>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800182e:	f000 fa41 	bl	8001cb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001832:	2300      	movs	r3, #0
 8001834:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800183a:	1d3b      	adds	r3, r7, #4
 800183c:	4619      	mov	r1, r3
 800183e:	4806      	ldr	r0, [pc, #24]	; (8001858 <MX_TIM2_Init+0x98>)
 8001840:	f004 fc16 	bl	8006070 <HAL_TIMEx_MasterConfigSynchronization>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800184a:	f000 fa33 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800184e:	bf00      	nop
 8001850:	3720      	adds	r7, #32
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	20001c10 	.word	0x20001c10

0800185c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001862:	4a15      	ldr	r2, [pc, #84]	; (80018b8 <MX_USART2_UART_Init+0x5c>)
 8001864:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 460800;
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001868:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 800186c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001874:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001876:	2200      	movs	r2, #0
 8001878:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 800187c:	2200      	movs	r2, #0
 800187e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001882:	220c      	movs	r2, #12
 8001884:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001886:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800188c:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001892:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 8001894:	2200      	movs	r2, #0
 8001896:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001898:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 800189a:	2200      	movs	r2, #0
 800189c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189e:	4805      	ldr	r0, [pc, #20]	; (80018b4 <MX_USART2_UART_Init+0x58>)
 80018a0:	f004 fc90 	bl	80061c4 <HAL_UART_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80018aa:	f000 fa03 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20001c54 	.word	0x20001c54
 80018b8:	40004400 	.word	0x40004400

080018bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c2:	f107 030c 	add.w	r3, r7, #12
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
 80018cc:	609a      	str	r2, [r3, #8]
 80018ce:	60da      	str	r2, [r3, #12]
 80018d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	4b1e      	ldr	r3, [pc, #120]	; (800194c <MX_GPIO_Init+0x90>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	4a1d      	ldr	r2, [pc, #116]	; (800194c <MX_GPIO_Init+0x90>)
 80018d8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018dc:	6153      	str	r3, [r2, #20]
 80018de:	4b1b      	ldr	r3, [pc, #108]	; (800194c <MX_GPIO_Init+0x90>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ea:	4b18      	ldr	r3, [pc, #96]	; (800194c <MX_GPIO_Init+0x90>)
 80018ec:	695b      	ldr	r3, [r3, #20]
 80018ee:	4a17      	ldr	r2, [pc, #92]	; (800194c <MX_GPIO_Init+0x90>)
 80018f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018f4:	6153      	str	r3, [r2, #20]
 80018f6:	4b15      	ldr	r3, [pc, #84]	; (800194c <MX_GPIO_Init+0x90>)
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	4b12      	ldr	r3, [pc, #72]	; (800194c <MX_GPIO_Init+0x90>)
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	4a11      	ldr	r2, [pc, #68]	; (800194c <MX_GPIO_Init+0x90>)
 8001908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800190c:	6153      	str	r3, [r2, #20]
 800190e:	4b0f      	ldr	r3, [pc, #60]	; (800194c <MX_GPIO_Init+0x90>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001916:	603b      	str	r3, [r7, #0]
 8001918:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	2103      	movs	r1, #3
 800191e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001922:	f002 f8a9 	bl	8003a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001926:	2303      	movs	r3, #3
 8001928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192a:	2301      	movs	r3, #1
 800192c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2300      	movs	r3, #0
 8001934:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 030c 	add.w	r3, r7, #12
 800193a:	4619      	mov	r1, r3
 800193c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001940:	f001 fef8 	bl	8003734 <HAL_GPIO_Init>

}
 8001944:	bf00      	nop
 8001946:	3720      	adds	r7, #32
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000

08001950 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001950:	b590      	push	{r4, r7, lr}
 8001952:	b099      	sub	sp, #100	; 0x64
 8001954:	af02      	add	r7, sp, #8
 8001956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	static uint32_t u32Offset = 0;
	char chMsg[30] = {0};
 8001958:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800195c:	221e      	movs	r2, #30
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f007 fde4 	bl	800952e <memset>
    char chData[5] = {0};
 8001966:	f107 0320 	add.w	r3, r7, #32
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	711a      	strb	r2, [r3, #4]
	static DATA_LOG_S TemperatureData_S = {0},
			   HumidityData_S = {0},
			   Test_S = {0};
	memcpy(TemperatureData_S.DATA_S.sDataType,
 8001970:	4b7a      	ldr	r3, [pc, #488]	; (8001b5c <StartDefaultTask+0x20c>)
 8001972:	4a7b      	ldr	r2, [pc, #492]	; (8001b60 <StartDefaultTask+0x210>)
 8001974:	6812      	ldr	r2, [r2, #0]
 8001976:	4611      	mov	r1, r2
 8001978:	8019      	strh	r1, [r3, #0]
 800197a:	3302      	adds	r3, #2
 800197c:	0c12      	lsrs	r2, r2, #16
 800197e:	701a      	strb	r2, [r3, #0]
		   "TMP",
		   3);
	memcpy(HumidityData_S.DATA_S.sDataType,
 8001980:	4b78      	ldr	r3, [pc, #480]	; (8001b64 <StartDefaultTask+0x214>)
 8001982:	4a79      	ldr	r2, [pc, #484]	; (8001b68 <StartDefaultTask+0x218>)
 8001984:	6812      	ldr	r2, [r2, #0]
 8001986:	4611      	mov	r1, r2
 8001988:	8019      	strh	r1, [r3, #0]
 800198a:	3302      	adds	r3, #2
 800198c:	0c12      	lsrs	r2, r2, #16
 800198e:	701a      	strb	r2, [r3, #0]
		   3);
  TickType_t xLastWakeTime;
  /* Infinite loop */
  for(;;)
  {
	  HAL_UART_Transmit(&huart2, "NEW_LOOP\n\r", 11, HAL_MAX_DELAY);
 8001990:	f04f 33ff 	mov.w	r3, #4294967295
 8001994:	220b      	movs	r2, #11
 8001996:	4975      	ldr	r1, [pc, #468]	; (8001b6c <StartDefaultTask+0x21c>)
 8001998:	4875      	ldr	r0, [pc, #468]	; (8001b70 <StartDefaultTask+0x220>)
 800199a:	f004 fc61 	bl	8006260 <HAL_UART_Transmit>
	  memset(chMsg, 0, 30);
 800199e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019a2:	221e      	movs	r2, #30
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f007 fdc1 	bl	800952e <memset>
	  memset(chData, 0, 5);
 80019ac:	f107 0320 	add.w	r3, r7, #32
 80019b0:	2205      	movs	r2, #5
 80019b2:	2100      	movs	r1, #0
 80019b4:	4618      	mov	r0, r3
 80019b6:	f007 fdba 	bl	800952e <memset>
	  {
	  sprintf(chMsg, "Response: %d\n\r", u8Presence);
 80019ba:	4b6e      	ldr	r3, [pc, #440]	; (8001b74 <StartDefaultTask+0x224>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	461a      	mov	r2, r3
 80019c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019c4:	496c      	ldr	r1, [pc, #432]	; (8001b78 <StartDefaultTask+0x228>)
 80019c6:	4618      	mov	r0, r3
 80019c8:	f008 fa16 	bl	8009df8 <siprintf>
	  HAL_UART_Transmit(&huart2, chMsg, strlen(chMsg), HAL_MAX_DELAY);
 80019cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fc05 	bl	80001e0 <strlen>
 80019d6:	4603      	mov	r3, r0
 80019d8:	b29a      	uxth	r2, r3
 80019da:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	4863      	ldr	r0, [pc, #396]	; (8001b70 <StartDefaultTask+0x220>)
 80019e4:	f004 fc3c 	bl	8006260 <HAL_UART_Transmit>
	  OS_Tick_Disable();
 80019e8:	f7ff fd08 	bl	80013fc <OS_Tick_Disable>
	  DHT11_Start();
 80019ec:	f7ff face 	bl	8000f8c <DHT11_Start>
	  u8Presence = DHT11_Check_Response();
 80019f0:	f7ff faec 	bl	8000fcc <DHT11_Check_Response>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	4b5e      	ldr	r3, [pc, #376]	; (8001b74 <StartDefaultTask+0x224>)
 80019fa:	701a      	strb	r2, [r3, #0]
	  }

	  for(int i = 0; i<5; ++i)
 80019fc:	2300      	movs	r3, #0
 80019fe:	657b      	str	r3, [r7, #84]	; 0x54
 8001a00:	e00c      	b.n	8001a1c <StartDefaultTask+0xcc>
	  {
	   	chData[i] = DHT11_Read();
 8001a02:	f7ff fb25 	bl	8001050 <DHT11_Read>
 8001a06:	4603      	mov	r3, r0
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f107 0220 	add.w	r2, r7, #32
 8001a0e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a10:	4413      	add	r3, r2
 8001a12:	460a      	mov	r2, r1
 8001a14:	701a      	strb	r2, [r3, #0]
	  for(int i = 0; i<5; ++i)
 8001a16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a18:	3301      	adds	r3, #1
 8001a1a:	657b      	str	r3, [r7, #84]	; 0x54
 8001a1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	ddef      	ble.n	8001a02 <StartDefaultTask+0xb2>
	  }
	  OS_Tick_Enable();
 8001a22:	f7ff fccb 	bl	80013bc <OS_Tick_Enable>
//	  	  	 __TIME__,
//	  	  	 8);
//	  memcpy(TemperatureData_S.DATA_S.sTimestamp,
//	  	     __TIME__,
//	  	  	 8);
	  get_time(HumidityData_S.DATA_S.sTimestamp);
 8001a26:	4855      	ldr	r0, [pc, #340]	; (8001b7c <StartDefaultTask+0x22c>)
 8001a28:	f7ff fc9c 	bl	8001364 <get_time>
	  get_time(TemperatureData_S.DATA_S.sTimestamp);
 8001a2c:	4854      	ldr	r0, [pc, #336]	; (8001b80 <StartDefaultTask+0x230>)
 8001a2e:	f7ff fc99 	bl	8001364 <get_time>

	  memcpy(HumidityData_S.DATA_S.bDataBuffer,
 8001a32:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001a36:	4b4b      	ldr	r3, [pc, #300]	; (8001b64 <StartDefaultTask+0x214>)
 8001a38:	70da      	strb	r2, [r3, #3]
	  	     (void*)&chData[0],
	   	  	 sizeof(uint8_t));
	  memcpy(TemperatureData_S.DATA_S.bDataBuffer,
 8001a3a:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001a3e:	4b47      	ldr	r3, [pc, #284]	; (8001b5c <StartDefaultTask+0x20c>)
 8001a40:	70da      	strb	r2, [r3, #3]
	  	     (void*)&chData[2],
	  	  	 sizeof(uint8_t));

	  OS_Tick_Disable();
 8001a42:	f7ff fcdb 	bl	80013fc <OS_Tick_Disable>
	  LogData(TemperatureData_S.bBuffer, sizeof(DATA_LOG_S));
 8001a46:	2110      	movs	r1, #16
 8001a48:	4844      	ldr	r0, [pc, #272]	; (8001b5c <StartDefaultTask+0x20c>)
 8001a4a:	f7ff f94b 	bl	8000ce4 <LogData>
	  LogData(HumidityData_S.bBuffer, sizeof(DATA_LOG_S));
 8001a4e:	2110      	movs	r1, #16
 8001a50:	4844      	ldr	r0, [pc, #272]	; (8001b64 <StartDefaultTask+0x214>)
 8001a52:	f7ff f947 	bl	8000ce4 <LogData>
	  // Initialise the xLastWakeTime variable with the current time.
	  xLastWakeTime = xTaskGetTickCount();
 8001a56:	f006 f9fd 	bl	8007e54 <xTaskGetTickCount>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	61fb      	str	r3, [r7, #28]
//	  	  flash_write(LOGS_BEGIN+LogHeaderS.HEADER_S.u32LogSize+i*4, ((uint32_t*)HumidityData_S.bBuffer)[i]);
//	  }
//	  LogHeaderS.HEADER_S.u32LogSize += 16;
//	  HAL_FLASH_Lock(); HAL_FLASH_OB_Lock();

	  LoggerUpdate(UPDATED);
 8001a5e:	2003      	movs	r0, #3
 8001a60:	f7ff f8d8 	bl	8000c14 <LoggerUpdate>
	  LOG_HEADER_S TestHeaders_S = {0};
 8001a64:	f107 030c 	add.w	r3, r7, #12
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
	  memcpy(TestHeaders_S.bBuffer, LOGGER_DATA, 16);
 8001a72:	4b44      	ldr	r3, [pc, #272]	; (8001b84 <StartDefaultTask+0x234>)
 8001a74:	f107 040c 	add.w	r4, r7, #12
 8001a78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//	  save_to_flash((uint8_t*)&HumidityData_S);//, sizeof(DATA_LOG_S));
//	  save_to_flash((uint8_t*)&TemperatureData_S);//, sizeof(DATA_LOG_S));
      OS_Tick_Enable();
 8001a7e:	f7ff fc9d 	bl	80013bc <OS_Tick_Enable>
	  memset(HumidityData_S.DATA_S.bDataBuffer, 0, sizeof(uint32_t)+8);
 8001a82:	220c      	movs	r2, #12
 8001a84:	2100      	movs	r1, #0
 8001a86:	4840      	ldr	r0, [pc, #256]	; (8001b88 <StartDefaultTask+0x238>)
 8001a88:	f007 fd51 	bl	800952e <memset>
	  memset(TemperatureData_S.DATA_S.bDataBuffer, 0, sizeof(uint32_t)+8);
 8001a8c:	220c      	movs	r2, #12
 8001a8e:	2100      	movs	r1, #0
 8001a90:	483e      	ldr	r0, [pc, #248]	; (8001b8c <StartDefaultTask+0x23c>)
 8001a92:	f007 fd4c 	bl	800952e <memset>
	  //memcpy(Test_S.bBuffer, LOGS_BEGIN+LogHeaderS.HEADER_S.u32LogSize+u32Offset-32, 16);
      //memcpy(Test_S.bBuffer, LOGS_BEGIN+LogHeaderS.HEADER_S.u32LogSize-16, 16);
	  u8Presence = 0;
 8001a96:	4b37      	ldr	r3, [pc, #220]	; (8001b74 <StartDefaultTask+0x224>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]
	  memset(chMsg, 0, 20);
 8001a9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aa0:	2214      	movs	r2, #20
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f007 fd42 	bl	800952e <memset>
	  uint64_t f = 0.0;
 8001aaa:	f04f 0300 	mov.w	r3, #0
 8001aae:	f04f 0400 	mov.w	r4, #0
 8001ab2:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	  uint16_t u16CheckSum = 0;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i<5; ++i)
 8001aba:	2300      	movs	r3, #0
 8001abc:	653b      	str	r3, [r7, #80]	; 0x50
 8001abe:	e023      	b.n	8001b08 <StartDefaultTask+0x1b8>
	  {
	  	f = chData[i];
 8001ac0:	f107 0220 	add.w	r2, r7, #32
 8001ac4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ac6:	4413      	add	r3, r2
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	f04f 0400 	mov.w	r4, #0
 8001ad0:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	  	if(4 != i){
 8001ad4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ad6:	2b04      	cmp	r3, #4
 8001ad8:	d009      	beq.n	8001aee <StartDefaultTask+0x19e>
	  	    u16CheckSum += chData[i];
 8001ada:	f107 0220 	add.w	r2, r7, #32
 8001ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ae0:	4413      	add	r3, r2
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	897b      	ldrh	r3, [r7, #10]
 8001ae8:	4413      	add	r3, r2
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	817b      	strh	r3, [r7, #10]
	  	}
	  	sprintf(chMsg, "Data%d: %d\n\r", i, f);
 8001aee:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8001af2:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001af6:	e9cd 3400 	strd	r3, r4, [sp]
 8001afa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001afc:	4924      	ldr	r1, [pc, #144]	; (8001b90 <StartDefaultTask+0x240>)
 8001afe:	f008 f97b 	bl	8009df8 <siprintf>
	  for(int i = 0; i<5; ++i)
 8001b02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b04:	3301      	adds	r3, #1
 8001b06:	653b      	str	r3, [r7, #80]	; 0x50
 8001b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	ddd8      	ble.n	8001ac0 <StartDefaultTask+0x170>
	  	//HAL_UART_Transmit(&huart2, chMsg, strlen(chMsg), HAL_MAX_DELAY);
	  }
	  HAL_UART_Transmit(&huart2, TemperatureData_S.DATA_S.sTimestamp, 8, HAL_MAX_DELAY);
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	2208      	movs	r2, #8
 8001b14:	491a      	ldr	r1, [pc, #104]	; (8001b80 <StartDefaultTask+0x230>)
 8001b16:	4816      	ldr	r0, [pc, #88]	; (8001b70 <StartDefaultTask+0x220>)
 8001b18:	f004 fba2 	bl	8006260 <HAL_UART_Transmit>
	  sprintf(chMsg, "CHECK_SUM: %d\n\r", ((uint8_t*)&u16CheckSum)[0]);
 8001b1c:	f107 030a 	add.w	r3, r7, #10
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b28:	491a      	ldr	r1, [pc, #104]	; (8001b94 <StartDefaultTask+0x244>)
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f008 f964 	bl	8009df8 <siprintf>
	  HAL_UART_Transmit(&huart2, chMsg, strlen(chMsg), HAL_MAX_DELAY);
 8001b30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fb53 	bl	80001e0 <strlen>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001b42:	f04f 33ff 	mov.w	r3, #4294967295
 8001b46:	480a      	ldr	r0, [pc, #40]	; (8001b70 <StartDefaultTask+0x220>)
 8001b48:	f004 fb8a 	bl	8006260 <HAL_UART_Transmit>
	  vTaskDelayUntil( &xLastWakeTime, 8500);
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	f242 1134 	movw	r1, #8500	; 0x2134
 8001b54:	4618      	mov	r0, r3
 8001b56:	f005 fff5 	bl	8007b44 <vTaskDelayUntil>
  {
 8001b5a:	e719      	b.n	8001990 <StartDefaultTask+0x40>
 8001b5c:	20000268 	.word	0x20000268
 8001b60:	0800b738 	.word	0x0800b738
 8001b64:	20000278 	.word	0x20000278
 8001b68:	0800b73c 	.word	0x0800b73c
 8001b6c:	0800b740 	.word	0x0800b740
 8001b70:	20001c54 	.word	0x20001c54
 8001b74:	20000264 	.word	0x20000264
 8001b78:	0800b74c 	.word	0x0800b74c
 8001b7c:	2000027f 	.word	0x2000027f
 8001b80:	2000026f 	.word	0x2000026f
 8001b84:	08070000 	.word	0x08070000
 8001b88:	2000027b 	.word	0x2000027b
 8001b8c:	2000026b 	.word	0x2000026b
 8001b90:	0800b75c 	.word	0x0800b75c
 8001b94:	0800b76c 	.word	0x0800b76c

08001b98 <readPotentiometerData>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readPotentiometerData */
void readPotentiometerData(void *argument)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b08a      	sub	sp, #40	; 0x28
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readPotentiometerData */
	char chMsg[10] = {0};
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	811a      	strh	r2, [r3, #8]
	//uint8_t u8Buffer[0x800] = {0};
	uint32_t uiValue = 0;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
	DATA_LOG_S PotentiometerData_S = {0};
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
	TickType_t xLastWakeTime;
  /* Infinite loop */
  for(;;)
  {
	  memset(chMsg, 0, 10);
 8001bbe:	f107 031c 	add.w	r3, r7, #28
 8001bc2:	220a      	movs	r2, #10
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f007 fcb1 	bl	800952e <memset>
	  HAL_ADC_Start(&hadc1);
 8001bcc:	4829      	ldr	r0, [pc, #164]	; (8001c74 <readPotentiometerData+0xdc>)
 8001bce:	f000 fc9d 	bl	800250c <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001bd2:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd6:	4827      	ldr	r0, [pc, #156]	; (8001c74 <readPotentiometerData+0xdc>)
 8001bd8:	f000 fdae 	bl	8002738 <HAL_ADC_PollForConversion>
	  uiValue = HAL_ADC_GetValue(&hadc1);
 8001bdc:	4825      	ldr	r0, [pc, #148]	; (8001c74 <readPotentiometerData+0xdc>)
 8001bde:	f000 fea5 	bl	800292c <HAL_ADC_GetValue>
 8001be2:	4603      	mov	r3, r0
 8001be4:	61bb      	str	r3, [r7, #24]
	  g_TicksToDelay = uiValue/1000+1;
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	4a23      	ldr	r2, [pc, #140]	; (8001c78 <readPotentiometerData+0xe0>)
 8001bea:	fba2 2303 	umull	r2, r3, r2, r3
 8001bee:	099b      	lsrs	r3, r3, #6
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	4a22      	ldr	r2, [pc, #136]	; (8001c7c <readPotentiometerData+0xe4>)
 8001bf4:	6013      	str	r3, [r2, #0]
	  memcpy(PotentiometerData_S.DATA_S.sTimestamp,
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	3307      	adds	r3, #7
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	4920      	ldr	r1, [pc, #128]	; (8001c80 <readPotentiometerData+0xe8>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f007 fc89 	bl	8009518 <memcpy>
			 __TIME__,
			 8);
	  memcpy(PotentiometerData_S.DATA_S.sDataType,
 8001c06:	4a1f      	ldr	r2, [pc, #124]	; (8001c84 <readPotentiometerData+0xec>)
 8001c08:	f107 0308 	add.w	r3, r7, #8
 8001c0c:	6812      	ldr	r2, [r2, #0]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	8019      	strh	r1, [r3, #0]
 8001c12:	3302      	adds	r3, #2
 8001c14:	0c12      	lsrs	r2, r2, #16
 8001c16:	701a      	strb	r2, [r3, #0]
			 "PTM",
			 3);
	  memcpy(PotentiometerData_S.DATA_S.bDataBuffer,
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	f8c7 300b 	str.w	r3, [r7, #11]
			 (char*)(&uiValue),
			 sizeof(uint32_t));
	  OS_Tick_Disable();
 8001c1e:	f7ff fbed 	bl	80013fc <OS_Tick_Disable>
	  LogData(PotentiometerData_S.bBuffer, sizeof(DATA_LOG_S));
 8001c22:	f107 0308 	add.w	r3, r7, #8
 8001c26:	2110      	movs	r1, #16
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff f85b 	bl	8000ce4 <LogData>
	  //save_to_flash((uint8_t*)&PotentiometerData_S, sizeof(DATA_LOG_S));
	  OS_Tick_Enable();
 8001c2e:	f7ff fbc5 	bl	80013bc <OS_Tick_Enable>
	  //read_flash(u8Buffer);
	  sprintf(chMsg, "DELAY: %u\n\r", g_TicksToDelay);
 8001c32:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <readPotentiometerData+0xe4>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4913      	ldr	r1, [pc, #76]	; (8001c88 <readPotentiometerData+0xf0>)
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f008 f8db 	bl	8009df8 <siprintf>
	  HAL_UART_Transmit(&huart2, chMsg, strlen(chMsg), HAL_MAX_DELAY);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe faca 	bl	80001e0 <strlen>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	f107 011c 	add.w	r1, r7, #28
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
 8001c58:	480c      	ldr	r0, [pc, #48]	; (8001c8c <readPotentiometerData+0xf4>)
 8001c5a:	f004 fb01 	bl	8006260 <HAL_UART_Transmit>
	  //vTaskDelay(g_TicksToDelay);
	  HAL_Delay(g_TicksToDelay*1000);
 8001c5e:	4b07      	ldr	r3, [pc, #28]	; (8001c7c <readPotentiometerData+0xe4>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 fa32 	bl	80020d4 <HAL_Delay>
  {
 8001c70:	e7a5      	b.n	8001bbe <readPotentiometerData+0x26>
 8001c72:	bf00      	nop
 8001c74:	20001b9c 	.word	0x20001b9c
 8001c78:	10624dd3 	.word	0x10624dd3
 8001c7c:	20000260 	.word	0x20000260
 8001c80:	0800b710 	.word	0x0800b710
 8001c84:	0800b77c 	.word	0x0800b77c
 8001c88:	0800b780 	.word	0x0800b780
 8001c8c:	20001c54 	.word	0x20001c54

08001c90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a04      	ldr	r2, [pc, #16]	; (8001cb0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d101      	bne.n	8001ca6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001ca2:	f000 f9f7 	bl	8002094 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40012c00 	.word	0x40012c00

08001cb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
	...

08001cc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <HAL_MspInit+0x4c>)
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	4a10      	ldr	r2, [pc, #64]	; (8001d10 <HAL_MspInit+0x4c>)
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6193      	str	r3, [r2, #24]
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <HAL_MspInit+0x4c>)
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	607b      	str	r3, [r7, #4]
 8001ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce2:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <HAL_MspInit+0x4c>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	; (8001d10 <HAL_MspInit+0x4c>)
 8001ce8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cec:	61d3      	str	r3, [r2, #28]
 8001cee:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <HAL_MspInit+0x4c>)
 8001cf0:	69db      	ldr	r3, [r3, #28]
 8001cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	603b      	str	r3, [r7, #0]
 8001cf8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	210f      	movs	r1, #15
 8001cfe:	f06f 0001 	mvn.w	r0, #1
 8001d02:	f001 fb75 	bl	80033f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40021000 	.word	0x40021000

08001d14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d34:	d123      	bne.n	8001d7e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001d36:	4b14      	ldr	r3, [pc, #80]	; (8001d88 <HAL_ADC_MspInit+0x74>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	4a13      	ldr	r2, [pc, #76]	; (8001d88 <HAL_ADC_MspInit+0x74>)
 8001d3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d40:	6153      	str	r3, [r2, #20]
 8001d42:	4b11      	ldr	r3, [pc, #68]	; (8001d88 <HAL_ADC_MspInit+0x74>)
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	; (8001d88 <HAL_ADC_MspInit+0x74>)
 8001d50:	695b      	ldr	r3, [r3, #20]
 8001d52:	4a0d      	ldr	r2, [pc, #52]	; (8001d88 <HAL_ADC_MspInit+0x74>)
 8001d54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d58:	6153      	str	r3, [r2, #20]
 8001d5a:	4b0b      	ldr	r3, [pc, #44]	; (8001d88 <HAL_ADC_MspInit+0x74>)
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN6 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d66:	2301      	movs	r3, #1
 8001d68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	4619      	mov	r1, r3
 8001d78:	4804      	ldr	r0, [pc, #16]	; (8001d8c <HAL_ADC_MspInit+0x78>)
 8001d7a:	f001 fcdb 	bl	8003734 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d7e:	bf00      	nop
 8001d80:	3728      	adds	r7, #40	; 0x28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	48000800 	.word	0x48000800

08001d90 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	; (8001dd4 <HAL_RTC_MspInit+0x44>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d111      	bne.n	8001dc6 <HAL_RTC_MspInit+0x36>
 8001da2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001da6:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	fa93 f3a3 	rbit	r3, r3
 8001dae:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001db0:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001db2:	fab3 f383 	clz	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	461a      	mov	r2, r3
 8001dba:	4b07      	ldr	r3, [pc, #28]	; (8001dd8 <HAL_RTC_MspInit+0x48>)
 8001dbc:	4413      	add	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001dc6:	bf00      	nop
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40002800 	.word	0x40002800
 8001dd8:	10908100 	.word	0x10908100

08001ddc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dec:	d10b      	bne.n	8001e06 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <HAL_TIM_Base_MspInit+0x38>)
 8001df0:	69db      	ldr	r3, [r3, #28]
 8001df2:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <HAL_TIM_Base_MspInit+0x38>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	61d3      	str	r3, [r2, #28]
 8001dfa:	4b06      	ldr	r3, [pc, #24]	; (8001e14 <HAL_TIM_Base_MspInit+0x38>)
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e06:	bf00      	nop
 8001e08:	3714      	adds	r7, #20
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	40021000 	.word	0x40021000

08001e18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08a      	sub	sp, #40	; 0x28
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a17      	ldr	r2, [pc, #92]	; (8001e94 <HAL_UART_MspInit+0x7c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d128      	bne.n	8001e8c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e3a:	4b17      	ldr	r3, [pc, #92]	; (8001e98 <HAL_UART_MspInit+0x80>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	4a16      	ldr	r2, [pc, #88]	; (8001e98 <HAL_UART_MspInit+0x80>)
 8001e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e44:	61d3      	str	r3, [r2, #28]
 8001e46:	4b14      	ldr	r3, [pc, #80]	; (8001e98 <HAL_UART_MspInit+0x80>)
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e52:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <HAL_UART_MspInit+0x80>)
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	4a10      	ldr	r2, [pc, #64]	; (8001e98 <HAL_UART_MspInit+0x80>)
 8001e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e5c:	6153      	str	r3, [r2, #20]
 8001e5e:	4b0e      	ldr	r3, [pc, #56]	; (8001e98 <HAL_UART_MspInit+0x80>)
 8001e60:	695b      	ldr	r3, [r3, #20]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e6a:	230c      	movs	r3, #12
 8001e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e7a:	2307      	movs	r3, #7
 8001e7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7e:	f107 0314 	add.w	r3, r7, #20
 8001e82:	4619      	mov	r1, r3
 8001e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e88:	f001 fc54 	bl	8003734 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e8c:	bf00      	nop
 8001e8e:	3728      	adds	r7, #40	; 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40004400 	.word	0x40004400
 8001e98:	40021000 	.word	0x40021000

08001e9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08c      	sub	sp, #48	; 0x30
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8001eac:	2200      	movs	r2, #0
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	2019      	movs	r0, #25
 8001eb2:	f001 fa9d 	bl	80033f0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8001eb6:	2019      	movs	r0, #25
 8001eb8:	f001 fab6 	bl	8003428 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001ebc:	4b1e      	ldr	r3, [pc, #120]	; (8001f38 <HAL_InitTick+0x9c>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	4a1d      	ldr	r2, [pc, #116]	; (8001f38 <HAL_InitTick+0x9c>)
 8001ec2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ec6:	6193      	str	r3, [r2, #24]
 8001ec8:	4b1b      	ldr	r3, [pc, #108]	; (8001f38 <HAL_InitTick+0x9c>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ed4:	f107 0210 	add.w	r2, r7, #16
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	4611      	mov	r1, r2
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f002 ff2e 	bl	8004d40 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ee4:	f002 ff0a 	bl	8004cfc <HAL_RCC_GetPCLK2Freq>
 8001ee8:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eec:	4a13      	ldr	r2, [pc, #76]	; (8001f3c <HAL_InitTick+0xa0>)
 8001eee:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef2:	0c9b      	lsrs	r3, r3, #18
 8001ef4:	3b01      	subs	r3, #1
 8001ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001ef8:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <HAL_InitTick+0xa4>)
 8001efa:	4a12      	ldr	r2, [pc, #72]	; (8001f44 <HAL_InitTick+0xa8>)
 8001efc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001efe:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <HAL_InitTick+0xa4>)
 8001f00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f04:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001f06:	4a0e      	ldr	r2, [pc, #56]	; (8001f40 <HAL_InitTick+0xa4>)
 8001f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f0a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <HAL_InitTick+0xa4>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f12:	4b0b      	ldr	r3, [pc, #44]	; (8001f40 <HAL_InitTick+0xa4>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001f18:	4809      	ldr	r0, [pc, #36]	; (8001f40 <HAL_InitTick+0xa4>)
 8001f1a:	f003 fcf2 	bl	8005902 <HAL_TIM_Base_Init>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d104      	bne.n	8001f2e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001f24:	4806      	ldr	r0, [pc, #24]	; (8001f40 <HAL_InitTick+0xa4>)
 8001f26:	f003 fd41 	bl	80059ac <HAL_TIM_Base_Start_IT>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	e000      	b.n	8001f30 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3730      	adds	r7, #48	; 0x30
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	431bde83 	.word	0x431bde83
 8001f40:	20001cd4 	.word	0x20001cd4
 8001f44:	40012c00 	.word	0x40012c00

08001f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr

08001f56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f5a:	e7fe      	b.n	8001f5a <HardFault_Handler+0x4>

08001f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <MemManage_Handler+0x4>

08001f62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f66:	e7fe      	b.n	8001f66 <BusFault_Handler+0x4>

08001f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <UsageFault_Handler+0x4>

08001f6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f80:	4802      	ldr	r0, [pc, #8]	; (8001f8c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001f82:	f003 fd3d 	bl	8005a00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001f86:	bf00      	nop
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	20001cd4 	.word	0x20001cd4

08001f90 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f98:	4b11      	ldr	r3, [pc, #68]	; (8001fe0 <_sbrk+0x50>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d102      	bne.n	8001fa6 <_sbrk+0x16>
		heap_end = &end;
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <_sbrk+0x50>)
 8001fa2:	4a10      	ldr	r2, [pc, #64]	; (8001fe4 <_sbrk+0x54>)
 8001fa4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <_sbrk+0x50>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001fac:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <_sbrk+0x50>)
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	466a      	mov	r2, sp
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d907      	bls.n	8001fca <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001fba:	f007 fa83 	bl	80094c4 <__errno>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	230c      	movs	r3, #12
 8001fc2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc8:	e006      	b.n	8001fd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8001fca:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <_sbrk+0x50>)
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <_sbrk+0x50>)
 8001fd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000288 	.word	0x20000288
 8001fe4:	20001d80 	.word	0x20001d80

08001fe8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fec:	4b08      	ldr	r3, [pc, #32]	; (8002010 <SystemInit+0x28>)
 8001fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ff2:	4a07      	ldr	r2, [pc, #28]	; (8002010 <SystemInit+0x28>)
 8001ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ff8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ffc:	4b04      	ldr	r3, [pc, #16]	; (8002010 <SystemInit+0x28>)
 8001ffe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002002:	609a      	str	r2, [r3, #8]
#endif
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002014:	f8df d034 	ldr.w	sp, [pc, #52]	; 800204c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002018:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800201a:	e003      	b.n	8002024 <LoopCopyDataInit>

0800201c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800201e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002020:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002022:	3104      	adds	r1, #4

08002024 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002024:	480b      	ldr	r0, [pc, #44]	; (8002054 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002026:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002028:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800202a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800202c:	d3f6      	bcc.n	800201c <CopyDataInit>
	ldr	r2, =_sbss
 800202e:	4a0b      	ldr	r2, [pc, #44]	; (800205c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002030:	e002      	b.n	8002038 <LoopFillZerobss>

08002032 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002032:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002034:	f842 3b04 	str.w	r3, [r2], #4

08002038 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002038:	4b09      	ldr	r3, [pc, #36]	; (8002060 <LoopForever+0x16>)
	cmp	r2, r3
 800203a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800203c:	d3f9      	bcc.n	8002032 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800203e:	f7ff ffd3 	bl	8001fe8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002042:	f007 fa45 	bl	80094d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002046:	f7ff f9fb 	bl	8001440 <main>

0800204a <LoopForever>:

LoopForever:
    b LoopForever
 800204a:	e7fe      	b.n	800204a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800204c:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002050:	0800ba88 	.word	0x0800ba88
	ldr	r0, =_sdata
 8002054:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002058:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 800205c:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8002060:	20001d7c 	.word	0x20001d7c

08002064 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002064:	e7fe      	b.n	8002064 <ADC1_2_IRQHandler>
	...

08002068 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800206c:	4b08      	ldr	r3, [pc, #32]	; (8002090 <HAL_Init+0x28>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a07      	ldr	r2, [pc, #28]	; (8002090 <HAL_Init+0x28>)
 8002072:	f043 0310 	orr.w	r3, r3, #16
 8002076:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002078:	2003      	movs	r0, #3
 800207a:	f001 f9ae 	bl	80033da <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800207e:	2000      	movs	r0, #0
 8002080:	f7ff ff0c 	bl	8001e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002084:	f7ff fe1e 	bl	8001cc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40022000 	.word	0x40022000

08002094 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <HAL_IncTick+0x20>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_IncTick+0x24>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4413      	add	r3, r2
 80020a4:	4a04      	ldr	r2, [pc, #16]	; (80020b8 <HAL_IncTick+0x24>)
 80020a6:	6013      	str	r3, [r2, #0]
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	20000008 	.word	0x20000008
 80020b8:	20001d14 	.word	0x20001d14

080020bc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  return uwTick;  
 80020c0:	4b03      	ldr	r3, [pc, #12]	; (80020d0 <HAL_GetTick+0x14>)
 80020c2:	681b      	ldr	r3, [r3, #0]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	20001d14 	.word	0x20001d14

080020d4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020dc:	f7ff ffee 	bl	80020bc <HAL_GetTick>
 80020e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ec:	d005      	beq.n	80020fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ee:	4b09      	ldr	r3, [pc, #36]	; (8002114 <HAL_Delay+0x40>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4413      	add	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80020fa:	bf00      	nop
 80020fc:	f7ff ffde 	bl	80020bc <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	429a      	cmp	r2, r3
 800210a:	d8f7      	bhi.n	80020fc <HAL_Delay+0x28>
  {
  }
}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000008 	.word	0x20000008

08002118 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b09a      	sub	sp, #104	; 0x68
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800212a:	2300      	movs	r3, #0
 800212c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e1e3      	b.n	8002500 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	2b00      	cmp	r3, #0
 8002148:	d176      	bne.n	8002238 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	2b00      	cmp	r3, #0
 8002150:	d152      	bne.n	80021f8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f7ff fdd1 	bl	8001d14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d13b      	bne.n	80021f8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f001 f81d 	bl	80031c0 <ADC_Disable>
 8002186:	4603      	mov	r3, r0
 8002188:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	f003 0310 	and.w	r3, r3, #16
 8002194:	2b00      	cmp	r3, #0
 8002196:	d12f      	bne.n	80021f8 <HAL_ADC_Init+0xe0>
 8002198:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800219c:	2b00      	cmp	r3, #0
 800219e:	d12b      	bne.n	80021f8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021a8:	f023 0302 	bic.w	r3, r3, #2
 80021ac:	f043 0202 	orr.w	r2, r3, #2
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021c2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80021d2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021d4:	4b92      	ldr	r3, [pc, #584]	; (8002420 <HAL_ADC_Init+0x308>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a92      	ldr	r2, [pc, #584]	; (8002424 <HAL_ADC_Init+0x30c>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	0c9a      	lsrs	r2, r3, #18
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021ea:	e002      	b.n	80021f2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1f9      	bne.n	80021ec <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002210:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002214:	d110      	bne.n	8002238 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	f023 0312 	bic.w	r3, r3, #18
 800221e:	f043 0210 	orr.w	r2, r3, #16
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f043 0201 	orr.w	r2, r3, #1
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	f003 0310 	and.w	r3, r3, #16
 8002240:	2b00      	cmp	r3, #0
 8002242:	f040 8150 	bne.w	80024e6 <HAL_ADC_Init+0x3ce>
 8002246:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800224a:	2b00      	cmp	r3, #0
 800224c:	f040 814b 	bne.w	80024e6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800225a:	2b00      	cmp	r3, #0
 800225c:	f040 8143 	bne.w	80024e6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002268:	f043 0202 	orr.w	r2, r3, #2
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002278:	d004      	beq.n	8002284 <HAL_ADC_Init+0x16c>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a6a      	ldr	r2, [pc, #424]	; (8002428 <HAL_ADC_Init+0x310>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d101      	bne.n	8002288 <HAL_ADC_Init+0x170>
 8002284:	4b69      	ldr	r3, [pc, #420]	; (800242c <HAL_ADC_Init+0x314>)
 8002286:	e000      	b.n	800228a <HAL_ADC_Init+0x172>
 8002288:	4b69      	ldr	r3, [pc, #420]	; (8002430 <HAL_ADC_Init+0x318>)
 800228a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002294:	d102      	bne.n	800229c <HAL_ADC_Init+0x184>
 8002296:	4b64      	ldr	r3, [pc, #400]	; (8002428 <HAL_ADC_Init+0x310>)
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	e01a      	b.n	80022d2 <HAL_ADC_Init+0x1ba>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a61      	ldr	r2, [pc, #388]	; (8002428 <HAL_ADC_Init+0x310>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d103      	bne.n	80022ae <HAL_ADC_Init+0x196>
 80022a6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	e011      	b.n	80022d2 <HAL_ADC_Init+0x1ba>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a60      	ldr	r2, [pc, #384]	; (8002434 <HAL_ADC_Init+0x31c>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d102      	bne.n	80022be <HAL_ADC_Init+0x1a6>
 80022b8:	4b5f      	ldr	r3, [pc, #380]	; (8002438 <HAL_ADC_Init+0x320>)
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	e009      	b.n	80022d2 <HAL_ADC_Init+0x1ba>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a5d      	ldr	r2, [pc, #372]	; (8002438 <HAL_ADC_Init+0x320>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d102      	bne.n	80022ce <HAL_ADC_Init+0x1b6>
 80022c8:	4b5a      	ldr	r3, [pc, #360]	; (8002434 <HAL_ADC_Init+0x31c>)
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e001      	b.n	80022d2 <HAL_ADC_Init+0x1ba>
 80022ce:	2300      	movs	r3, #0
 80022d0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d108      	bne.n	80022f2 <HAL_ADC_Init+0x1da>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d101      	bne.n	80022f2 <HAL_ADC_Init+0x1da>
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <HAL_ADC_Init+0x1dc>
 80022f2:	2300      	movs	r3, #0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d11c      	bne.n	8002332 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80022f8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d010      	beq.n	8002320 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 0303 	and.w	r3, r3, #3
 8002306:	2b01      	cmp	r3, #1
 8002308:	d107      	bne.n	800231a <HAL_ADC_Init+0x202>
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_ADC_Init+0x202>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_ADC_Init+0x204>
 800231a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800231c:	2b00      	cmp	r3, #0
 800231e:	d108      	bne.n	8002332 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002320:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	431a      	orrs	r2, r3
 800232e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002330:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	7e5b      	ldrb	r3, [r3, #25]
 8002336:	035b      	lsls	r3, r3, #13
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800233c:	2a01      	cmp	r2, #1
 800233e:	d002      	beq.n	8002346 <HAL_ADC_Init+0x22e>
 8002340:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002344:	e000      	b.n	8002348 <HAL_ADC_Init+0x230>
 8002346:	2200      	movs	r2, #0
 8002348:	431a      	orrs	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	431a      	orrs	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	4313      	orrs	r3, r2
 8002356:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002358:	4313      	orrs	r3, r2
 800235a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d11b      	bne.n	800239e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7e5b      	ldrb	r3, [r3, #25]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d109      	bne.n	8002382 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	3b01      	subs	r3, #1
 8002374:	045a      	lsls	r2, r3, #17
 8002376:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002378:	4313      	orrs	r3, r2
 800237a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800237e:	663b      	str	r3, [r7, #96]	; 0x60
 8002380:	e00d      	b.n	800239e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002386:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800238a:	f043 0220 	orr.w	r2, r3, #32
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002396:	f043 0201 	orr.w	r2, r3, #1
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d054      	beq.n	8002450 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a22      	ldr	r2, [pc, #136]	; (8002434 <HAL_ADC_Init+0x31c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d004      	beq.n	80023ba <HAL_ADC_Init+0x2a2>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a20      	ldr	r2, [pc, #128]	; (8002438 <HAL_ADC_Init+0x320>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d140      	bne.n	800243c <HAL_ADC_Init+0x324>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023be:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80023c2:	d02a      	beq.n	800241a <HAL_ADC_Init+0x302>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023cc:	d022      	beq.n	8002414 <HAL_ADC_Init+0x2fc>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80023d6:	d01a      	beq.n	800240e <HAL_ADC_Init+0x2f6>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023dc:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 80023e0:	d012      	beq.n	8002408 <HAL_ADC_Init+0x2f0>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e6:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 80023ea:	d00a      	beq.n	8002402 <HAL_ADC_Init+0x2ea>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f0:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 80023f4:	d002      	beq.n	80023fc <HAL_ADC_Init+0x2e4>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fa:	e023      	b.n	8002444 <HAL_ADC_Init+0x32c>
 80023fc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002400:	e020      	b.n	8002444 <HAL_ADC_Init+0x32c>
 8002402:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002406:	e01d      	b.n	8002444 <HAL_ADC_Init+0x32c>
 8002408:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800240c:	e01a      	b.n	8002444 <HAL_ADC_Init+0x32c>
 800240e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002412:	e017      	b.n	8002444 <HAL_ADC_Init+0x32c>
 8002414:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002418:	e014      	b.n	8002444 <HAL_ADC_Init+0x32c>
 800241a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800241e:	e011      	b.n	8002444 <HAL_ADC_Init+0x32c>
 8002420:	20000000 	.word	0x20000000
 8002424:	431bde83 	.word	0x431bde83
 8002428:	50000100 	.word	0x50000100
 800242c:	50000300 	.word	0x50000300
 8002430:	50000700 	.word	0x50000700
 8002434:	50000400 	.word	0x50000400
 8002438:	50000500 	.word	0x50000500
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002448:	4313      	orrs	r3, r2
 800244a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800244c:	4313      	orrs	r3, r2
 800244e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 030c 	and.w	r3, r3, #12
 800245a:	2b00      	cmp	r3, #0
 800245c:	d114      	bne.n	8002488 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800246c:	f023 0302 	bic.w	r3, r3, #2
 8002470:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	7e1b      	ldrb	r3, [r3, #24]
 8002476:	039a      	lsls	r2, r3, #14
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4313      	orrs	r3, r2
 8002482:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002484:	4313      	orrs	r3, r2
 8002486:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	4b1e      	ldr	r3, [pc, #120]	; (8002508 <HAL_ADC_Init+0x3f0>)
 8002490:	4013      	ands	r3, r2
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002498:	430b      	orrs	r3, r1
 800249a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d10c      	bne.n	80024be <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024aa:	f023 010f 	bic.w	r1, r3, #15
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69db      	ldr	r3, [r3, #28]
 80024b2:	1e5a      	subs	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	631a      	str	r2, [r3, #48]	; 0x30
 80024bc:	e007      	b.n	80024ce <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 020f 	bic.w	r2, r2, #15
 80024cc:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d8:	f023 0303 	bic.w	r3, r3, #3
 80024dc:	f043 0201 	orr.w	r2, r3, #1
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	641a      	str	r2, [r3, #64]	; 0x40
 80024e4:	e00a      	b.n	80024fc <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f023 0312 	bic.w	r3, r3, #18
 80024ee:	f043 0210 	orr.w	r2, r3, #16
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80024f6:	2301      	movs	r3, #1
 80024f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80024fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002500:	4618      	mov	r0, r3
 8002502:	3768      	adds	r7, #104	; 0x68
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	fff0c007 	.word	0xfff0c007

0800250c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 0304 	and.w	r3, r3, #4
 8002522:	2b00      	cmp	r3, #0
 8002524:	f040 80f9 	bne.w	800271a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_ADC_Start+0x2a>
 8002532:	2302      	movs	r3, #2
 8002534:	e0f4      	b.n	8002720 <HAL_ADC_Start+0x214>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 fde0 	bl	8003104 <ADC_Enable>
 8002544:	4603      	mov	r3, r0
 8002546:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002548:	7bfb      	ldrb	r3, [r7, #15]
 800254a:	2b00      	cmp	r3, #0
 800254c:	f040 80e0 	bne.w	8002710 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002554:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002558:	f023 0301 	bic.w	r3, r3, #1
 800255c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800256c:	d004      	beq.n	8002578 <HAL_ADC_Start+0x6c>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a6d      	ldr	r2, [pc, #436]	; (8002728 <HAL_ADC_Start+0x21c>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d106      	bne.n	8002586 <HAL_ADC_Start+0x7a>
 8002578:	4b6c      	ldr	r3, [pc, #432]	; (800272c <HAL_ADC_Start+0x220>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 031f 	and.w	r3, r3, #31
 8002580:	2b00      	cmp	r3, #0
 8002582:	d010      	beq.n	80025a6 <HAL_ADC_Start+0x9a>
 8002584:	e005      	b.n	8002592 <HAL_ADC_Start+0x86>
 8002586:	4b6a      	ldr	r3, [pc, #424]	; (8002730 <HAL_ADC_Start+0x224>)
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 031f 	and.w	r3, r3, #31
 800258e:	2b00      	cmp	r3, #0
 8002590:	d009      	beq.n	80025a6 <HAL_ADC_Start+0x9a>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800259a:	d004      	beq.n	80025a6 <HAL_ADC_Start+0x9a>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a64      	ldr	r2, [pc, #400]	; (8002734 <HAL_ADC_Start+0x228>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d115      	bne.n	80025d2 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d036      	beq.n	800262e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80025c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80025d0:	e02d      	b.n	800262e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025e6:	d004      	beq.n	80025f2 <HAL_ADC_Start+0xe6>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a4e      	ldr	r2, [pc, #312]	; (8002728 <HAL_ADC_Start+0x21c>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d10a      	bne.n	8002608 <HAL_ADC_Start+0xfc>
 80025f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	bf14      	ite	ne
 8002600:	2301      	movne	r3, #1
 8002602:	2300      	moveq	r3, #0
 8002604:	b2db      	uxtb	r3, r3
 8002606:	e008      	b.n	800261a <HAL_ADC_Start+0x10e>
 8002608:	4b4a      	ldr	r3, [pc, #296]	; (8002734 <HAL_ADC_Start+0x228>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	bf14      	ite	ne
 8002614:	2301      	movne	r3, #1
 8002616:	2300      	moveq	r3, #0
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d007      	beq.n	800262e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002622:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002626:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002632:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800263a:	d106      	bne.n	800264a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002640:	f023 0206 	bic.w	r2, r3, #6
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	645a      	str	r2, [r3, #68]	; 0x44
 8002648:	e002      	b.n	8002650 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	221c      	movs	r2, #28
 800265e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002668:	d004      	beq.n	8002674 <HAL_ADC_Start+0x168>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a2e      	ldr	r2, [pc, #184]	; (8002728 <HAL_ADC_Start+0x21c>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d106      	bne.n	8002682 <HAL_ADC_Start+0x176>
 8002674:	4b2d      	ldr	r3, [pc, #180]	; (800272c <HAL_ADC_Start+0x220>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 031f 	and.w	r3, r3, #31
 800267c:	2b00      	cmp	r3, #0
 800267e:	d03e      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 8002680:	e005      	b.n	800268e <HAL_ADC_Start+0x182>
 8002682:	4b2b      	ldr	r3, [pc, #172]	; (8002730 <HAL_ADC_Start+0x224>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 031f 	and.w	r3, r3, #31
 800268a:	2b00      	cmp	r3, #0
 800268c:	d037      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002696:	d004      	beq.n	80026a2 <HAL_ADC_Start+0x196>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a22      	ldr	r2, [pc, #136]	; (8002728 <HAL_ADC_Start+0x21c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d106      	bne.n	80026b0 <HAL_ADC_Start+0x1a4>
 80026a2:	4b22      	ldr	r3, [pc, #136]	; (800272c <HAL_ADC_Start+0x220>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 031f 	and.w	r3, r3, #31
 80026aa:	2b05      	cmp	r3, #5
 80026ac:	d027      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 80026ae:	e005      	b.n	80026bc <HAL_ADC_Start+0x1b0>
 80026b0:	4b1f      	ldr	r3, [pc, #124]	; (8002730 <HAL_ADC_Start+0x224>)
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 031f 	and.w	r3, r3, #31
 80026b8:	2b05      	cmp	r3, #5
 80026ba:	d020      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026c4:	d004      	beq.n	80026d0 <HAL_ADC_Start+0x1c4>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a17      	ldr	r2, [pc, #92]	; (8002728 <HAL_ADC_Start+0x21c>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d106      	bne.n	80026de <HAL_ADC_Start+0x1d2>
 80026d0:	4b16      	ldr	r3, [pc, #88]	; (800272c <HAL_ADC_Start+0x220>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f003 031f 	and.w	r3, r3, #31
 80026d8:	2b09      	cmp	r3, #9
 80026da:	d010      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 80026dc:	e005      	b.n	80026ea <HAL_ADC_Start+0x1de>
 80026de:	4b14      	ldr	r3, [pc, #80]	; (8002730 <HAL_ADC_Start+0x224>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f003 031f 	and.w	r3, r3, #31
 80026e6:	2b09      	cmp	r3, #9
 80026e8:	d009      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80026f2:	d004      	beq.n	80026fe <HAL_ADC_Start+0x1f2>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0e      	ldr	r2, [pc, #56]	; (8002734 <HAL_ADC_Start+0x228>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d10f      	bne.n	800271e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	689a      	ldr	r2, [r3, #8]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f042 0204 	orr.w	r2, r2, #4
 800270c:	609a      	str	r2, [r3, #8]
 800270e:	e006      	b.n	800271e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002718:	e001      	b.n	800271e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800271a:	2302      	movs	r3, #2
 800271c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800271e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	50000100 	.word	0x50000100
 800272c:	50000300 	.word	0x50000300
 8002730:	50000700 	.word	0x50000700
 8002734:	50000400 	.word	0x50000400

08002738 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	2b08      	cmp	r3, #8
 800274c:	d102      	bne.n	8002754 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800274e:	2308      	movs	r3, #8
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	e03a      	b.n	80027ca <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800275c:	d004      	beq.n	8002768 <HAL_ADC_PollForConversion+0x30>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a6e      	ldr	r2, [pc, #440]	; (800291c <HAL_ADC_PollForConversion+0x1e4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d101      	bne.n	800276c <HAL_ADC_PollForConversion+0x34>
 8002768:	4b6d      	ldr	r3, [pc, #436]	; (8002920 <HAL_ADC_PollForConversion+0x1e8>)
 800276a:	e000      	b.n	800276e <HAL_ADC_PollForConversion+0x36>
 800276c:	4b6d      	ldr	r3, [pc, #436]	; (8002924 <HAL_ADC_PollForConversion+0x1ec>)
 800276e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	2b00      	cmp	r3, #0
 800277a:	d112      	bne.n	80027a2 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b01      	cmp	r3, #1
 8002788:	d11d      	bne.n	80027c6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	f043 0220 	orr.w	r2, r3, #32
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e0b8      	b.n	8002914 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f043 0220 	orr.w	r2, r3, #32
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e0a6      	b.n	8002914 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80027c6:	230c      	movs	r3, #12
 80027c8:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027d2:	d004      	beq.n	80027de <HAL_ADC_PollForConversion+0xa6>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a50      	ldr	r2, [pc, #320]	; (800291c <HAL_ADC_PollForConversion+0x1e4>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d106      	bne.n	80027ec <HAL_ADC_PollForConversion+0xb4>
 80027de:	4b50      	ldr	r3, [pc, #320]	; (8002920 <HAL_ADC_PollForConversion+0x1e8>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 031f 	and.w	r3, r3, #31
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d010      	beq.n	800280c <HAL_ADC_PollForConversion+0xd4>
 80027ea:	e005      	b.n	80027f8 <HAL_ADC_PollForConversion+0xc0>
 80027ec:	4b4d      	ldr	r3, [pc, #308]	; (8002924 <HAL_ADC_PollForConversion+0x1ec>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 031f 	and.w	r3, r3, #31
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d009      	beq.n	800280c <HAL_ADC_PollForConversion+0xd4>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002800:	d004      	beq.n	800280c <HAL_ADC_PollForConversion+0xd4>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a48      	ldr	r2, [pc, #288]	; (8002928 <HAL_ADC_PollForConversion+0x1f0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d104      	bne.n	8002816 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68db      	ldr	r3, [r3, #12]
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	e00f      	b.n	8002836 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281e:	d004      	beq.n	800282a <HAL_ADC_PollForConversion+0xf2>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a3d      	ldr	r2, [pc, #244]	; (800291c <HAL_ADC_PollForConversion+0x1e4>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d102      	bne.n	8002830 <HAL_ADC_PollForConversion+0xf8>
 800282a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800282e:	e000      	b.n	8002832 <HAL_ADC_PollForConversion+0xfa>
 8002830:	4b3d      	ldr	r3, [pc, #244]	; (8002928 <HAL_ADC_PollForConversion+0x1f0>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002836:	f7ff fc41 	bl	80020bc <HAL_GetTick>
 800283a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800283c:	e01a      	b.n	8002874 <HAL_ADC_PollForConversion+0x13c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002844:	d016      	beq.n	8002874 <HAL_ADC_PollForConversion+0x13c>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d007      	beq.n	800285c <HAL_ADC_PollForConversion+0x124>
 800284c:	f7ff fc36 	bl	80020bc <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d20b      	bcs.n	8002874 <HAL_ADC_PollForConversion+0x13c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002860:	f043 0204 	orr.w	r2, r3, #4
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e04f      	b.n	8002914 <HAL_ADC_PollForConversion+0x1dc>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	4013      	ands	r3, r2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0dd      	beq.n	800283e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002898:	2b00      	cmp	r3, #0
 800289a:	d131      	bne.n	8002900 <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d12c      	bne.n	8002900 <HAL_ADC_PollForConversion+0x1c8>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0308 	and.w	r3, r3, #8
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	d125      	bne.n	8002900 <HAL_ADC_PollForConversion+0x1c8>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f003 0304 	and.w	r3, r3, #4
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d112      	bne.n	80028e8 <HAL_ADC_PollForConversion+0x1b0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d112      	bne.n	8002900 <HAL_ADC_PollForConversion+0x1c8>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f043 0201 	orr.w	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
 80028e6:	e00b      	b.n	8002900 <HAL_ADC_PollForConversion+0x1c8>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ec:	f043 0220 	orr.w	r2, r3, #32
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028f8:	f043 0201 	orr.w	r2, r3, #1
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d103      	bne.n	8002912 <HAL_ADC_PollForConversion+0x1da>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	50000100 	.word	0x50000100
 8002920:	50000300 	.word	0x50000300
 8002924:	50000700 	.word	0x50000700
 8002928:	50000400 	.word	0x50000400

0800292c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800293a:	4618      	mov	r0, r3
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002948:	b480      	push	{r7}
 800294a:	b09b      	sub	sp, #108	; 0x6c
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADC_ConfigChannel+0x22>
 8002966:	2302      	movs	r3, #2
 8002968:	e2cb      	b.n	8002f02 <HAL_ADC_ConfigChannel+0x5ba>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	f040 82af 	bne.w	8002ee0 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b04      	cmp	r3, #4
 8002988:	d81c      	bhi.n	80029c4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	4613      	mov	r3, r2
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	4413      	add	r3, r2
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	461a      	mov	r2, r3
 800299e:	231f      	movs	r3, #31
 80029a0:	4093      	lsls	r3, r2
 80029a2:	43db      	mvns	r3, r3
 80029a4:	4019      	ands	r1, r3
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	6818      	ldr	r0, [r3, #0]
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	fa00 f203 	lsl.w	r2, r0, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	430a      	orrs	r2, r1
 80029c0:	631a      	str	r2, [r3, #48]	; 0x30
 80029c2:	e063      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b09      	cmp	r3, #9
 80029ca:	d81e      	bhi.n	8002a0a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	4613      	mov	r3, r2
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4413      	add	r3, r2
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	3b1e      	subs	r3, #30
 80029e0:	221f      	movs	r2, #31
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43db      	mvns	r3, r3
 80029e8:	4019      	ands	r1, r3
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	6818      	ldr	r0, [r3, #0]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	3b1e      	subs	r3, #30
 80029fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	430a      	orrs	r2, r1
 8002a06:	635a      	str	r2, [r3, #52]	; 0x34
 8002a08:	e040      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b0e      	cmp	r3, #14
 8002a10:	d81e      	bhi.n	8002a50 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4413      	add	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	3b3c      	subs	r3, #60	; 0x3c
 8002a26:	221f      	movs	r2, #31
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	4019      	ands	r1, r3
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	005b      	lsls	r3, r3, #1
 8002a3c:	4413      	add	r3, r2
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	3b3c      	subs	r3, #60	; 0x3c
 8002a42:	fa00 f203 	lsl.w	r2, r0, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	639a      	str	r2, [r3, #56]	; 0x38
 8002a4e:	e01d      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	3b5a      	subs	r3, #90	; 0x5a
 8002a64:	221f      	movs	r2, #31
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	4019      	ands	r1, r3
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	3b5a      	subs	r3, #90	; 0x5a
 8002a80:	fa00 f203 	lsl.w	r2, r0, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f040 80e5 	bne.w	8002c66 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b09      	cmp	r3, #9
 8002aa2:	d91c      	bls.n	8002ade <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6999      	ldr	r1, [r3, #24]
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3b1e      	subs	r3, #30
 8002ab6:	2207      	movs	r2, #7
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	4019      	ands	r1, r3
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	6898      	ldr	r0, [r3, #8]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4413      	add	r3, r2
 8002ace:	3b1e      	subs	r3, #30
 8002ad0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	619a      	str	r2, [r3, #24]
 8002adc:	e019      	b.n	8002b12 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	6959      	ldr	r1, [r3, #20]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4613      	mov	r3, r2
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	4413      	add	r3, r2
 8002aee:	2207      	movs	r2, #7
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	4019      	ands	r1, r3
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	6898      	ldr	r0, [r3, #8]
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4613      	mov	r3, r2
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	4413      	add	r3, r2
 8002b06:	fa00 f203 	lsl.w	r2, r0, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	695a      	ldr	r2, [r3, #20]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	08db      	lsrs	r3, r3, #3
 8002b1e:	f003 0303 	and.w	r3, r3, #3
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d84f      	bhi.n	8002bd4 <HAL_ADC_ConfigChannel+0x28c>
 8002b34:	a201      	add	r2, pc, #4	; (adr r2, 8002b3c <HAL_ADC_ConfigChannel+0x1f4>)
 8002b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b3a:	bf00      	nop
 8002b3c:	08002b4d 	.word	0x08002b4d
 8002b40:	08002b6f 	.word	0x08002b6f
 8002b44:	08002b91 	.word	0x08002b91
 8002b48:	08002bb3 	.word	0x08002bb3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b52:	4b9f      	ldr	r3, [pc, #636]	; (8002dd0 <HAL_ADC_ConfigChannel+0x488>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	6812      	ldr	r2, [r2, #0]
 8002b5a:	0691      	lsls	r1, r2, #26
 8002b5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b6a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b6c:	e07e      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002b74:	4b96      	ldr	r3, [pc, #600]	; (8002dd0 <HAL_ADC_ConfigChannel+0x488>)
 8002b76:	4013      	ands	r3, r2
 8002b78:	683a      	ldr	r2, [r7, #0]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	0691      	lsls	r1, r2, #26
 8002b7e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b80:	430a      	orrs	r2, r1
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b8c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002b8e:	e06d      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002b96:	4b8e      	ldr	r3, [pc, #568]	; (8002dd0 <HAL_ADC_ConfigChannel+0x488>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	683a      	ldr	r2, [r7, #0]
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	0691      	lsls	r1, r2, #26
 8002ba0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	431a      	orrs	r2, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002bae:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002bb0:	e05c      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002bb8:	4b85      	ldr	r3, [pc, #532]	; (8002dd0 <HAL_ADC_ConfigChannel+0x488>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	683a      	ldr	r2, [r7, #0]
 8002bbe:	6812      	ldr	r2, [r2, #0]
 8002bc0:	0691      	lsls	r1, r2, #26
 8002bc2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002bd0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002bd2:	e04b      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bda:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	069b      	lsls	r3, r3, #26
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d107      	bne.n	8002bf8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002bf6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bfe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	069b      	lsls	r3, r3, #26
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d107      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c1a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c22:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	069b      	lsls	r3, r3, #26
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d107      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c3e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	069b      	lsls	r3, r3, #26
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d10a      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c62:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002c64:	e001      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002c66:	bf00      	nop
 8002c68:	e000      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x324>
      break;
 8002c6a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d108      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x344>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x344>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x346>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f040 8131 	bne.w	8002ef6 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d00f      	beq.n	8002cbc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	400a      	ands	r2, r1
 8002cb6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002cba:	e049      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	409a      	lsls	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b09      	cmp	r3, #9
 8002cdc:	d91c      	bls.n	8002d18 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6999      	ldr	r1, [r3, #24]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	4413      	add	r3, r2
 8002cee:	3b1b      	subs	r3, #27
 8002cf0:	2207      	movs	r2, #7
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	4019      	ands	r1, r3
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	6898      	ldr	r0, [r3, #8]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	3b1b      	subs	r3, #27
 8002d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	619a      	str	r2, [r3, #24]
 8002d16:	e01b      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6959      	ldr	r1, [r3, #20]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	1c5a      	adds	r2, r3, #1
 8002d24:	4613      	mov	r3, r2
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	4413      	add	r3, r2
 8002d2a:	2207      	movs	r2, #7
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	43db      	mvns	r3, r3
 8002d32:	4019      	ands	r1, r3
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	6898      	ldr	r0, [r3, #8]
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	4613      	mov	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	4413      	add	r3, r2
 8002d44:	fa00 f203 	lsl.w	r2, r0, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d58:	d004      	beq.n	8002d64 <HAL_ADC_ConfigChannel+0x41c>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a1d      	ldr	r2, [pc, #116]	; (8002dd4 <HAL_ADC_ConfigChannel+0x48c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d101      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x420>
 8002d64:	4b1c      	ldr	r3, [pc, #112]	; (8002dd8 <HAL_ADC_ConfigChannel+0x490>)
 8002d66:	e000      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x422>
 8002d68:	4b1c      	ldr	r3, [pc, #112]	; (8002ddc <HAL_ADC_ConfigChannel+0x494>)
 8002d6a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b10      	cmp	r3, #16
 8002d72:	d105      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002d74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d015      	beq.n	8002dac <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002d84:	2b11      	cmp	r3, #17
 8002d86:	d105      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002d88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d00b      	beq.n	8002dac <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002d98:	2b12      	cmp	r3, #18
 8002d9a:	f040 80ac 	bne.w	8002ef6 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	f040 80a5 	bne.w	8002ef6 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002db4:	d102      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x474>
 8002db6:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <HAL_ADC_ConfigChannel+0x48c>)
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	e023      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x4bc>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a04      	ldr	r2, [pc, #16]	; (8002dd4 <HAL_ADC_ConfigChannel+0x48c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d10c      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x498>
 8002dc6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	e01a      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x4bc>
 8002dce:	bf00      	nop
 8002dd0:	83fff000 	.word	0x83fff000
 8002dd4:	50000100 	.word	0x50000100
 8002dd8:	50000300 	.word	0x50000300
 8002ddc:	50000700 	.word	0x50000700
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a4a      	ldr	r2, [pc, #296]	; (8002f10 <HAL_ADC_ConfigChannel+0x5c8>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d102      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x4a8>
 8002dea:	4b4a      	ldr	r3, [pc, #296]	; (8002f14 <HAL_ADC_ConfigChannel+0x5cc>)
 8002dec:	60fb      	str	r3, [r7, #12]
 8002dee:	e009      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x4bc>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a47      	ldr	r2, [pc, #284]	; (8002f14 <HAL_ADC_ConfigChannel+0x5cc>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d102      	bne.n	8002e00 <HAL_ADC_ConfigChannel+0x4b8>
 8002dfa:	4b45      	ldr	r3, [pc, #276]	; (8002f10 <HAL_ADC_ConfigChannel+0x5c8>)
 8002dfc:	60fb      	str	r3, [r7, #12]
 8002dfe:	e001      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x4bc>
 8002e00:	2300      	movs	r3, #0
 8002e02:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 0303 	and.w	r3, r3, #3
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d108      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x4dc>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_ADC_ConfigChannel+0x4dc>
 8002e20:	2301      	movs	r3, #1
 8002e22:	e000      	b.n	8002e26 <HAL_ADC_ConfigChannel+0x4de>
 8002e24:	2300      	movs	r3, #0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d150      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e2a:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d010      	beq.n	8002e52 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	f003 0303 	and.w	r3, r3, #3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d107      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x504>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d101      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x504>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <HAL_ADC_ConfigChannel+0x506>
 8002e4c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d13c      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2b10      	cmp	r3, #16
 8002e58:	d11d      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x54e>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e62:	d118      	bne.n	8002e96 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002e64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e6e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e70:	4b29      	ldr	r3, [pc, #164]	; (8002f18 <HAL_ADC_ConfigChannel+0x5d0>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a29      	ldr	r2, [pc, #164]	; (8002f1c <HAL_ADC_ConfigChannel+0x5d4>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	0c9a      	lsrs	r2, r3, #18
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	4413      	add	r3, r2
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e86:	e002      	b.n	8002e8e <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1f9      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e94:	e02e      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b11      	cmp	r3, #17
 8002e9c:	d10b      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x56e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ea6:	d106      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002ea8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002eb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002eb2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002eb4:	e01e      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2b12      	cmp	r3, #18
 8002ebc:	d11a      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002ebe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ec8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002eca:	e013      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed0:	f043 0220 	orr.w	r2, r3, #32
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002ede:	e00a      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee4:	f043 0220 	orr.w	r2, r3, #32
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002ef2:	e000      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ef4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002efe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	376c      	adds	r7, #108	; 0x6c
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	50000400 	.word	0x50000400
 8002f14:	50000500 	.word	0x50000500
 8002f18:	20000000 	.word	0x20000000
 8002f1c:	431bde83 	.word	0x431bde83

08002f20 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b099      	sub	sp, #100	; 0x64
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f38:	d102      	bne.n	8002f40 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002f3a:	4b6d      	ldr	r3, [pc, #436]	; (80030f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002f3c:	60bb      	str	r3, [r7, #8]
 8002f3e:	e01a      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a6a      	ldr	r2, [pc, #424]	; (80030f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d103      	bne.n	8002f52 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002f4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	e011      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a67      	ldr	r2, [pc, #412]	; (80030f4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d102      	bne.n	8002f62 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002f5c:	4b66      	ldr	r3, [pc, #408]	; (80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	e009      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a64      	ldr	r2, [pc, #400]	; (80030f8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d102      	bne.n	8002f72 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002f6c:	4b61      	ldr	r3, [pc, #388]	; (80030f4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	e001      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002f72:	2300      	movs	r3, #0
 8002f74:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0b0      	b.n	80030e2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d101      	bne.n	8002f8e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e0a9      	b.n	80030e2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 0304 	and.w	r3, r3, #4
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f040 808d 	bne.w	80030c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 0304 	and.w	r3, r3, #4
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	f040 8086 	bne.w	80030c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fbc:	d004      	beq.n	8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a4b      	ldr	r2, [pc, #300]	; (80030f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002fc8:	4b4c      	ldr	r3, [pc, #304]	; (80030fc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002fca:	e000      	b.n	8002fce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002fcc:	4b4c      	ldr	r3, [pc, #304]	; (8003100 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002fce:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d040      	beq.n	800305a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002fd8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	6859      	ldr	r1, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fea:	035b      	lsls	r3, r3, #13
 8002fec:	430b      	orrs	r3, r1
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ff2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 0303 	and.w	r3, r3, #3
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d108      	bne.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003010:	2301      	movs	r3, #1
 8003012:	e000      	b.n	8003016 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003014:	2300      	movs	r3, #0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d15c      	bne.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d107      	bne.n	8003036 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003036:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003038:	2b00      	cmp	r3, #0
 800303a:	d14b      	bne.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800303c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003044:	f023 030f 	bic.w	r3, r3, #15
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	6811      	ldr	r1, [r2, #0]
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	6892      	ldr	r2, [r2, #8]
 8003050:	430a      	orrs	r2, r1
 8003052:	431a      	orrs	r2, r3
 8003054:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003056:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003058:	e03c      	b.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800305a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003062:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003064:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f003 0303 	and.w	r3, r3, #3
 8003070:	2b01      	cmp	r3, #1
 8003072:	d108      	bne.n	8003086 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b01      	cmp	r3, #1
 8003080:	d101      	bne.n	8003086 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003082:	2301      	movs	r3, #1
 8003084:	e000      	b.n	8003088 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003086:	2300      	movs	r3, #0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d123      	bne.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b01      	cmp	r3, #1
 8003096:	d107      	bne.n	80030a8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d101      	bne.n	80030a8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80030a4:	2301      	movs	r3, #1
 80030a6:	e000      	b.n	80030aa <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80030a8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d112      	bne.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80030ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80030b6:	f023 030f 	bic.w	r3, r3, #15
 80030ba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80030bc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80030be:	e009      	b.n	80030d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c4:	f043 0220 	orr.w	r2, r3, #32
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80030d2:	e000      	b.n	80030d6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80030d4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80030de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80030e2:	4618      	mov	r0, r3
 80030e4:	3764      	adds	r7, #100	; 0x64
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	50000100 	.word	0x50000100
 80030f4:	50000400 	.word	0x50000400
 80030f8:	50000500 	.word	0x50000500
 80030fc:	50000300 	.word	0x50000300
 8003100:	50000700 	.word	0x50000700

08003104 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	2b01      	cmp	r3, #1
 800311c:	d108      	bne.n	8003130 <ADC_Enable+0x2c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b01      	cmp	r3, #1
 800312a:	d101      	bne.n	8003130 <ADC_Enable+0x2c>
 800312c:	2301      	movs	r3, #1
 800312e:	e000      	b.n	8003132 <ADC_Enable+0x2e>
 8003130:	2300      	movs	r3, #0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d13c      	bne.n	80031b0 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	4b1f      	ldr	r3, [pc, #124]	; (80031bc <ADC_Enable+0xb8>)
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00d      	beq.n	8003160 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f043 0210 	orr.w	r2, r3, #16
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e028      	b.n	80031b2 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0201 	orr.w	r2, r2, #1
 800316e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003170:	f7fe ffa4 	bl	80020bc <HAL_GetTick>
 8003174:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003176:	e014      	b.n	80031a2 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003178:	f7fe ffa0 	bl	80020bc <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d90d      	bls.n	80031a2 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318a:	f043 0210 	orr.w	r2, r3, #16
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003196:	f043 0201 	orr.w	r2, r3, #1
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e007      	b.n	80031b2 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0301 	and.w	r3, r3, #1
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d1e3      	bne.n	8003178 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	8000003f 	.word	0x8000003f

080031c0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031c8:	2300      	movs	r3, #0
 80031ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d108      	bne.n	80031ec <ADC_Disable+0x2c>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <ADC_Disable+0x2c>
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <ADC_Disable+0x2e>
 80031ec:	2300      	movs	r3, #0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d040      	beq.n	8003274 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f003 030d 	and.w	r3, r3, #13
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d10f      	bne.n	8003220 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0202 	orr.w	r2, r2, #2
 800320e:	609a      	str	r2, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2203      	movs	r2, #3
 8003216:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003218:	f7fe ff50 	bl	80020bc <HAL_GetTick>
 800321c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800321e:	e022      	b.n	8003266 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	f043 0210 	orr.w	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003230:	f043 0201 	orr.w	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e01c      	b.n	8003276 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800323c:	f7fe ff3e 	bl	80020bc <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	2b02      	cmp	r3, #2
 8003248:	d90d      	bls.n	8003266 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f043 0210 	orr.w	r2, r3, #16
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800325a:	f043 0201 	orr.w	r2, r3, #1
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e007      	b.n	8003276 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b01      	cmp	r3, #1
 8003272:	d0e3      	beq.n	800323c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	3710      	adds	r7, #16
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003290:	4b0c      	ldr	r3, [pc, #48]	; (80032c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800329c:	4013      	ands	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032b2:	4a04      	ldr	r2, [pc, #16]	; (80032c4 <__NVIC_SetPriorityGrouping+0x44>)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	60d3      	str	r3, [r2, #12]
}
 80032b8:	bf00      	nop
 80032ba:	3714      	adds	r7, #20
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr
 80032c4:	e000ed00 	.word	0xe000ed00

080032c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032cc:	4b04      	ldr	r3, [pc, #16]	; (80032e0 <__NVIC_GetPriorityGrouping+0x18>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	0a1b      	lsrs	r3, r3, #8
 80032d2:	f003 0307 	and.w	r3, r3, #7
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000ed00 	.word	0xe000ed00

080032e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	db0b      	blt.n	800330e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	f003 021f 	and.w	r2, r3, #31
 80032fc:	4907      	ldr	r1, [pc, #28]	; (800331c <__NVIC_EnableIRQ+0x38>)
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	2001      	movs	r0, #1
 8003306:	fa00 f202 	lsl.w	r2, r0, r2
 800330a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800330e:	bf00      	nop
 8003310:	370c      	adds	r7, #12
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	e000e100 	.word	0xe000e100

08003320 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	6039      	str	r1, [r7, #0]
 800332a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800332c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003330:	2b00      	cmp	r3, #0
 8003332:	db0a      	blt.n	800334a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	b2da      	uxtb	r2, r3
 8003338:	490c      	ldr	r1, [pc, #48]	; (800336c <__NVIC_SetPriority+0x4c>)
 800333a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333e:	0112      	lsls	r2, r2, #4
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	440b      	add	r3, r1
 8003344:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003348:	e00a      	b.n	8003360 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	b2da      	uxtb	r2, r3
 800334e:	4908      	ldr	r1, [pc, #32]	; (8003370 <__NVIC_SetPriority+0x50>)
 8003350:	79fb      	ldrb	r3, [r7, #7]
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	3b04      	subs	r3, #4
 8003358:	0112      	lsls	r2, r2, #4
 800335a:	b2d2      	uxtb	r2, r2
 800335c:	440b      	add	r3, r1
 800335e:	761a      	strb	r2, [r3, #24]
}
 8003360:	bf00      	nop
 8003362:	370c      	adds	r7, #12
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	e000e100 	.word	0xe000e100
 8003370:	e000ed00 	.word	0xe000ed00

08003374 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003374:	b480      	push	{r7}
 8003376:	b089      	sub	sp, #36	; 0x24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f1c3 0307 	rsb	r3, r3, #7
 800338e:	2b04      	cmp	r3, #4
 8003390:	bf28      	it	cs
 8003392:	2304      	movcs	r3, #4
 8003394:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003396:	69fb      	ldr	r3, [r7, #28]
 8003398:	3304      	adds	r3, #4
 800339a:	2b06      	cmp	r3, #6
 800339c:	d902      	bls.n	80033a4 <NVIC_EncodePriority+0x30>
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3b03      	subs	r3, #3
 80033a2:	e000      	b.n	80033a6 <NVIC_EncodePriority+0x32>
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43da      	mvns	r2, r3
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	401a      	ands	r2, r3
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033bc:	f04f 31ff 	mov.w	r1, #4294967295
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	fa01 f303 	lsl.w	r3, r1, r3
 80033c6:	43d9      	mvns	r1, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033cc:	4313      	orrs	r3, r2
         );
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3724      	adds	r7, #36	; 0x24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b082      	sub	sp, #8
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7ff ff4c 	bl	8003280 <__NVIC_SetPriorityGrouping>
}
 80033e8:	bf00      	nop
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}

080033f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	4603      	mov	r3, r0
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003402:	f7ff ff61 	bl	80032c8 <__NVIC_GetPriorityGrouping>
 8003406:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	68b9      	ldr	r1, [r7, #8]
 800340c:	6978      	ldr	r0, [r7, #20]
 800340e:	f7ff ffb1 	bl	8003374 <NVIC_EncodePriority>
 8003412:	4602      	mov	r2, r0
 8003414:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003418:	4611      	mov	r1, r2
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff ff80 	bl	8003320 <__NVIC_SetPriority>
}
 8003420:	bf00      	nop
 8003422:	3718      	adds	r7, #24
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}

08003428 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	4603      	mov	r3, r0
 8003430:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff ff54 	bl	80032e4 <__NVIC_EnableIRQ>
}
 800343c:	bf00      	nop
 800343e:	3708      	adds	r7, #8
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800344a:	2300      	movs	r3, #0
 800344c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800344e:	4b0d      	ldr	r3, [pc, #52]	; (8003484 <HAL_FLASH_Unlock+0x40>)
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00d      	beq.n	8003476 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <HAL_FLASH_Unlock+0x40>)
 800345c:	4a0a      	ldr	r2, [pc, #40]	; (8003488 <HAL_FLASH_Unlock+0x44>)
 800345e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003460:	4b08      	ldr	r3, [pc, #32]	; (8003484 <HAL_FLASH_Unlock+0x40>)
 8003462:	4a0a      	ldr	r2, [pc, #40]	; (800348c <HAL_FLASH_Unlock+0x48>)
 8003464:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003466:	4b07      	ldr	r3, [pc, #28]	; (8003484 <HAL_FLASH_Unlock+0x40>)
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003476:	79fb      	ldrb	r3, [r7, #7]
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	40022000 	.word	0x40022000
 8003488:	45670123 	.word	0x45670123
 800348c:	cdef89ab 	.word	0xcdef89ab

08003490 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003494:	4b05      	ldr	r3, [pc, #20]	; (80034ac <HAL_FLASH_Lock+0x1c>)
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	4a04      	ldr	r2, [pc, #16]	; (80034ac <HAL_FLASH_Lock+0x1c>)
 800349a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800349e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	40022000 	.word	0x40022000

080034b0 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 80034b4:	4b09      	ldr	r3, [pc, #36]	; (80034dc <HAL_FLASH_OB_Unlock+0x2c>)
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <HAL_FLASH_OB_Unlock+0x2c>)
 80034c2:	4a07      	ldr	r2, [pc, #28]	; (80034e0 <HAL_FLASH_OB_Unlock+0x30>)
 80034c4:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80034c6:	4b05      	ldr	r3, [pc, #20]	; (80034dc <HAL_FLASH_OB_Unlock+0x2c>)
 80034c8:	4a06      	ldr	r2, [pc, #24]	; (80034e4 <HAL_FLASH_OB_Unlock+0x34>)
 80034ca:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 80034cc:	2300      	movs	r3, #0
 80034ce:	e000      	b.n	80034d2 <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	46bd      	mov	sp, r7
 80034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034da:	4770      	bx	lr
 80034dc:	40022000 	.word	0x40022000
 80034e0:	45670123 	.word	0x45670123
 80034e4:	cdef89ab 	.word	0xcdef89ab

080034e8 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
  /* Clear the OPTWRE Bit to lock the FLASH Option Byte Registers access */
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 80034ec:	4b05      	ldr	r3, [pc, #20]	; (8003504 <HAL_FLASH_OB_Lock+0x1c>)
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	4a04      	ldr	r2, [pc, #16]	; (8003504 <HAL_FLASH_OB_Lock+0x1c>)
 80034f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034f6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	40022000 	.word	0x40022000

08003508 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003510:	f7fe fdd4 	bl	80020bc <HAL_GetTick>
 8003514:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003516:	e010      	b.n	800353a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351e:	d00c      	beq.n	800353a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d007      	beq.n	8003536 <FLASH_WaitForLastOperation+0x2e>
 8003526:	f7fe fdc9 	bl	80020bc <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	429a      	cmp	r2, r3
 8003534:	d201      	bcs.n	800353a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e01f      	b.n	800357a <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800353a:	4b12      	ldr	r3, [pc, #72]	; (8003584 <FLASH_WaitForLastOperation+0x7c>)
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d0e8      	beq.n	8003518 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003546:	4b0f      	ldr	r3, [pc, #60]	; (8003584 <FLASH_WaitForLastOperation+0x7c>)
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b20      	cmp	r3, #32
 8003550:	d102      	bne.n	8003558 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003552:	4b0c      	ldr	r3, [pc, #48]	; (8003584 <FLASH_WaitForLastOperation+0x7c>)
 8003554:	2220      	movs	r2, #32
 8003556:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003558:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <FLASH_WaitForLastOperation+0x7c>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	f003 0310 	and.w	r3, r3, #16
 8003560:	2b10      	cmp	r3, #16
 8003562:	d005      	beq.n	8003570 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003564:	4b07      	ldr	r3, [pc, #28]	; (8003584 <FLASH_WaitForLastOperation+0x7c>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800356c:	2b04      	cmp	r3, #4
 800356e:	d103      	bne.n	8003578 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003570:	f000 f80a 	bl	8003588 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e000      	b.n	800357a <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40022000 	.word	0x40022000

08003588 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003592:	4b14      	ldr	r3, [pc, #80]	; (80035e4 <FLASH_SetErrorCode+0x5c>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f003 0310 	and.w	r3, r3, #16
 800359a:	2b10      	cmp	r3, #16
 800359c:	d109      	bne.n	80035b2 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800359e:	4b12      	ldr	r3, [pc, #72]	; (80035e8 <FLASH_SetErrorCode+0x60>)
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	f043 0302 	orr.w	r3, r3, #2
 80035a6:	4a10      	ldr	r2, [pc, #64]	; (80035e8 <FLASH_SetErrorCode+0x60>)
 80035a8:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f043 0310 	orr.w	r3, r3, #16
 80035b0:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80035b2:	4b0c      	ldr	r3, [pc, #48]	; (80035e4 <FLASH_SetErrorCode+0x5c>)
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	f003 0304 	and.w	r3, r3, #4
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d109      	bne.n	80035d2 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80035be:	4b0a      	ldr	r3, [pc, #40]	; (80035e8 <FLASH_SetErrorCode+0x60>)
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	f043 0301 	orr.w	r3, r3, #1
 80035c6:	4a08      	ldr	r2, [pc, #32]	; (80035e8 <FLASH_SetErrorCode+0x60>)
 80035c8:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f043 0304 	orr.w	r3, r3, #4
 80035d0:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80035d2:	4a04      	ldr	r2, [pc, #16]	; (80035e4 <FLASH_SetErrorCode+0x5c>)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	60d3      	str	r3, [r2, #12]
}  
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	40022000 	.word	0x40022000
 80035e8:	20001d18 	.word	0x20001d18

080035ec <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80035fe:	4b2e      	ldr	r3, [pc, #184]	; (80036b8 <HAL_FLASHEx_Erase+0xcc>)
 8003600:	7e1b      	ldrb	r3, [r3, #24]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_FLASHEx_Erase+0x1e>
 8003606:	2302      	movs	r3, #2
 8003608:	e052      	b.n	80036b0 <HAL_FLASHEx_Erase+0xc4>
 800360a:	4b2b      	ldr	r3, [pc, #172]	; (80036b8 <HAL_FLASHEx_Erase+0xcc>)
 800360c:	2201      	movs	r2, #1
 800360e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d115      	bne.n	8003644 <HAL_FLASHEx_Erase+0x58>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003618:	f24c 3050 	movw	r0, #50000	; 0xc350
 800361c:	f7ff ff74 	bl	8003508 <FLASH_WaitForLastOperation>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d140      	bne.n	80036a8 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8003626:	f000 f84b 	bl	80036c0 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800362a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800362e:	f7ff ff6b 	bl	8003508 <FLASH_WaitForLastOperation>
 8003632:	4603      	mov	r3, r0
 8003634:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003636:	4b21      	ldr	r3, [pc, #132]	; (80036bc <HAL_FLASHEx_Erase+0xd0>)
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	4a20      	ldr	r2, [pc, #128]	; (80036bc <HAL_FLASHEx_Erase+0xd0>)
 800363c:	f023 0304 	bic.w	r3, r3, #4
 8003640:	6113      	str	r3, [r2, #16]
 8003642:	e031      	b.n	80036a8 <HAL_FLASHEx_Erase+0xbc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003644:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003648:	f7ff ff5e 	bl	8003508 <FLASH_WaitForLastOperation>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d12a      	bne.n	80036a8 <HAL_FLASHEx_Erase+0xbc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	f04f 32ff 	mov.w	r2, #4294967295
 8003658:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	60bb      	str	r3, [r7, #8]
 8003660:	e019      	b.n	8003696 <HAL_FLASHEx_Erase+0xaa>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003662:	68b8      	ldr	r0, [r7, #8]
 8003664:	f000 f846 	bl	80036f4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003668:	f24c 3050 	movw	r0, #50000	; 0xc350
 800366c:	f7ff ff4c 	bl	8003508 <FLASH_WaitForLastOperation>
 8003670:	4603      	mov	r3, r0
 8003672:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003674:	4b11      	ldr	r3, [pc, #68]	; (80036bc <HAL_FLASHEx_Erase+0xd0>)
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	4a10      	ldr	r2, [pc, #64]	; (80036bc <HAL_FLASHEx_Erase+0xd0>)
 800367a:	f023 0302 	bic.w	r3, r3, #2
 800367e:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003680:	7bfb      	ldrb	r3, [r7, #15]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_FLASHEx_Erase+0xa2>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	601a      	str	r2, [r3, #0]
            break;
 800368c:	e00c      	b.n	80036a8 <HAL_FLASHEx_Erase+0xbc>
            address += FLASH_PAGE_SIZE)
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003694:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	02da      	lsls	r2, r3, #11
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d3dc      	bcc.n	8003662 <HAL_FLASHEx_Erase+0x76>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80036a8:	4b03      	ldr	r3, [pc, #12]	; (80036b8 <HAL_FLASHEx_Erase+0xcc>)
 80036aa:	2200      	movs	r2, #0
 80036ac:	761a      	strb	r2, [r3, #24]

  return status;
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	20001d18 	.word	0x20001d18
 80036bc:	40022000 	.word	0x40022000

080036c0 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80036c4:	4b09      	ldr	r3, [pc, #36]	; (80036ec <FLASH_MassErase+0x2c>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80036ca:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <FLASH_MassErase+0x30>)
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	4a08      	ldr	r2, [pc, #32]	; (80036f0 <FLASH_MassErase+0x30>)
 80036d0:	f043 0304 	orr.w	r3, r3, #4
 80036d4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <FLASH_MassErase+0x30>)
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	4a05      	ldr	r2, [pc, #20]	; (80036f0 <FLASH_MassErase+0x30>)
 80036dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036e0:	6113      	str	r3, [r2, #16]
}
 80036e2:	bf00      	nop
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	20001d18 	.word	0x20001d18
 80036f0:	40022000 	.word	0x40022000

080036f4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80036fc:	4b0b      	ldr	r3, [pc, #44]	; (800372c <FLASH_PageErase+0x38>)
 80036fe:	2200      	movs	r2, #0
 8003700:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003702:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <FLASH_PageErase+0x3c>)
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	4a0a      	ldr	r2, [pc, #40]	; (8003730 <FLASH_PageErase+0x3c>)
 8003708:	f043 0302 	orr.w	r3, r3, #2
 800370c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800370e:	4a08      	ldr	r2, [pc, #32]	; (8003730 <FLASH_PageErase+0x3c>)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003714:	4b06      	ldr	r3, [pc, #24]	; (8003730 <FLASH_PageErase+0x3c>)
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	4a05      	ldr	r2, [pc, #20]	; (8003730 <FLASH_PageErase+0x3c>)
 800371a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800371e:	6113      	str	r3, [r2, #16]
}
 8003720:	bf00      	nop
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	20001d18 	.word	0x20001d18
 8003730:	40022000 	.word	0x40022000

08003734 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003734:	b480      	push	{r7}
 8003736:	b087      	sub	sp, #28
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800373e:	2300      	movs	r3, #0
 8003740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003742:	e160      	b.n	8003a06 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	2101      	movs	r1, #1
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	fa01 f303 	lsl.w	r3, r1, r3
 8003750:	4013      	ands	r3, r2
 8003752:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 8152 	beq.w	8003a00 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b02      	cmp	r3, #2
 8003762:	d003      	beq.n	800376c <HAL_GPIO_Init+0x38>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b12      	cmp	r3, #18
 800376a:	d123      	bne.n	80037b4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	08da      	lsrs	r2, r3, #3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3208      	adds	r2, #8
 8003774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003778:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	220f      	movs	r2, #15
 8003784:	fa02 f303 	lsl.w	r3, r2, r3
 8003788:	43db      	mvns	r3, r3
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	4013      	ands	r3, r2
 800378e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	691a      	ldr	r2, [r3, #16]
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	08da      	lsrs	r2, r3, #3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3208      	adds	r2, #8
 80037ae:	6939      	ldr	r1, [r7, #16]
 80037b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	2203      	movs	r2, #3
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	43db      	mvns	r3, r3
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	4013      	ands	r3, r2
 80037ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 0203 	and.w	r2, r3, #3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d00b      	beq.n	8003808 <HAL_GPIO_Init+0xd4>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d007      	beq.n	8003808 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037fc:	2b11      	cmp	r3, #17
 80037fe:	d003      	beq.n	8003808 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b12      	cmp	r3, #18
 8003806:	d130      	bne.n	800386a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	2203      	movs	r2, #3
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	43db      	mvns	r3, r3
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4013      	ands	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68da      	ldr	r2, [r3, #12]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800383e:	2201      	movs	r2, #1
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	f003 0201 	and.w	r2, r3, #1
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	2203      	movs	r2, #3
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	43db      	mvns	r3, r3
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	689a      	ldr	r2, [r3, #8]
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	005b      	lsls	r3, r3, #1
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	4313      	orrs	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 80ac 	beq.w	8003a00 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038a8:	4b5e      	ldr	r3, [pc, #376]	; (8003a24 <HAL_GPIO_Init+0x2f0>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	4a5d      	ldr	r2, [pc, #372]	; (8003a24 <HAL_GPIO_Init+0x2f0>)
 80038ae:	f043 0301 	orr.w	r3, r3, #1
 80038b2:	6193      	str	r3, [r2, #24]
 80038b4:	4b5b      	ldr	r3, [pc, #364]	; (8003a24 <HAL_GPIO_Init+0x2f0>)
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	f003 0301 	and.w	r3, r3, #1
 80038bc:	60bb      	str	r3, [r7, #8]
 80038be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80038c0:	4a59      	ldr	r2, [pc, #356]	; (8003a28 <HAL_GPIO_Init+0x2f4>)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	089b      	lsrs	r3, r3, #2
 80038c6:	3302      	adds	r3, #2
 80038c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	220f      	movs	r2, #15
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	43db      	mvns	r3, r3
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4013      	ands	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80038ea:	d025      	beq.n	8003938 <HAL_GPIO_Init+0x204>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	4a4f      	ldr	r2, [pc, #316]	; (8003a2c <HAL_GPIO_Init+0x2f8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d01f      	beq.n	8003934 <HAL_GPIO_Init+0x200>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4a4e      	ldr	r2, [pc, #312]	; (8003a30 <HAL_GPIO_Init+0x2fc>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d019      	beq.n	8003930 <HAL_GPIO_Init+0x1fc>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a4d      	ldr	r2, [pc, #308]	; (8003a34 <HAL_GPIO_Init+0x300>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d013      	beq.n	800392c <HAL_GPIO_Init+0x1f8>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	4a4c      	ldr	r2, [pc, #304]	; (8003a38 <HAL_GPIO_Init+0x304>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d00d      	beq.n	8003928 <HAL_GPIO_Init+0x1f4>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a4b      	ldr	r2, [pc, #300]	; (8003a3c <HAL_GPIO_Init+0x308>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d007      	beq.n	8003924 <HAL_GPIO_Init+0x1f0>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a4a      	ldr	r2, [pc, #296]	; (8003a40 <HAL_GPIO_Init+0x30c>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d101      	bne.n	8003920 <HAL_GPIO_Init+0x1ec>
 800391c:	2306      	movs	r3, #6
 800391e:	e00c      	b.n	800393a <HAL_GPIO_Init+0x206>
 8003920:	2307      	movs	r3, #7
 8003922:	e00a      	b.n	800393a <HAL_GPIO_Init+0x206>
 8003924:	2305      	movs	r3, #5
 8003926:	e008      	b.n	800393a <HAL_GPIO_Init+0x206>
 8003928:	2304      	movs	r3, #4
 800392a:	e006      	b.n	800393a <HAL_GPIO_Init+0x206>
 800392c:	2303      	movs	r3, #3
 800392e:	e004      	b.n	800393a <HAL_GPIO_Init+0x206>
 8003930:	2302      	movs	r3, #2
 8003932:	e002      	b.n	800393a <HAL_GPIO_Init+0x206>
 8003934:	2301      	movs	r3, #1
 8003936:	e000      	b.n	800393a <HAL_GPIO_Init+0x206>
 8003938:	2300      	movs	r3, #0
 800393a:	697a      	ldr	r2, [r7, #20]
 800393c:	f002 0203 	and.w	r2, r2, #3
 8003940:	0092      	lsls	r2, r2, #2
 8003942:	4093      	lsls	r3, r2
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4313      	orrs	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800394a:	4937      	ldr	r1, [pc, #220]	; (8003a28 <HAL_GPIO_Init+0x2f4>)
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	089b      	lsrs	r3, r3, #2
 8003950:	3302      	adds	r3, #2
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003958:	4b3a      	ldr	r3, [pc, #232]	; (8003a44 <HAL_GPIO_Init+0x310>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	43db      	mvns	r3, r3
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4013      	ands	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003974:	693a      	ldr	r2, [r7, #16]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800397c:	4a31      	ldr	r2, [pc, #196]	; (8003a44 <HAL_GPIO_Init+0x310>)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003982:	4b30      	ldr	r3, [pc, #192]	; (8003a44 <HAL_GPIO_Init+0x310>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43db      	mvns	r3, r3
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4013      	ands	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80039a6:	4a27      	ldr	r2, [pc, #156]	; (8003a44 <HAL_GPIO_Init+0x310>)
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039ac:	4b25      	ldr	r3, [pc, #148]	; (8003a44 <HAL_GPIO_Init+0x310>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	43db      	mvns	r3, r3
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4013      	ands	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80039d0:	4a1c      	ldr	r2, [pc, #112]	; (8003a44 <HAL_GPIO_Init+0x310>)
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039d6:	4b1b      	ldr	r3, [pc, #108]	; (8003a44 <HAL_GPIO_Init+0x310>)
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	43db      	mvns	r3, r3
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4013      	ands	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80039fa:	4a12      	ldr	r2, [pc, #72]	; (8003a44 <HAL_GPIO_Init+0x310>)
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	3301      	adds	r3, #1
 8003a04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f47f ae97 	bne.w	8003744 <HAL_GPIO_Init+0x10>
  }
}
 8003a16:	bf00      	nop
 8003a18:	371c      	adds	r7, #28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40021000 	.word	0x40021000
 8003a28:	40010000 	.word	0x40010000
 8003a2c:	48000400 	.word	0x48000400
 8003a30:	48000800 	.word	0x48000800
 8003a34:	48000c00 	.word	0x48000c00
 8003a38:	48001000 	.word	0x48001000
 8003a3c:	48001400 	.word	0x48001400
 8003a40:	48001800 	.word	0x48001800
 8003a44:	40010400 	.word	0x40010400

08003a48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	460b      	mov	r3, r1
 8003a52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	887b      	ldrh	r3, [r7, #2]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d002      	beq.n	8003a66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a60:	2301      	movs	r3, #1
 8003a62:	73fb      	strb	r3, [r7, #15]
 8003a64:	e001      	b.n	8003a6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a66:	2300      	movs	r3, #0
 8003a68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3714      	adds	r7, #20
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	460b      	mov	r3, r1
 8003a82:	807b      	strh	r3, [r7, #2]
 8003a84:	4613      	mov	r3, r2
 8003a86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a88:	787b      	ldrb	r3, [r7, #1]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a8e:	887a      	ldrh	r2, [r7, #2]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a94:	e002      	b.n	8003a9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a96:	887a      	ldrh	r2, [r7, #2]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	1d3b      	adds	r3, r7, #4
 8003ab2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ab4:	1d3b      	adds	r3, r7, #4
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d102      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f000 bf01 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ac2:	1d3b      	adds	r3, r7, #4
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 8160 	beq.w	8003d92 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003ad2:	4bae      	ldr	r3, [pc, #696]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	d00c      	beq.n	8003af8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ade:	4bab      	ldr	r3, [pc, #684]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f003 030c 	and.w	r3, r3, #12
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d159      	bne.n	8003b9e <HAL_RCC_OscConfig+0xf6>
 8003aea:	4ba8      	ldr	r3, [pc, #672]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003af2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003af6:	d152      	bne.n	8003b9e <HAL_RCC_OscConfig+0xf6>
 8003af8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003afc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003b04:	fa93 f3a3 	rbit	r3, r3
 8003b08:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8003b0c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b10:	fab3 f383 	clz	r3, r3
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	f043 0301 	orr.w	r3, r3, #1
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d102      	bne.n	8003b2a <HAL_RCC_OscConfig+0x82>
 8003b24:	4b99      	ldr	r3, [pc, #612]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	e015      	b.n	8003b56 <HAL_RCC_OscConfig+0xae>
 8003b2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b2e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b32:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003b36:	fa93 f3a3 	rbit	r3, r3
 8003b3a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8003b3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b42:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003b46:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003b4a:	fa93 f3a3 	rbit	r3, r3
 8003b4e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003b52:	4b8e      	ldr	r3, [pc, #568]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b5a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8003b5e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003b62:	fa92 f2a2 	rbit	r2, r2
 8003b66:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8003b6a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003b6e:	fab2 f282 	clz	r2, r2
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	f042 0220 	orr.w	r2, r2, #32
 8003b78:	b2d2      	uxtb	r2, r2
 8003b7a:	f002 021f 	and.w	r2, r2, #31
 8003b7e:	2101      	movs	r1, #1
 8003b80:	fa01 f202 	lsl.w	r2, r1, r2
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 8102 	beq.w	8003d90 <HAL_RCC_OscConfig+0x2e8>
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	f040 80fc 	bne.w	8003d90 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	f000 be93 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b9e:	1d3b      	adds	r3, r7, #4
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ba8:	d106      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x110>
 8003baa:	4b78      	ldr	r3, [pc, #480]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a77      	ldr	r2, [pc, #476]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	e030      	b.n	8003c1a <HAL_RCC_OscConfig+0x172>
 8003bb8:	1d3b      	adds	r3, r7, #4
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10c      	bne.n	8003bdc <HAL_RCC_OscConfig+0x134>
 8003bc2:	4b72      	ldr	r3, [pc, #456]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a71      	ldr	r2, [pc, #452]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bcc:	6013      	str	r3, [r2, #0]
 8003bce:	4b6f      	ldr	r3, [pc, #444]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a6e      	ldr	r2, [pc, #440]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bd8:	6013      	str	r3, [r2, #0]
 8003bda:	e01e      	b.n	8003c1a <HAL_RCC_OscConfig+0x172>
 8003bdc:	1d3b      	adds	r3, r7, #4
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003be6:	d10c      	bne.n	8003c02 <HAL_RCC_OscConfig+0x15a>
 8003be8:	4b68      	ldr	r3, [pc, #416]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a67      	ldr	r2, [pc, #412]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bf2:	6013      	str	r3, [r2, #0]
 8003bf4:	4b65      	ldr	r3, [pc, #404]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a64      	ldr	r2, [pc, #400]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	e00b      	b.n	8003c1a <HAL_RCC_OscConfig+0x172>
 8003c02:	4b62      	ldr	r3, [pc, #392]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a61      	ldr	r2, [pc, #388]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	4b5f      	ldr	r3, [pc, #380]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a5e      	ldr	r2, [pc, #376]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003c14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c18:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c1a:	1d3b      	adds	r3, r7, #4
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d059      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fe fa4a 	bl	80020bc <HAL_GetTick>
 8003c28:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2c:	e00a      	b.n	8003c44 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c2e:	f7fe fa45 	bl	80020bc <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b64      	cmp	r3, #100	; 0x64
 8003c3c:	d902      	bls.n	8003c44 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	f000 be40 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>
 8003c44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c48:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003c50:	fa93 f3a3 	rbit	r3, r3
 8003c54:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003c58:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5c:	fab3 f383 	clz	r3, r3
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	095b      	lsrs	r3, r3, #5
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	f043 0301 	orr.w	r3, r3, #1
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d102      	bne.n	8003c76 <HAL_RCC_OscConfig+0x1ce>
 8003c70:	4b46      	ldr	r3, [pc, #280]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	e015      	b.n	8003ca2 <HAL_RCC_OscConfig+0x1fa>
 8003c76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c7a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003c82:	fa93 f3a3 	rbit	r3, r3
 8003c86:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003c8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c8e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003c92:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003c96:	fa93 f3a3 	rbit	r3, r3
 8003c9a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003c9e:	4b3b      	ldr	r3, [pc, #236]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ca6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003caa:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003cae:	fa92 f2a2 	rbit	r2, r2
 8003cb2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003cb6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003cba:	fab2 f282 	clz	r2, r2
 8003cbe:	b2d2      	uxtb	r2, r2
 8003cc0:	f042 0220 	orr.w	r2, r2, #32
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	f002 021f 	and.w	r2, r2, #31
 8003cca:	2101      	movs	r1, #1
 8003ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0ab      	beq.n	8003c2e <HAL_RCC_OscConfig+0x186>
 8003cd6:	e05c      	b.n	8003d92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd8:	f7fe f9f0 	bl	80020bc <HAL_GetTick>
 8003cdc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce0:	e00a      	b.n	8003cf8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ce2:	f7fe f9eb 	bl	80020bc <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b64      	cmp	r3, #100	; 0x64
 8003cf0:	d902      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	f000 bde6 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>
 8003cf8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cfc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d00:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003d04:	fa93 f3a3 	rbit	r3, r3
 8003d08:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003d0c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d10:	fab3 f383 	clz	r3, r3
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	095b      	lsrs	r3, r3, #5
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	f043 0301 	orr.w	r3, r3, #1
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d102      	bne.n	8003d2a <HAL_RCC_OscConfig+0x282>
 8003d24:	4b19      	ldr	r3, [pc, #100]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	e015      	b.n	8003d56 <HAL_RCC_OscConfig+0x2ae>
 8003d2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d2e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d32:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003d36:	fa93 f3a3 	rbit	r3, r3
 8003d3a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003d3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d42:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003d46:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003d4a:	fa93 f3a3 	rbit	r3, r3
 8003d4e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003d52:	4b0e      	ldr	r3, [pc, #56]	; (8003d8c <HAL_RCC_OscConfig+0x2e4>)
 8003d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d5a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003d5e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003d62:	fa92 f2a2 	rbit	r2, r2
 8003d66:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003d6a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003d6e:	fab2 f282 	clz	r2, r2
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	f042 0220 	orr.w	r2, r2, #32
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	f002 021f 	and.w	r2, r2, #31
 8003d7e:	2101      	movs	r1, #1
 8003d80:	fa01 f202 	lsl.w	r2, r1, r2
 8003d84:	4013      	ands	r3, r2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ab      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x23a>
 8003d8a:	e002      	b.n	8003d92 <HAL_RCC_OscConfig+0x2ea>
 8003d8c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d92:	1d3b      	adds	r3, r7, #4
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 8170 	beq.w	8004082 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003da2:	4bd0      	ldr	r3, [pc, #832]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f003 030c 	and.w	r3, r3, #12
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00c      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003dae:	4bcd      	ldr	r3, [pc, #820]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 030c 	and.w	r3, r3, #12
 8003db6:	2b08      	cmp	r3, #8
 8003db8:	d16d      	bne.n	8003e96 <HAL_RCC_OscConfig+0x3ee>
 8003dba:	4bca      	ldr	r3, [pc, #808]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003dc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dc6:	d166      	bne.n	8003e96 <HAL_RCC_OscConfig+0x3ee>
 8003dc8:	2302      	movs	r3, #2
 8003dca:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003dd2:	fa93 f3a3 	rbit	r3, r3
 8003dd6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003dda:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dde:	fab3 f383 	clz	r3, r3
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	095b      	lsrs	r3, r3, #5
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d102      	bne.n	8003df8 <HAL_RCC_OscConfig+0x350>
 8003df2:	4bbc      	ldr	r3, [pc, #752]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	e013      	b.n	8003e20 <HAL_RCC_OscConfig+0x378>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dfe:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003e02:	fa93 f3a3 	rbit	r3, r3
 8003e06:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003e10:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8003e14:	fa93 f3a3 	rbit	r3, r3
 8003e18:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8003e1c:	4bb1      	ldr	r3, [pc, #708]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e20:	2202      	movs	r2, #2
 8003e22:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003e26:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8003e2a:	fa92 f2a2 	rbit	r2, r2
 8003e2e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003e32:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003e36:	fab2 f282 	clz	r2, r2
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	f042 0220 	orr.w	r2, r2, #32
 8003e40:	b2d2      	uxtb	r2, r2
 8003e42:	f002 021f 	and.w	r2, r2, #31
 8003e46:	2101      	movs	r1, #1
 8003e48:	fa01 f202 	lsl.w	r2, r1, r2
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d007      	beq.n	8003e62 <HAL_RCC_OscConfig+0x3ba>
 8003e52:	1d3b      	adds	r3, r7, #4
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d002      	beq.n	8003e62 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f000 bd31 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e62:	4ba0      	ldr	r3, [pc, #640]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e6a:	1d3b      	adds	r3, r7, #4
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	21f8      	movs	r1, #248	; 0xf8
 8003e72:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e76:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8003e7a:	fa91 f1a1 	rbit	r1, r1
 8003e7e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003e82:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003e86:	fab1 f181 	clz	r1, r1
 8003e8a:	b2c9      	uxtb	r1, r1
 8003e8c:	408b      	lsls	r3, r1
 8003e8e:	4995      	ldr	r1, [pc, #596]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e94:	e0f5      	b.n	8004082 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e96:	1d3b      	adds	r3, r7, #4
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	f000 8085 	beq.w	8003fac <HAL_RCC_OscConfig+0x504>
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003eac:	fa93 f3a3 	rbit	r3, r3
 8003eb0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003eb4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb8:	fab3 f383 	clz	r3, r3
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ec2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	2301      	movs	r3, #1
 8003ecc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ece:	f7fe f8f5 	bl	80020bc <HAL_GetTick>
 8003ed2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed6:	e00a      	b.n	8003eee <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed8:	f7fe f8f0 	bl	80020bc <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d902      	bls.n	8003eee <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	f000 bceb 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>
 8003eee:	2302      	movs	r3, #2
 8003ef0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003ef8:	fa93 f3a3 	rbit	r3, r3
 8003efc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8003f00:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f04:	fab3 f383 	clz	r3, r3
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	095b      	lsrs	r3, r3, #5
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	f043 0301 	orr.w	r3, r3, #1
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d102      	bne.n	8003f1e <HAL_RCC_OscConfig+0x476>
 8003f18:	4b72      	ldr	r3, [pc, #456]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	e013      	b.n	8003f46 <HAL_RCC_OscConfig+0x49e>
 8003f1e:	2302      	movs	r3, #2
 8003f20:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f24:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003f28:	fa93 f3a3 	rbit	r3, r3
 8003f2c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003f30:	2302      	movs	r3, #2
 8003f32:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003f36:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003f3a:	fa93 f3a3 	rbit	r3, r3
 8003f3e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003f42:	4b68      	ldr	r3, [pc, #416]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f46:	2202      	movs	r2, #2
 8003f48:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003f4c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003f50:	fa92 f2a2 	rbit	r2, r2
 8003f54:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003f58:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003f5c:	fab2 f282 	clz	r2, r2
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	f042 0220 	orr.w	r2, r2, #32
 8003f66:	b2d2      	uxtb	r2, r2
 8003f68:	f002 021f 	and.w	r2, r2, #31
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f72:	4013      	ands	r3, r2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0af      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f78:	4b5a      	ldr	r3, [pc, #360]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f80:	1d3b      	adds	r3, r7, #4
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	691b      	ldr	r3, [r3, #16]
 8003f86:	21f8      	movs	r1, #248	; 0xf8
 8003f88:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f8c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003f90:	fa91 f1a1 	rbit	r1, r1
 8003f94:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003f98:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003f9c:	fab1 f181 	clz	r1, r1
 8003fa0:	b2c9      	uxtb	r1, r1
 8003fa2:	408b      	lsls	r3, r1
 8003fa4:	494f      	ldr	r1, [pc, #316]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	600b      	str	r3, [r1, #0]
 8003faa:	e06a      	b.n	8004082 <HAL_RCC_OscConfig+0x5da>
 8003fac:	2301      	movs	r3, #1
 8003fae:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003fb6:	fa93 f3a3 	rbit	r3, r3
 8003fba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8003fbe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fc2:	fab3 f383 	clz	r3, r3
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003fcc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd8:	f7fe f870 	bl	80020bc <HAL_GetTick>
 8003fdc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe0:	e00a      	b.n	8003ff8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fe2:	f7fe f86b 	bl	80020bc <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d902      	bls.n	8003ff8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	f000 bc66 	b.w	80048c4 <HAL_RCC_OscConfig+0xe1c>
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ffe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004002:	fa93 f3a3 	rbit	r3, r3
 8004006:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800400a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400e:	fab3 f383 	clz	r3, r3
 8004012:	b2db      	uxtb	r3, r3
 8004014:	095b      	lsrs	r3, r3, #5
 8004016:	b2db      	uxtb	r3, r3
 8004018:	f043 0301 	orr.w	r3, r3, #1
 800401c:	b2db      	uxtb	r3, r3
 800401e:	2b01      	cmp	r3, #1
 8004020:	d102      	bne.n	8004028 <HAL_RCC_OscConfig+0x580>
 8004022:	4b30      	ldr	r3, [pc, #192]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	e013      	b.n	8004050 <HAL_RCC_OscConfig+0x5a8>
 8004028:	2302      	movs	r3, #2
 800402a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004032:	fa93 f3a3 	rbit	r3, r3
 8004036:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800403a:	2302      	movs	r3, #2
 800403c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004040:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004044:	fa93 f3a3 	rbit	r3, r3
 8004048:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800404c:	4b25      	ldr	r3, [pc, #148]	; (80040e4 <HAL_RCC_OscConfig+0x63c>)
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	2202      	movs	r2, #2
 8004052:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004056:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800405a:	fa92 f2a2 	rbit	r2, r2
 800405e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004062:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004066:	fab2 f282 	clz	r2, r2
 800406a:	b2d2      	uxtb	r2, r2
 800406c:	f042 0220 	orr.w	r2, r2, #32
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	f002 021f 	and.w	r2, r2, #31
 8004076:	2101      	movs	r1, #1
 8004078:	fa01 f202 	lsl.w	r2, r1, r2
 800407c:	4013      	ands	r3, r2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1af      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004082:	1d3b      	adds	r3, r7, #4
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f003 0308 	and.w	r3, r3, #8
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80da 	beq.w	8004246 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004092:	1d3b      	adds	r3, r7, #4
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695b      	ldr	r3, [r3, #20]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d069      	beq.n	8004170 <HAL_RCC_OscConfig+0x6c8>
 800409c:	2301      	movs	r3, #1
 800409e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040a6:	fa93 f3a3 	rbit	r3, r3
 80040aa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80040ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b2:	fab3 f383 	clz	r3, r3
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	461a      	mov	r2, r3
 80040ba:	4b0b      	ldr	r3, [pc, #44]	; (80040e8 <HAL_RCC_OscConfig+0x640>)
 80040bc:	4413      	add	r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	461a      	mov	r2, r3
 80040c2:	2301      	movs	r3, #1
 80040c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040c6:	f7fd fff9 	bl	80020bc <HAL_GetTick>
 80040ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ce:	e00d      	b.n	80040ec <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040d0:	f7fd fff4 	bl	80020bc <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d905      	bls.n	80040ec <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e3ef      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 80040e4:	40021000 	.word	0x40021000
 80040e8:	10908120 	.word	0x10908120
 80040ec:	2302      	movs	r3, #2
 80040ee:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80040f6:	fa93 f2a3 	rbit	r2, r3
 80040fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004104:	2202      	movs	r2, #2
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	fa93 f2a3 	rbit	r2, r3
 8004112:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800411c:	2202      	movs	r2, #2
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	fa93 f2a3 	rbit	r2, r3
 800412a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800412e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004130:	4ba4      	ldr	r3, [pc, #656]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004132:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004134:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004138:	2102      	movs	r1, #2
 800413a:	6019      	str	r1, [r3, #0]
 800413c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	fa93 f1a3 	rbit	r1, r3
 8004146:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800414a:	6019      	str	r1, [r3, #0]
  return result;
 800414c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	fab3 f383 	clz	r3, r3
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f003 031f 	and.w	r3, r3, #31
 8004162:	2101      	movs	r1, #1
 8004164:	fa01 f303 	lsl.w	r3, r1, r3
 8004168:	4013      	ands	r3, r2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d0b0      	beq.n	80040d0 <HAL_RCC_OscConfig+0x628>
 800416e:	e06a      	b.n	8004246 <HAL_RCC_OscConfig+0x79e>
 8004170:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004174:	2201      	movs	r2, #1
 8004176:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004178:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	fa93 f2a3 	rbit	r2, r3
 8004182:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004186:	601a      	str	r2, [r3, #0]
  return result;
 8004188:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800418c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800418e:	fab3 f383 	clz	r3, r3
 8004192:	b2db      	uxtb	r3, r3
 8004194:	461a      	mov	r2, r3
 8004196:	4b8c      	ldr	r3, [pc, #560]	; (80043c8 <HAL_RCC_OscConfig+0x920>)
 8004198:	4413      	add	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	461a      	mov	r2, r3
 800419e:	2300      	movs	r3, #0
 80041a0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a2:	f7fd ff8b 	bl	80020bc <HAL_GetTick>
 80041a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041aa:	e009      	b.n	80041c0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041ac:	f7fd ff86 	bl	80020bc <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e381      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 80041c0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80041c4:	2202      	movs	r2, #2
 80041c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	fa93 f2a3 	rbit	r2, r3
 80041d2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80041dc:	2202      	movs	r2, #2
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	fa93 f2a3 	rbit	r2, r3
 80041ea:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80041f4:	2202      	movs	r2, #2
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	fa93 f2a3 	rbit	r2, r3
 8004202:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004206:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004208:	4b6e      	ldr	r3, [pc, #440]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 800420a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800420c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004210:	2102      	movs	r1, #2
 8004212:	6019      	str	r1, [r3, #0]
 8004214:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	fa93 f1a3 	rbit	r1, r3
 800421e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004222:	6019      	str	r1, [r3, #0]
  return result;
 8004224:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	fab3 f383 	clz	r3, r3
 800422e:	b2db      	uxtb	r3, r3
 8004230:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f003 031f 	and.w	r3, r3, #31
 800423a:	2101      	movs	r1, #1
 800423c:	fa01 f303 	lsl.w	r3, r1, r3
 8004240:	4013      	ands	r3, r2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1b2      	bne.n	80041ac <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004246:	1d3b      	adds	r3, r7, #4
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 8157 	beq.w	8004504 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004256:	2300      	movs	r3, #0
 8004258:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425c:	4b59      	ldr	r3, [pc, #356]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 800425e:	69db      	ldr	r3, [r3, #28]
 8004260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d112      	bne.n	800428e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004268:	4b56      	ldr	r3, [pc, #344]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	4a55      	ldr	r2, [pc, #340]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 800426e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004272:	61d3      	str	r3, [r2, #28]
 8004274:	4b53      	ldr	r3, [pc, #332]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004276:	69db      	ldr	r3, [r3, #28]
 8004278:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800427c:	f107 030c 	add.w	r3, r7, #12
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	f107 030c 	add.w	r3, r7, #12
 8004286:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004288:	2301      	movs	r3, #1
 800428a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800428e:	4b4f      	ldr	r3, [pc, #316]	; (80043cc <HAL_RCC_OscConfig+0x924>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d11a      	bne.n	80042d0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800429a:	4b4c      	ldr	r3, [pc, #304]	; (80043cc <HAL_RCC_OscConfig+0x924>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a4b      	ldr	r2, [pc, #300]	; (80043cc <HAL_RCC_OscConfig+0x924>)
 80042a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042a4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042a6:	f7fd ff09 	bl	80020bc <HAL_GetTick>
 80042aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ae:	e009      	b.n	80042c4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b0:	f7fd ff04 	bl	80020bc <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b64      	cmp	r3, #100	; 0x64
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e2ff      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c4:	4b41      	ldr	r3, [pc, #260]	; (80043cc <HAL_RCC_OscConfig+0x924>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0ef      	beq.n	80042b0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d0:	1d3b      	adds	r3, r7, #4
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d106      	bne.n	80042e8 <HAL_RCC_OscConfig+0x840>
 80042da:	4b3a      	ldr	r3, [pc, #232]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	4a39      	ldr	r2, [pc, #228]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	6213      	str	r3, [r2, #32]
 80042e6:	e02f      	b.n	8004348 <HAL_RCC_OscConfig+0x8a0>
 80042e8:	1d3b      	adds	r3, r7, #4
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10c      	bne.n	800430c <HAL_RCC_OscConfig+0x864>
 80042f2:	4b34      	ldr	r3, [pc, #208]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	4a33      	ldr	r2, [pc, #204]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 80042f8:	f023 0301 	bic.w	r3, r3, #1
 80042fc:	6213      	str	r3, [r2, #32]
 80042fe:	4b31      	ldr	r3, [pc, #196]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	4a30      	ldr	r2, [pc, #192]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004304:	f023 0304 	bic.w	r3, r3, #4
 8004308:	6213      	str	r3, [r2, #32]
 800430a:	e01d      	b.n	8004348 <HAL_RCC_OscConfig+0x8a0>
 800430c:	1d3b      	adds	r3, r7, #4
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	2b05      	cmp	r3, #5
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x888>
 8004316:	4b2b      	ldr	r3, [pc, #172]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4a2a      	ldr	r2, [pc, #168]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 800431c:	f043 0304 	orr.w	r3, r3, #4
 8004320:	6213      	str	r3, [r2, #32]
 8004322:	4b28      	ldr	r3, [pc, #160]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4a27      	ldr	r2, [pc, #156]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004328:	f043 0301 	orr.w	r3, r3, #1
 800432c:	6213      	str	r3, [r2, #32]
 800432e:	e00b      	b.n	8004348 <HAL_RCC_OscConfig+0x8a0>
 8004330:	4b24      	ldr	r3, [pc, #144]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004332:	6a1b      	ldr	r3, [r3, #32]
 8004334:	4a23      	ldr	r2, [pc, #140]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	6213      	str	r3, [r2, #32]
 800433c:	4b21      	ldr	r3, [pc, #132]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 800433e:	6a1b      	ldr	r3, [r3, #32]
 8004340:	4a20      	ldr	r2, [pc, #128]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 8004342:	f023 0304 	bic.w	r3, r3, #4
 8004346:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004348:	1d3b      	adds	r3, r7, #4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d06a      	beq.n	8004428 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004352:	f7fd feb3 	bl	80020bc <HAL_GetTick>
 8004356:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435a:	e00b      	b.n	8004374 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800435c:	f7fd feae 	bl	80020bc <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f241 3288 	movw	r2, #5000	; 0x1388
 800436c:	4293      	cmp	r3, r2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e2a7      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 8004374:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004378:	2202      	movs	r2, #2
 800437a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	fa93 f2a3 	rbit	r2, r3
 8004386:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004390:	2202      	movs	r2, #2
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	fa93 f2a3 	rbit	r2, r3
 800439e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80043a2:	601a      	str	r2, [r3, #0]
  return result;
 80043a4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80043a8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043aa:	fab3 f383 	clz	r3, r3
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	095b      	lsrs	r3, r3, #5
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	f043 0302 	orr.w	r3, r3, #2
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d108      	bne.n	80043d0 <HAL_RCC_OscConfig+0x928>
 80043be:	4b01      	ldr	r3, [pc, #4]	; (80043c4 <HAL_RCC_OscConfig+0x91c>)
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	e013      	b.n	80043ec <HAL_RCC_OscConfig+0x944>
 80043c4:	40021000 	.word	0x40021000
 80043c8:	10908120 	.word	0x10908120
 80043cc:	40007000 	.word	0x40007000
 80043d0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80043d4:	2202      	movs	r2, #2
 80043d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	fa93 f2a3 	rbit	r2, r3
 80043e2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	4bc0      	ldr	r3, [pc, #768]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80043ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ec:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80043f0:	2102      	movs	r1, #2
 80043f2:	6011      	str	r1, [r2, #0]
 80043f4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80043f8:	6812      	ldr	r2, [r2, #0]
 80043fa:	fa92 f1a2 	rbit	r1, r2
 80043fe:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004402:	6011      	str	r1, [r2, #0]
  return result;
 8004404:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004408:	6812      	ldr	r2, [r2, #0]
 800440a:	fab2 f282 	clz	r2, r2
 800440e:	b2d2      	uxtb	r2, r2
 8004410:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	f002 021f 	and.w	r2, r2, #31
 800441a:	2101      	movs	r1, #1
 800441c:	fa01 f202 	lsl.w	r2, r1, r2
 8004420:	4013      	ands	r3, r2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d09a      	beq.n	800435c <HAL_RCC_OscConfig+0x8b4>
 8004426:	e063      	b.n	80044f0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004428:	f7fd fe48 	bl	80020bc <HAL_GetTick>
 800442c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004430:	e00b      	b.n	800444a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004432:	f7fd fe43 	bl	80020bc <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004442:	4293      	cmp	r3, r2
 8004444:	d901      	bls.n	800444a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8004446:	2303      	movs	r3, #3
 8004448:	e23c      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 800444a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800444e:	2202      	movs	r2, #2
 8004450:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	fa93 f2a3 	rbit	r2, r3
 800445c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004466:	2202      	movs	r2, #2
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	fa93 f2a3 	rbit	r2, r3
 8004474:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004478:	601a      	str	r2, [r3, #0]
  return result;
 800447a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800447e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004480:	fab3 f383 	clz	r3, r3
 8004484:	b2db      	uxtb	r3, r3
 8004486:	095b      	lsrs	r3, r3, #5
 8004488:	b2db      	uxtb	r3, r3
 800448a:	f043 0302 	orr.w	r3, r3, #2
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d102      	bne.n	800449a <HAL_RCC_OscConfig+0x9f2>
 8004494:	4b95      	ldr	r3, [pc, #596]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	e00d      	b.n	80044b6 <HAL_RCC_OscConfig+0xa0e>
 800449a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800449e:	2202      	movs	r2, #2
 80044a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	fa93 f2a3 	rbit	r2, r3
 80044ac:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	4b8e      	ldr	r3, [pc, #568]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80044ba:	2102      	movs	r1, #2
 80044bc:	6011      	str	r1, [r2, #0]
 80044be:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	fa92 f1a2 	rbit	r1, r2
 80044c8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044cc:	6011      	str	r1, [r2, #0]
  return result;
 80044ce:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80044d2:	6812      	ldr	r2, [r2, #0]
 80044d4:	fab2 f282 	clz	r2, r2
 80044d8:	b2d2      	uxtb	r2, r2
 80044da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044de:	b2d2      	uxtb	r2, r2
 80044e0:	f002 021f 	and.w	r2, r2, #31
 80044e4:	2101      	movs	r1, #1
 80044e6:	fa01 f202 	lsl.w	r2, r1, r2
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1a0      	bne.n	8004432 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044f0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d105      	bne.n	8004504 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f8:	4b7c      	ldr	r3, [pc, #496]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80044fa:	69db      	ldr	r3, [r3, #28]
 80044fc:	4a7b      	ldr	r2, [pc, #492]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80044fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004502:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004504:	1d3b      	adds	r3, r7, #4
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	2b00      	cmp	r3, #0
 800450c:	f000 81d9 	beq.w	80048c2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004510:	4b76      	ldr	r3, [pc, #472]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f003 030c 	and.w	r3, r3, #12
 8004518:	2b08      	cmp	r3, #8
 800451a:	f000 81a6 	beq.w	800486a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800451e:	1d3b      	adds	r3, r7, #4
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	2b02      	cmp	r3, #2
 8004526:	f040 811e 	bne.w	8004766 <HAL_RCC_OscConfig+0xcbe>
 800452a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800452e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004532:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004534:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	fa93 f2a3 	rbit	r2, r3
 800453e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004542:	601a      	str	r2, [r3, #0]
  return result;
 8004544:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004548:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800454a:	fab3 f383 	clz	r3, r3
 800454e:	b2db      	uxtb	r3, r3
 8004550:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004554:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	461a      	mov	r2, r3
 800455c:	2300      	movs	r3, #0
 800455e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004560:	f7fd fdac 	bl	80020bc <HAL_GetTick>
 8004564:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004568:	e009      	b.n	800457e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800456a:	f7fd fda7 	bl	80020bc <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d901      	bls.n	800457e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e1a2      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 800457e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004582:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004586:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004588:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	fa93 f2a3 	rbit	r2, r3
 8004592:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8004596:	601a      	str	r2, [r3, #0]
  return result;
 8004598:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800459c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800459e:	fab3 f383 	clz	r3, r3
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	095b      	lsrs	r3, r3, #5
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	f043 0301 	orr.w	r3, r3, #1
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d102      	bne.n	80045b8 <HAL_RCC_OscConfig+0xb10>
 80045b2:	4b4e      	ldr	r3, [pc, #312]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	e01b      	b.n	80045f0 <HAL_RCC_OscConfig+0xb48>
 80045b8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80045bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	fa93 f2a3 	rbit	r2, r3
 80045cc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80045d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045da:	601a      	str	r2, [r3, #0]
 80045dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	fa93 f2a3 	rbit	r2, r3
 80045e6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	4b3f      	ldr	r3, [pc, #252]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80045ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80045f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80045f8:	6011      	str	r1, [r2, #0]
 80045fa:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80045fe:	6812      	ldr	r2, [r2, #0]
 8004600:	fa92 f1a2 	rbit	r1, r2
 8004604:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004608:	6011      	str	r1, [r2, #0]
  return result;
 800460a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	fab2 f282 	clz	r2, r2
 8004614:	b2d2      	uxtb	r2, r2
 8004616:	f042 0220 	orr.w	r2, r2, #32
 800461a:	b2d2      	uxtb	r2, r2
 800461c:	f002 021f 	and.w	r2, r2, #31
 8004620:	2101      	movs	r1, #1
 8004622:	fa01 f202 	lsl.w	r2, r1, r2
 8004626:	4013      	ands	r3, r2
 8004628:	2b00      	cmp	r3, #0
 800462a:	d19e      	bne.n	800456a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800462c:	4b2f      	ldr	r3, [pc, #188]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 800462e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004630:	f023 020f 	bic.w	r2, r3, #15
 8004634:	1d3b      	adds	r3, r7, #4
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463a:	492c      	ldr	r1, [pc, #176]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 800463c:	4313      	orrs	r3, r2
 800463e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004640:	4b2a      	ldr	r3, [pc, #168]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004648:	1d3b      	adds	r3, r7, #4
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6a19      	ldr	r1, [r3, #32]
 800464e:	1d3b      	adds	r3, r7, #4
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	69db      	ldr	r3, [r3, #28]
 8004654:	430b      	orrs	r3, r1
 8004656:	4925      	ldr	r1, [pc, #148]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 8004658:	4313      	orrs	r3, r2
 800465a:	604b      	str	r3, [r1, #4]
 800465c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004660:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004664:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004666:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	fa93 f2a3 	rbit	r2, r3
 8004670:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004674:	601a      	str	r2, [r3, #0]
  return result;
 8004676:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800467a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800467c:	fab3 f383 	clz	r3, r3
 8004680:	b2db      	uxtb	r3, r3
 8004682:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004686:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	461a      	mov	r2, r3
 800468e:	2301      	movs	r3, #1
 8004690:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004692:	f7fd fd13 	bl	80020bc <HAL_GetTick>
 8004696:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800469a:	e009      	b.n	80046b0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800469c:	f7fd fd0e 	bl	80020bc <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e109      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 80046b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80046b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	fa93 f2a3 	rbit	r2, r3
 80046c4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80046c8:	601a      	str	r2, [r3, #0]
  return result;
 80046ca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80046ce:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046d0:	fab3 f383 	clz	r3, r3
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	095b      	lsrs	r3, r3, #5
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	f043 0301 	orr.w	r3, r3, #1
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d105      	bne.n	80046f0 <HAL_RCC_OscConfig+0xc48>
 80046e4:	4b01      	ldr	r3, [pc, #4]	; (80046ec <HAL_RCC_OscConfig+0xc44>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	e01e      	b.n	8004728 <HAL_RCC_OscConfig+0xc80>
 80046ea:	bf00      	nop
 80046ec:	40021000 	.word	0x40021000
 80046f0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80046f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	fa93 f2a3 	rbit	r2, r3
 8004704:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004708:	601a      	str	r2, [r3, #0]
 800470a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800470e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	fa93 f2a3 	rbit	r2, r3
 800471e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	4b6a      	ldr	r3, [pc, #424]	; (80048d0 <HAL_RCC_OscConfig+0xe28>)
 8004726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004728:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800472c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004730:	6011      	str	r1, [r2, #0]
 8004732:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	fa92 f1a2 	rbit	r1, r2
 800473c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004740:	6011      	str	r1, [r2, #0]
  return result;
 8004742:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004746:	6812      	ldr	r2, [r2, #0]
 8004748:	fab2 f282 	clz	r2, r2
 800474c:	b2d2      	uxtb	r2, r2
 800474e:	f042 0220 	orr.w	r2, r2, #32
 8004752:	b2d2      	uxtb	r2, r2
 8004754:	f002 021f 	and.w	r2, r2, #31
 8004758:	2101      	movs	r1, #1
 800475a:	fa01 f202 	lsl.w	r2, r1, r2
 800475e:	4013      	ands	r3, r2
 8004760:	2b00      	cmp	r3, #0
 8004762:	d09b      	beq.n	800469c <HAL_RCC_OscConfig+0xbf4>
 8004764:	e0ad      	b.n	80048c2 <HAL_RCC_OscConfig+0xe1a>
 8004766:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800476a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800476e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004770:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	fa93 f2a3 	rbit	r2, r3
 800477a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800477e:	601a      	str	r2, [r3, #0]
  return result;
 8004780:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004784:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004786:	fab3 f383 	clz	r3, r3
 800478a:	b2db      	uxtb	r3, r3
 800478c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004790:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	461a      	mov	r2, r3
 8004798:	2300      	movs	r3, #0
 800479a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fd fc8e 	bl	80020bc <HAL_GetTick>
 80047a0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047a4:	e009      	b.n	80047ba <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047a6:	f7fd fc89 	bl	80020bc <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e084      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
 80047ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80047be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	fa93 f2a3 	rbit	r2, r3
 80047ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047d2:	601a      	str	r2, [r3, #0]
  return result;
 80047d4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80047d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047da:	fab3 f383 	clz	r3, r3
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	095b      	lsrs	r3, r3, #5
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d102      	bne.n	80047f4 <HAL_RCC_OscConfig+0xd4c>
 80047ee:	4b38      	ldr	r3, [pc, #224]	; (80048d0 <HAL_RCC_OscConfig+0xe28>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	e01b      	b.n	800482c <HAL_RCC_OscConfig+0xd84>
 80047f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	fa93 f2a3 	rbit	r2, r3
 8004808:	f107 0320 	add.w	r3, r7, #32
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	f107 031c 	add.w	r3, r7, #28
 8004812:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	f107 031c 	add.w	r3, r7, #28
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	fa93 f2a3 	rbit	r2, r3
 8004822:	f107 0318 	add.w	r3, r7, #24
 8004826:	601a      	str	r2, [r3, #0]
 8004828:	4b29      	ldr	r3, [pc, #164]	; (80048d0 <HAL_RCC_OscConfig+0xe28>)
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	f107 0214 	add.w	r2, r7, #20
 8004830:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004834:	6011      	str	r1, [r2, #0]
 8004836:	f107 0214 	add.w	r2, r7, #20
 800483a:	6812      	ldr	r2, [r2, #0]
 800483c:	fa92 f1a2 	rbit	r1, r2
 8004840:	f107 0210 	add.w	r2, r7, #16
 8004844:	6011      	str	r1, [r2, #0]
  return result;
 8004846:	f107 0210 	add.w	r2, r7, #16
 800484a:	6812      	ldr	r2, [r2, #0]
 800484c:	fab2 f282 	clz	r2, r2
 8004850:	b2d2      	uxtb	r2, r2
 8004852:	f042 0220 	orr.w	r2, r2, #32
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	f002 021f 	and.w	r2, r2, #31
 800485c:	2101      	movs	r1, #1
 800485e:	fa01 f202 	lsl.w	r2, r1, r2
 8004862:	4013      	ands	r3, r2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d19e      	bne.n	80047a6 <HAL_RCC_OscConfig+0xcfe>
 8004868:	e02b      	b.n	80048c2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800486a:	1d3b      	adds	r3, r7, #4
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	e025      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004878:	4b15      	ldr	r3, [pc, #84]	; (80048d0 <HAL_RCC_OscConfig+0xe28>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004880:	4b13      	ldr	r3, [pc, #76]	; (80048d0 <HAL_RCC_OscConfig+0xe28>)
 8004882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004884:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004888:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800488c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004890:	1d3b      	adds	r3, r7, #4
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	69db      	ldr	r3, [r3, #28]
 8004896:	429a      	cmp	r2, r3
 8004898:	d111      	bne.n	80048be <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800489a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800489e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80048a2:	1d3b      	adds	r3, r7, #4
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d108      	bne.n	80048be <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80048ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048b0:	f003 020f 	and.w	r2, r3, #15
 80048b4:	1d3b      	adds	r3, r7, #4
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d001      	beq.n	80048c2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e000      	b.n	80048c4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40021000 	.word	0x40021000

080048d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b09e      	sub	sp, #120	; 0x78
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
 80048dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80048de:	2300      	movs	r3, #0
 80048e0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e162      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048ec:	4b90      	ldr	r3, [pc, #576]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0307 	and.w	r3, r3, #7
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d910      	bls.n	800491c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fa:	4b8d      	ldr	r3, [pc, #564]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f023 0207 	bic.w	r2, r3, #7
 8004902:	498b      	ldr	r1, [pc, #556]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	4313      	orrs	r3, r2
 8004908:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800490a:	4b89      	ldr	r3, [pc, #548]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0307 	and.w	r3, r3, #7
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	429a      	cmp	r2, r3
 8004916:	d001      	beq.n	800491c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e14a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d008      	beq.n	800493a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004928:	4b82      	ldr	r3, [pc, #520]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	497f      	ldr	r1, [pc, #508]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004936:	4313      	orrs	r3, r2
 8004938:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 80dc 	beq.w	8004b00 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d13c      	bne.n	80049ca <HAL_RCC_ClockConfig+0xf6>
 8004950:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004954:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004956:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004958:	fa93 f3a3 	rbit	r3, r3
 800495c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800495e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004960:	fab3 f383 	clz	r3, r3
 8004964:	b2db      	uxtb	r3, r3
 8004966:	095b      	lsrs	r3, r3, #5
 8004968:	b2db      	uxtb	r3, r3
 800496a:	f043 0301 	orr.w	r3, r3, #1
 800496e:	b2db      	uxtb	r3, r3
 8004970:	2b01      	cmp	r3, #1
 8004972:	d102      	bne.n	800497a <HAL_RCC_ClockConfig+0xa6>
 8004974:	4b6f      	ldr	r3, [pc, #444]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	e00f      	b.n	800499a <HAL_RCC_ClockConfig+0xc6>
 800497a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800497e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004980:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004982:	fa93 f3a3 	rbit	r3, r3
 8004986:	667b      	str	r3, [r7, #100]	; 0x64
 8004988:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800498c:	663b      	str	r3, [r7, #96]	; 0x60
 800498e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004990:	fa93 f3a3 	rbit	r3, r3
 8004994:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004996:	4b67      	ldr	r3, [pc, #412]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800499e:	65ba      	str	r2, [r7, #88]	; 0x58
 80049a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80049a2:	fa92 f2a2 	rbit	r2, r2
 80049a6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80049a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80049aa:	fab2 f282 	clz	r2, r2
 80049ae:	b2d2      	uxtb	r2, r2
 80049b0:	f042 0220 	orr.w	r2, r2, #32
 80049b4:	b2d2      	uxtb	r2, r2
 80049b6:	f002 021f 	and.w	r2, r2, #31
 80049ba:	2101      	movs	r1, #1
 80049bc:	fa01 f202 	lsl.w	r2, r1, r2
 80049c0:	4013      	ands	r3, r2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d17b      	bne.n	8004abe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e0f3      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d13c      	bne.n	8004a4c <HAL_RCC_ClockConfig+0x178>
 80049d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049da:	fa93 f3a3 	rbit	r3, r3
 80049de:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80049e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e2:	fab3 f383 	clz	r3, r3
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	095b      	lsrs	r3, r3, #5
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	f043 0301 	orr.w	r3, r3, #1
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d102      	bne.n	80049fc <HAL_RCC_ClockConfig+0x128>
 80049f6:	4b4f      	ldr	r3, [pc, #316]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	e00f      	b.n	8004a1c <HAL_RCC_ClockConfig+0x148>
 80049fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a00:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a04:	fa93 f3a3 	rbit	r3, r3
 8004a08:	647b      	str	r3, [r7, #68]	; 0x44
 8004a0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a0e:	643b      	str	r3, [r7, #64]	; 0x40
 8004a10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a12:	fa93 f3a3 	rbit	r3, r3
 8004a16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a18:	4b46      	ldr	r3, [pc, #280]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a20:	63ba      	str	r2, [r7, #56]	; 0x38
 8004a22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a24:	fa92 f2a2 	rbit	r2, r2
 8004a28:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004a2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a2c:	fab2 f282 	clz	r2, r2
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	f042 0220 	orr.w	r2, r2, #32
 8004a36:	b2d2      	uxtb	r2, r2
 8004a38:	f002 021f 	and.w	r2, r2, #31
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a42:	4013      	ands	r3, r2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d13a      	bne.n	8004abe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e0b2      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a52:	fa93 f3a3 	rbit	r3, r3
 8004a56:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a5a:	fab3 f383 	clz	r3, r3
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	095b      	lsrs	r3, r3, #5
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	f043 0301 	orr.w	r3, r3, #1
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d102      	bne.n	8004a74 <HAL_RCC_ClockConfig+0x1a0>
 8004a6e:	4b31      	ldr	r3, [pc, #196]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	e00d      	b.n	8004a90 <HAL_RCC_ClockConfig+0x1bc>
 8004a74:	2302      	movs	r3, #2
 8004a76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7a:	fa93 f3a3 	rbit	r3, r3
 8004a7e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a80:	2302      	movs	r3, #2
 8004a82:	623b      	str	r3, [r7, #32]
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	fa93 f3a3 	rbit	r3, r3
 8004a8a:	61fb      	str	r3, [r7, #28]
 8004a8c:	4b29      	ldr	r3, [pc, #164]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	2202      	movs	r2, #2
 8004a92:	61ba      	str	r2, [r7, #24]
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	fa92 f2a2 	rbit	r2, r2
 8004a9a:	617a      	str	r2, [r7, #20]
  return result;
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	fab2 f282 	clz	r2, r2
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	f042 0220 	orr.w	r2, r2, #32
 8004aa8:	b2d2      	uxtb	r2, r2
 8004aaa:	f002 021f 	and.w	r2, r2, #31
 8004aae:	2101      	movs	r1, #1
 8004ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e079      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004abe:	4b1d      	ldr	r3, [pc, #116]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f023 0203 	bic.w	r2, r3, #3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	491a      	ldr	r1, [pc, #104]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ad0:	f7fd faf4 	bl	80020bc <HAL_GetTick>
 8004ad4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ad6:	e00a      	b.n	8004aee <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad8:	f7fd faf0 	bl	80020bc <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e061      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aee:	4b11      	ldr	r3, [pc, #68]	; (8004b34 <HAL_RCC_ClockConfig+0x260>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f003 020c 	and.w	r2, r3, #12
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d1eb      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b00:	4b0b      	ldr	r3, [pc, #44]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d214      	bcs.n	8004b38 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b0e:	4b08      	ldr	r3, [pc, #32]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f023 0207 	bic.w	r2, r3, #7
 8004b16:	4906      	ldr	r1, [pc, #24]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b1e:	4b04      	ldr	r3, [pc, #16]	; (8004b30 <HAL_RCC_ClockConfig+0x25c>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	683a      	ldr	r2, [r7, #0]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d005      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e040      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x2de>
 8004b30:	40022000 	.word	0x40022000
 8004b34:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 0304 	and.w	r3, r3, #4
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d008      	beq.n	8004b56 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b44:	4b1d      	ldr	r3, [pc, #116]	; (8004bbc <HAL_RCC_ClockConfig+0x2e8>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	491a      	ldr	r1, [pc, #104]	; (8004bbc <HAL_RCC_ClockConfig+0x2e8>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0308 	and.w	r3, r3, #8
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d009      	beq.n	8004b76 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b62:	4b16      	ldr	r3, [pc, #88]	; (8004bbc <HAL_RCC_ClockConfig+0x2e8>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	4912      	ldr	r1, [pc, #72]	; (8004bbc <HAL_RCC_ClockConfig+0x2e8>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004b76:	f000 f829 	bl	8004bcc <HAL_RCC_GetSysClockFreq>
 8004b7a:	4601      	mov	r1, r0
 8004b7c:	4b0f      	ldr	r3, [pc, #60]	; (8004bbc <HAL_RCC_ClockConfig+0x2e8>)
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b84:	22f0      	movs	r2, #240	; 0xf0
 8004b86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	fa92 f2a2 	rbit	r2, r2
 8004b8e:	60fa      	str	r2, [r7, #12]
  return result;
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	fab2 f282 	clz	r2, r2
 8004b96:	b2d2      	uxtb	r2, r2
 8004b98:	40d3      	lsrs	r3, r2
 8004b9a:	4a09      	ldr	r2, [pc, #36]	; (8004bc0 <HAL_RCC_ClockConfig+0x2ec>)
 8004b9c:	5cd3      	ldrb	r3, [r2, r3]
 8004b9e:	fa21 f303 	lsr.w	r3, r1, r3
 8004ba2:	4a08      	ldr	r2, [pc, #32]	; (8004bc4 <HAL_RCC_ClockConfig+0x2f0>)
 8004ba4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004ba6:	4b08      	ldr	r3, [pc, #32]	; (8004bc8 <HAL_RCC_ClockConfig+0x2f4>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7fd f976 	bl	8001e9c <HAL_InitTick>
  
  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3778      	adds	r7, #120	; 0x78
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40021000 	.word	0x40021000
 8004bc0:	0800b7ec 	.word	0x0800b7ec
 8004bc4:	20000000 	.word	0x20000000
 8004bc8:	20000004 	.word	0x20000004

08004bcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b08b      	sub	sp, #44	; 0x2c
 8004bd0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	61fb      	str	r3, [r7, #28]
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8004bde:	2300      	movs	r3, #0
 8004be0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004be2:	2300      	movs	r3, #0
 8004be4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004be6:	4b2a      	ldr	r3, [pc, #168]	; (8004c90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004bec:	69fb      	ldr	r3, [r7, #28]
 8004bee:	f003 030c 	and.w	r3, r3, #12
 8004bf2:	2b04      	cmp	r3, #4
 8004bf4:	d002      	beq.n	8004bfc <HAL_RCC_GetSysClockFreq+0x30>
 8004bf6:	2b08      	cmp	r3, #8
 8004bf8:	d003      	beq.n	8004c02 <HAL_RCC_GetSysClockFreq+0x36>
 8004bfa:	e03f      	b.n	8004c7c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004bfc:	4b25      	ldr	r3, [pc, #148]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004bfe:	623b      	str	r3, [r7, #32]
      break;
 8004c00:	e03f      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004c08:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004c0c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0e:	68ba      	ldr	r2, [r7, #8]
 8004c10:	fa92 f2a2 	rbit	r2, r2
 8004c14:	607a      	str	r2, [r7, #4]
  return result;
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	fab2 f282 	clz	r2, r2
 8004c1c:	b2d2      	uxtb	r2, r2
 8004c1e:	40d3      	lsrs	r3, r2
 8004c20:	4a1d      	ldr	r2, [pc, #116]	; (8004c98 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004c22:	5cd3      	ldrb	r3, [r2, r3]
 8004c24:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004c26:	4b1a      	ldr	r3, [pc, #104]	; (8004c90 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	220f      	movs	r2, #15
 8004c30:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c32:	693a      	ldr	r2, [r7, #16]
 8004c34:	fa92 f2a2 	rbit	r2, r2
 8004c38:	60fa      	str	r2, [r7, #12]
  return result;
 8004c3a:	68fa      	ldr	r2, [r7, #12]
 8004c3c:	fab2 f282 	clz	r2, r2
 8004c40:	b2d2      	uxtb	r2, r2
 8004c42:	40d3      	lsrs	r3, r2
 8004c44:	4a15      	ldr	r2, [pc, #84]	; (8004c9c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004c46:	5cd3      	ldrb	r3, [r2, r3]
 8004c48:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d008      	beq.n	8004c66 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004c54:	4a0f      	ldr	r2, [pc, #60]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	fb02 f303 	mul.w	r3, r2, r3
 8004c62:	627b      	str	r3, [r7, #36]	; 0x24
 8004c64:	e007      	b.n	8004c76 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004c66:	4a0b      	ldr	r2, [pc, #44]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	fb02 f303 	mul.w	r3, r2, r3
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c78:	623b      	str	r3, [r7, #32]
      break;
 8004c7a:	e002      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c7c:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004c7e:	623b      	str	r3, [r7, #32]
      break;
 8004c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c82:	6a3b      	ldr	r3, [r7, #32]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	372c      	adds	r7, #44	; 0x2c
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	40021000 	.word	0x40021000
 8004c94:	007a1200 	.word	0x007a1200
 8004c98:	0800b804 	.word	0x0800b804
 8004c9c:	0800b814 	.word	0x0800b814

08004ca0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca4:	4b03      	ldr	r3, [pc, #12]	; (8004cb4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	20000000 	.word	0x20000000

08004cb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004cbe:	f7ff ffef 	bl	8004ca0 <HAL_RCC_GetHCLKFreq>
 8004cc2:	4601      	mov	r1, r0
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ccc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004cd0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	fa92 f2a2 	rbit	r2, r2
 8004cd8:	603a      	str	r2, [r7, #0]
  return result;
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	fab2 f282 	clz	r2, r2
 8004ce0:	b2d2      	uxtb	r2, r2
 8004ce2:	40d3      	lsrs	r3, r2
 8004ce4:	4a04      	ldr	r2, [pc, #16]	; (8004cf8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004ce6:	5cd3      	ldrb	r3, [r2, r3]
 8004ce8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004cec:	4618      	mov	r0, r3
 8004cee:	3708      	adds	r7, #8
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	40021000 	.word	0x40021000
 8004cf8:	0800b7fc 	.word	0x0800b7fc

08004cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004d02:	f7ff ffcd 	bl	8004ca0 <HAL_RCC_GetHCLKFreq>
 8004d06:	4601      	mov	r1, r0
 8004d08:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004d10:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004d14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	fa92 f2a2 	rbit	r2, r2
 8004d1c:	603a      	str	r2, [r7, #0]
  return result;
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	fab2 f282 	clz	r2, r2
 8004d24:	b2d2      	uxtb	r2, r2
 8004d26:	40d3      	lsrs	r3, r2
 8004d28:	4a04      	ldr	r2, [pc, #16]	; (8004d3c <HAL_RCC_GetPCLK2Freq+0x40>)
 8004d2a:	5cd3      	ldrb	r3, [r2, r3]
 8004d2c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004d30:	4618      	mov	r0, r3
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	0800b7fc 	.word	0x0800b7fc

08004d40 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	220f      	movs	r2, #15
 8004d4e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d50:	4b12      	ldr	r3, [pc, #72]	; (8004d9c <HAL_RCC_GetClockConfig+0x5c>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 0203 	and.w	r2, r3, #3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004d5c:	4b0f      	ldr	r3, [pc, #60]	; (8004d9c <HAL_RCC_GetClockConfig+0x5c>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004d68:	4b0c      	ldr	r3, [pc, #48]	; (8004d9c <HAL_RCC_GetClockConfig+0x5c>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004d74:	4b09      	ldr	r3, [pc, #36]	; (8004d9c <HAL_RCC_GetClockConfig+0x5c>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	08db      	lsrs	r3, r3, #3
 8004d7a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004d82:	4b07      	ldr	r3, [pc, #28]	; (8004da0 <HAL_RCC_GetClockConfig+0x60>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0207 	and.w	r2, r3, #7
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	601a      	str	r2, [r3, #0]
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40021000 	.word	0x40021000
 8004da0:	40022000 	.word	0x40022000

08004da4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b092      	sub	sp, #72	; 0x48
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004dac:	2300      	movs	r3, #0
 8004dae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004db0:	2300      	movs	r3, #0
 8004db2:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f000 80d7 	beq.w	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dc8:	4b4e      	ldr	r3, [pc, #312]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10e      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dd4:	4b4b      	ldr	r3, [pc, #300]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd6:	69db      	ldr	r3, [r3, #28]
 8004dd8:	4a4a      	ldr	r2, [pc, #296]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dde:	61d3      	str	r3, [r2, #28]
 8004de0:	4b48      	ldr	r3, [pc, #288]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004de8:	60bb      	str	r3, [r7, #8]
 8004dea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dec:	2301      	movs	r3, #1
 8004dee:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004df2:	4b45      	ldr	r3, [pc, #276]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d118      	bne.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dfe:	4b42      	ldr	r3, [pc, #264]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a41      	ldr	r2, [pc, #260]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e08:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e0a:	f7fd f957 	bl	80020bc <HAL_GetTick>
 8004e0e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e10:	e008      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e12:	f7fd f953 	bl	80020bc <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b64      	cmp	r3, #100	; 0x64
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e1d6      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e24:	4b38      	ldr	r3, [pc, #224]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0f0      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e30:	4b34      	ldr	r3, [pc, #208]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e38:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f000 8084 	beq.w	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d07c      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e50:	4b2c      	ldr	r3, [pc, #176]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e52:	6a1b      	ldr	r3, [r3, #32]
 8004e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e62:	fa93 f3a3 	rbit	r3, r3
 8004e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e6a:	fab3 f383 	clz	r3, r3
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	461a      	mov	r2, r3
 8004e72:	4b26      	ldr	r3, [pc, #152]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e74:	4413      	add	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004e82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e86:	fa93 f3a3 	rbit	r3, r3
 8004e8a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e8e:	fab3 f383 	clz	r3, r3
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	461a      	mov	r2, r3
 8004e96:	4b1d      	ldr	r3, [pc, #116]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e98:	4413      	add	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004ea2:	4a18      	ldr	r2, [pc, #96]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ea6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d04b      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb2:	f7fd f903 	bl	80020bc <HAL_GetTick>
 8004eb6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb8:	e00a      	b.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eba:	f7fd f8ff 	bl	80020bc <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e180      	b.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004ed0:	2302      	movs	r3, #2
 8004ed2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed6:	fa93 f3a3 	rbit	r3, r3
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24
 8004edc:	2302      	movs	r3, #2
 8004ede:	623b      	str	r3, [r7, #32]
 8004ee0:	6a3b      	ldr	r3, [r7, #32]
 8004ee2:	fa93 f3a3 	rbit	r3, r3
 8004ee6:	61fb      	str	r3, [r7, #28]
  return result;
 8004ee8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eea:	fab3 f383 	clz	r3, r3
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	095b      	lsrs	r3, r3, #5
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	f043 0302 	orr.w	r3, r3, #2
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d108      	bne.n	8004f10 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004efe:	4b01      	ldr	r3, [pc, #4]	; (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f00:	6a1b      	ldr	r3, [r3, #32]
 8004f02:	e00d      	b.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004f04:	40021000 	.word	0x40021000
 8004f08:	40007000 	.word	0x40007000
 8004f0c:	10908100 	.word	0x10908100
 8004f10:	2302      	movs	r3, #2
 8004f12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	fa93 f3a3 	rbit	r3, r3
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	4ba0      	ldr	r3, [pc, #640]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f20:	2202      	movs	r2, #2
 8004f22:	613a      	str	r2, [r7, #16]
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	fa92 f2a2 	rbit	r2, r2
 8004f2a:	60fa      	str	r2, [r7, #12]
  return result;
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	fab2 f282 	clz	r2, r2
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f38:	b2d2      	uxtb	r2, r2
 8004f3a:	f002 021f 	and.w	r2, r2, #31
 8004f3e:	2101      	movs	r1, #1
 8004f40:	fa01 f202 	lsl.w	r2, r1, r2
 8004f44:	4013      	ands	r3, r2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d0b7      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004f4a:	4b95      	ldr	r3, [pc, #596]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f4c:	6a1b      	ldr	r3, [r3, #32]
 8004f4e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	4992      	ldr	r1, [pc, #584]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d105      	bne.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f64:	4b8e      	ldr	r3, [pc, #568]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	4a8d      	ldr	r2, [pc, #564]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f6e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d008      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f7c:	4b88      	ldr	r3, [pc, #544]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f80:	f023 0203 	bic.w	r2, r3, #3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	4985      	ldr	r1, [pc, #532]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d008      	beq.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f9a:	4b81      	ldr	r3, [pc, #516]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	497e      	ldr	r1, [pc, #504]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d008      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004fb8:	4b79      	ldr	r3, [pc, #484]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fbc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	4976      	ldr	r1, [pc, #472]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0320 	and.w	r3, r3, #32
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d008      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fd6:	4b72      	ldr	r3, [pc, #456]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fda:	f023 0210 	bic.w	r2, r3, #16
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	496f      	ldr	r1, [pc, #444]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d008      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004ff4:	4b6a      	ldr	r3, [pc, #424]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005000:	4967      	ldr	r1, [pc, #412]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005002:	4313      	orrs	r3, r2
 8005004:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005012:	4b63      	ldr	r3, [pc, #396]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005016:	f023 0220 	bic.w	r2, r3, #32
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	4960      	ldr	r1, [pc, #384]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005020:	4313      	orrs	r3, r2
 8005022:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d008      	beq.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005030:	4b5b      	ldr	r3, [pc, #364]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005034:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503c:	4958      	ldr	r1, [pc, #352]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800503e:	4313      	orrs	r3, r2
 8005040:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0308 	and.w	r3, r3, #8
 800504a:	2b00      	cmp	r3, #0
 800504c:	d008      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800504e:	4b54      	ldr	r3, [pc, #336]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005052:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	4951      	ldr	r1, [pc, #324]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800505c:	4313      	orrs	r3, r2
 800505e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0310 	and.w	r3, r3, #16
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800506c:	4b4c      	ldr	r3, [pc, #304]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800506e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005070:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	4949      	ldr	r1, [pc, #292]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800507a:	4313      	orrs	r3, r2
 800507c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005086:	2b00      	cmp	r3, #0
 8005088:	d008      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800508a:	4b45      	ldr	r3, [pc, #276]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005096:	4942      	ldr	r1, [pc, #264]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80050a8:	4b3d      	ldr	r3, [pc, #244]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ac:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b4:	493a      	ldr	r1, [pc, #232]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d008      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80050c6:	4b36      	ldr	r3, [pc, #216]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ca:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d2:	4933      	ldr	r1, [pc, #204]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d008      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80050e4:	4b2e      	ldr	r3, [pc, #184]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050f0:	492b      	ldr	r1, [pc, #172]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050f2:	4313      	orrs	r3, r2
 80050f4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d008      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005102:	4b27      	ldr	r3, [pc, #156]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005106:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	4924      	ldr	r1, [pc, #144]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005110:	4313      	orrs	r3, r2
 8005112:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d008      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005120:	4b1f      	ldr	r3, [pc, #124]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005124:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800512c:	491c      	ldr	r1, [pc, #112]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800512e:	4313      	orrs	r3, r2
 8005130:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d008      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800513e:	4b18      	ldr	r3, [pc, #96]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005142:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800514a:	4915      	ldr	r1, [pc, #84]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800514c:	4313      	orrs	r3, r2
 800514e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d008      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800515c:	4b10      	ldr	r3, [pc, #64]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800515e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005160:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005168:	490d      	ldr	r1, [pc, #52]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800516a:	4313      	orrs	r3, r2
 800516c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d008      	beq.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800517a:	4b09      	ldr	r3, [pc, #36]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800517c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005186:	4906      	ldr	r1, [pc, #24]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005188:	4313      	orrs	r3, r2
 800518a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00c      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005198:	4b01      	ldr	r3, [pc, #4]	; (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800519a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519c:	e002      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800519e:	bf00      	nop
 80051a0:	40021000 	.word	0x40021000
 80051a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051ac:	490b      	ldr	r1, [pc, #44]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d008      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80051be:	4b07      	ldr	r3, [pc, #28]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80051c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c2:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051ca:	4904      	ldr	r1, [pc, #16]	; (80051dc <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3748      	adds	r7, #72	; 0x48
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	40021000 	.word	0x40021000

080051e0 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e083      	b.n	80052fa <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	7f5b      	ldrb	r3, [r3, #29]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d105      	bne.n	8005208 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f7fc fdc4 	bl	8001d90 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	22ca      	movs	r2, #202	; 0xca
 8005214:	625a      	str	r2, [r3, #36]	; 0x24
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2253      	movs	r2, #83	; 0x53
 800521c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 faa8 	bl	8005774 <RTC_EnterInitMode>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d008      	beq.n	800523c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	22ff      	movs	r2, #255	; 0xff
 8005230:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2204      	movs	r2, #4
 8005236:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e05e      	b.n	80052fa <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6812      	ldr	r2, [r2, #0]
 8005246:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800524a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800524e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6899      	ldr	r1, [r3, #8]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685a      	ldr	r2, [r3, #4]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	431a      	orrs	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	695b      	ldr	r3, [r3, #20]
 8005264:	431a      	orrs	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	68d2      	ldr	r2, [r2, #12]
 8005276:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	6919      	ldr	r1, [r3, #16]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	041a      	lsls	r2, r3, #16
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68da      	ldr	r2, [r3, #12]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800529a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 0320 	and.w	r3, r3, #32
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10e      	bne.n	80052c8 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fa3a 	bl	8005724 <HAL_RTC_WaitForSynchro>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d008      	beq.n	80052c8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	22ff      	movs	r2, #255	; 0xff
 80052bc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2204      	movs	r2, #4
 80052c2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e018      	b.n	80052fa <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80052d6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	699a      	ldr	r2, [r3, #24]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	22ff      	movs	r2, #255	; 0xff
 80052f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80052f8:	2300      	movs	r3, #0
  }
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005302:	b590      	push	{r4, r7, lr}
 8005304:	b087      	sub	sp, #28
 8005306:	af00      	add	r7, sp, #0
 8005308:	60f8      	str	r0, [r7, #12]
 800530a:	60b9      	str	r1, [r7, #8]
 800530c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800530e:	2300      	movs	r3, #0
 8005310:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	7f1b      	ldrb	r3, [r3, #28]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d101      	bne.n	800531e <HAL_RTC_SetTime+0x1c>
 800531a:	2302      	movs	r3, #2
 800531c:	e0aa      	b.n	8005474 <HAL_RTC_SetTime+0x172>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2201      	movs	r2, #1
 8005322:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2202      	movs	r2, #2
 8005328:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d126      	bne.n	800537e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800533a:	2b00      	cmp	r3, #0
 800533c:	d102      	bne.n	8005344 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2200      	movs	r2, #0
 8005342:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fa3f 	bl	80057cc <RTC_ByteToBcd2>
 800534e:	4603      	mov	r3, r0
 8005350:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	785b      	ldrb	r3, [r3, #1]
 8005356:	4618      	mov	r0, r3
 8005358:	f000 fa38 	bl	80057cc <RTC_ByteToBcd2>
 800535c:	4603      	mov	r3, r0
 800535e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005360:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	789b      	ldrb	r3, [r3, #2]
 8005366:	4618      	mov	r0, r3
 8005368:	f000 fa30 	bl	80057cc <RTC_ByteToBcd2>
 800536c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800536e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	78db      	ldrb	r3, [r3, #3]
 8005376:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005378:	4313      	orrs	r3, r2
 800537a:	617b      	str	r3, [r7, #20]
 800537c:	e018      	b.n	80053b0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005388:	2b00      	cmp	r3, #0
 800538a:	d102      	bne.n	8005392 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2200      	movs	r2, #0
 8005390:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	785b      	ldrb	r3, [r3, #1]
 800539c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800539e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80053a0:	68ba      	ldr	r2, [r7, #8]
 80053a2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80053a4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	78db      	ldrb	r3, [r3, #3]
 80053aa:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80053ac:	4313      	orrs	r3, r2
 80053ae:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	22ca      	movs	r2, #202	; 0xca
 80053b6:	625a      	str	r2, [r3, #36]	; 0x24
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	2253      	movs	r2, #83	; 0x53
 80053be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f9d7 	bl	8005774 <RTC_EnterInitMode>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00b      	beq.n	80053e4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	22ff      	movs	r2, #255	; 0xff
 80053d2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2204      	movs	r2, #4
 80053d8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	e047      	b.n	8005474 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80053ee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80053f2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689a      	ldr	r2, [r3, #8]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005402:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6899      	ldr	r1, [r3, #8]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	68da      	ldr	r2, [r3, #12]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	431a      	orrs	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68da      	ldr	r2, [r3, #12]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800542a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f003 0320 	and.w	r3, r3, #32
 8005436:	2b00      	cmp	r3, #0
 8005438:	d111      	bne.n	800545e <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f000 f972 	bl	8005724 <HAL_RTC_WaitForSynchro>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00b      	beq.n	800545e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	22ff      	movs	r2, #255	; 0xff
 800544c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2204      	movs	r2, #4
 8005452:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e00a      	b.n	8005474 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	22ff      	movs	r2, #255	; 0xff
 8005464:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005472:	2300      	movs	r3, #0
  }
}
 8005474:	4618      	mov	r0, r3
 8005476:	371c      	adds	r7, #28
 8005478:	46bd      	mov	sp, r7
 800547a:	bd90      	pop	{r4, r7, pc}

0800547c <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005488:	2300      	movs	r3, #0
 800548a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80054ae:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80054b2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	0c1b      	lsrs	r3, r3, #16
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	0a1b      	lsrs	r3, r3, #8
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	0c1b      	lsrs	r3, r3, #16
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ec:	b2da      	uxtb	r2, r3
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d11a      	bne.n	800552e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f000 f983 	bl	8005808 <RTC_Bcd2ToByte>
 8005502:	4603      	mov	r3, r0
 8005504:	461a      	mov	r2, r3
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	785b      	ldrb	r3, [r3, #1]
 800550e:	4618      	mov	r0, r3
 8005510:	f000 f97a 	bl	8005808 <RTC_Bcd2ToByte>
 8005514:	4603      	mov	r3, r0
 8005516:	461a      	mov	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	789b      	ldrb	r3, [r3, #2]
 8005520:	4618      	mov	r0, r3
 8005522:	f000 f971 	bl	8005808 <RTC_Bcd2ToByte>
 8005526:	4603      	mov	r3, r0
 8005528:	461a      	mov	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005538:	b590      	push	{r4, r7, lr}
 800553a:	b087      	sub	sp, #28
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005544:	2300      	movs	r3, #0
 8005546:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	7f1b      	ldrb	r3, [r3, #28]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d101      	bne.n	8005554 <HAL_RTC_SetDate+0x1c>
 8005550:	2302      	movs	r3, #2
 8005552:	e094      	b.n	800567e <HAL_RTC_SetDate+0x146>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2201      	movs	r2, #1
 8005558:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2202      	movs	r2, #2
 800555e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10e      	bne.n	8005584 <HAL_RTC_SetDate+0x4c>
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	785b      	ldrb	r3, [r3, #1]
 800556a:	f003 0310 	and.w	r3, r3, #16
 800556e:	2b00      	cmp	r3, #0
 8005570:	d008      	beq.n	8005584 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	785b      	ldrb	r3, [r3, #1]
 8005576:	f023 0310 	bic.w	r3, r3, #16
 800557a:	b2db      	uxtb	r3, r3
 800557c:	330a      	adds	r3, #10
 800557e:	b2da      	uxtb	r2, r3
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d11c      	bne.n	80055c4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	78db      	ldrb	r3, [r3, #3]
 800558e:	4618      	mov	r0, r3
 8005590:	f000 f91c 	bl	80057cc <RTC_ByteToBcd2>
 8005594:	4603      	mov	r3, r0
 8005596:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	785b      	ldrb	r3, [r3, #1]
 800559c:	4618      	mov	r0, r3
 800559e:	f000 f915 	bl	80057cc <RTC_ByteToBcd2>
 80055a2:	4603      	mov	r3, r0
 80055a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80055a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	789b      	ldrb	r3, [r3, #2]
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 f90d 	bl	80057cc <RTC_ByteToBcd2>
 80055b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80055b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80055be:	4313      	orrs	r3, r2
 80055c0:	617b      	str	r3, [r7, #20]
 80055c2:	e00e      	b.n	80055e2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	78db      	ldrb	r3, [r3, #3]
 80055c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	785b      	ldrb	r3, [r3, #1]
 80055ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80055d0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80055d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	781b      	ldrb	r3, [r3, #0]
 80055dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80055de:	4313      	orrs	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	22ca      	movs	r2, #202	; 0xca
 80055e8:	625a      	str	r2, [r3, #36]	; 0x24
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2253      	movs	r2, #83	; 0x53
 80055f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f000 f8be 	bl	8005774 <RTC_EnterInitMode>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00b      	beq.n	8005616 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	22ff      	movs	r2, #255	; 0xff
 8005604:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2204      	movs	r2, #4
 800560a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e033      	b.n	800567e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005620:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005624:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68da      	ldr	r2, [r3, #12]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005634:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f003 0320 	and.w	r3, r3, #32
 8005640:	2b00      	cmp	r3, #0
 8005642:	d111      	bne.n	8005668 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f86d 	bl	8005724 <HAL_RTC_WaitForSynchro>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00b      	beq.n	8005668 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	22ff      	movs	r2, #255	; 0xff
 8005656:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2204      	movs	r2, #4
 800565c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	e00a      	b.n	800567e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	22ff      	movs	r2, #255	; 0xff
 800566e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2201      	movs	r2, #1
 8005674:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800567c:	2300      	movs	r3, #0
  }
}
 800567e:	4618      	mov	r0, r3
 8005680:	371c      	adds	r7, #28
 8005682:	46bd      	mov	sp, r7
 8005684:	bd90      	pop	{r4, r7, pc}

08005686 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b086      	sub	sp, #24
 800568a:	af00      	add	r7, sp, #0
 800568c:	60f8      	str	r0, [r7, #12]
 800568e:	60b9      	str	r1, [r7, #8]
 8005690:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80056a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80056a4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	0c1b      	lsrs	r3, r3, #16
 80056aa:	b2da      	uxtb	r2, r3
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	0a1b      	lsrs	r3, r3, #8
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	f003 031f 	and.w	r3, r3, #31
 80056ba:	b2da      	uxtb	r2, r3
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056c8:	b2da      	uxtb	r2, r3
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	0b5b      	lsrs	r3, r3, #13
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	f003 0307 	and.w	r3, r3, #7
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d11a      	bne.n	800571a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	78db      	ldrb	r3, [r3, #3]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 f88d 	bl	8005808 <RTC_Bcd2ToByte>
 80056ee:	4603      	mov	r3, r0
 80056f0:	461a      	mov	r2, r3
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	785b      	ldrb	r3, [r3, #1]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 f884 	bl	8005808 <RTC_Bcd2ToByte>
 8005700:	4603      	mov	r3, r0
 8005702:	461a      	mov	r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	789b      	ldrb	r3, [r3, #2]
 800570c:	4618      	mov	r0, r3
 800570e:	f000 f87b 	bl	8005808 <RTC_Bcd2ToByte>
 8005712:	4603      	mov	r3, r0
 8005714:	461a      	mov	r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3718      	adds	r7, #24
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800572c:	2300      	movs	r3, #0
 800572e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68da      	ldr	r2, [r3, #12]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800573e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005740:	f7fc fcbc 	bl	80020bc <HAL_GetTick>
 8005744:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005746:	e009      	b.n	800575c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005748:	f7fc fcb8 	bl	80020bc <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005756:	d901      	bls.n	800575c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e007      	b.n	800576c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	d0ee      	beq.n	8005748 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3710      	adds	r7, #16
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}

08005774 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800577c:	2300      	movs	r3, #0
 800577e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68db      	ldr	r3, [r3, #12]
 8005786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800578a:	2b00      	cmp	r3, #0
 800578c:	d119      	bne.n	80057c2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f04f 32ff 	mov.w	r2, #4294967295
 8005796:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005798:	f7fc fc90 	bl	80020bc <HAL_GetTick>
 800579c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800579e:	e009      	b.n	80057b4 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80057a0:	f7fc fc8c 	bl	80020bc <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80057ae:	d901      	bls.n	80057b4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e007      	b.n	80057c4 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d0ee      	beq.n	80057a0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	4603      	mov	r3, r0
 80057d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80057da:	e005      	b.n	80057e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	3301      	adds	r3, #1
 80057e0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80057e2:	79fb      	ldrb	r3, [r7, #7]
 80057e4:	3b0a      	subs	r3, #10
 80057e6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	2b09      	cmp	r3, #9
 80057ec:	d8f6      	bhi.n	80057dc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	79fb      	ldrb	r3, [r7, #7]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	b2db      	uxtb	r3, r3
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3714      	adds	r7, #20
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	4603      	mov	r3, r0
 8005810:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	091b      	lsrs	r3, r3, #4
 800581a:	b2db      	uxtb	r3, r3
 800581c:	461a      	mov	r2, r3
 800581e:	4613      	mov	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	4413      	add	r3, r2
 8005824:	005b      	lsls	r3, r3, #1
 8005826:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8005828:	79fb      	ldrb	r3, [r7, #7]
 800582a:	f003 030f 	and.w	r3, r3, #15
 800582e:	b2da      	uxtb	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	b2db      	uxtb	r3, r3
 8005834:	4413      	add	r3, r2
 8005836:	b2db      	uxtb	r3, r3
}
 8005838:	4618      	mov	r0, r3
 800583a:	3714      	adds	r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <HAL_RTCEx_SetTimeStamp>:
  *          This parameter can be one of the following values:
  *             @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005850:	2300      	movs	r3, #0
 8005852:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	7f1b      	ldrb	r3, [r3, #28]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_RTCEx_SetTimeStamp+0x1c>
 800585c:	2302      	movs	r3, #2
 800585e:	e030      	b.n	80058c2 <HAL_RTCEx_SetTimeStamp+0x7e>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2201      	movs	r2, #1
 8005864:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2202      	movs	r2, #2
 800586a:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005876:	f023 0308 	bic.w	r3, r3, #8
 800587a:	617b      	str	r3, [r7, #20]

  tmpreg |= TimeStampEdge;
 800587c:	697a      	ldr	r2, [r7, #20]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	22ca      	movs	r2, #202	; 0xca
 800588a:	625a      	str	r2, [r3, #36]	; 0x24
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2253      	movs	r2, #83	; 0x53
 8005892:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	689a      	ldr	r2, [r3, #8]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80058aa:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	22ff      	movs	r2, #255	; 0xff
 80058b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2201      	movs	r2, #1
 80058b8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	371c      	adds	r7, #28
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b087      	sub	sp, #28
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	60f8      	str	r0, [r7, #12]
 80058d6:	60b9      	str	r1, [r7, #8]
 80058d8:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3350      	adds	r3, #80	; 0x50
 80058e4:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	4413      	add	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	601a      	str	r2, [r3, #0]
}
 80058f6:	bf00      	nop
 80058f8:	371c      	adds	r7, #28
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr

08005902 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b082      	sub	sp, #8
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e01d      	b.n	8005950 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b00      	cmp	r3, #0
 800591e:	d106      	bne.n	800592e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f7fc fa57 	bl	8001ddc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2202      	movs	r2, #2
 8005932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	3304      	adds	r3, #4
 800593e:	4619      	mov	r1, r3
 8005940:	4610      	mov	r0, r2
 8005942:	f000 fa5d 	bl	8005e00 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005958:	b480      	push	{r7}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2202      	movs	r2, #2
 8005964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689a      	ldr	r2, [r3, #8]
 800596e:	4b0e      	ldr	r3, [pc, #56]	; (80059a8 <HAL_TIM_Base_Start+0x50>)
 8005970:	4013      	ands	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2b06      	cmp	r3, #6
 8005978:	d00b      	beq.n	8005992 <HAL_TIM_Base_Start+0x3a>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005980:	d007      	beq.n	8005992 <HAL_TIM_Base_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0201 	orr.w	r2, r2, #1
 8005990:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	00010007 	.word	0x00010007

080059ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0201 	orr.w	r2, r2, #1
 80059c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689a      	ldr	r2, [r3, #8]
 80059ca:	4b0c      	ldr	r3, [pc, #48]	; (80059fc <HAL_TIM_Base_Start_IT+0x50>)
 80059cc:	4013      	ands	r3, r2
 80059ce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b06      	cmp	r3, #6
 80059d4:	d00b      	beq.n	80059ee <HAL_TIM_Base_Start_IT+0x42>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059dc:	d007      	beq.n	80059ee <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f042 0201 	orr.w	r2, r2, #1
 80059ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3714      	adds	r7, #20
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr
 80059fc:	00010007 	.word	0x00010007

08005a00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b02      	cmp	r3, #2
 8005a14:	d122      	bne.n	8005a5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d11b      	bne.n	8005a5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f06f 0202 	mvn.w	r2, #2
 8005a2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	f003 0303 	and.w	r3, r3, #3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f9be 	bl	8005dc4 <HAL_TIM_IC_CaptureCallback>
 8005a48:	e005      	b.n	8005a56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f000 f9b0 	bl	8005db0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a50:	6878      	ldr	r0, [r7, #4]
 8005a52:	f000 f9c1 	bl	8005dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	691b      	ldr	r3, [r3, #16]
 8005a62:	f003 0304 	and.w	r3, r3, #4
 8005a66:	2b04      	cmp	r3, #4
 8005a68:	d122      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	d11b      	bne.n	8005ab0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f06f 0204 	mvn.w	r2, #4
 8005a80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2202      	movs	r2, #2
 8005a86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 f994 	bl	8005dc4 <HAL_TIM_IC_CaptureCallback>
 8005a9c:	e005      	b.n	8005aaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 f986 	bl	8005db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f997 	bl	8005dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	691b      	ldr	r3, [r3, #16]
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b08      	cmp	r3, #8
 8005abc:	d122      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b08      	cmp	r3, #8
 8005aca:	d11b      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f06f 0208 	mvn.w	r2, #8
 8005ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2204      	movs	r2, #4
 8005ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f000 f96a 	bl	8005dc4 <HAL_TIM_IC_CaptureCallback>
 8005af0:	e005      	b.n	8005afe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f95c 	bl	8005db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 f96d 	bl	8005dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f003 0310 	and.w	r3, r3, #16
 8005b0e:	2b10      	cmp	r3, #16
 8005b10:	d122      	bne.n	8005b58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	f003 0310 	and.w	r3, r3, #16
 8005b1c:	2b10      	cmp	r3, #16
 8005b1e:	d11b      	bne.n	8005b58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f06f 0210 	mvn.w	r2, #16
 8005b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2208      	movs	r2, #8
 8005b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69db      	ldr	r3, [r3, #28]
 8005b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f940 	bl	8005dc4 <HAL_TIM_IC_CaptureCallback>
 8005b44:	e005      	b.n	8005b52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f932 	bl	8005db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f000 f943 	bl	8005dd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f003 0301 	and.w	r3, r3, #1
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d10e      	bne.n	8005b84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d107      	bne.n	8005b84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0201 	mvn.w	r2, #1
 8005b7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7fc f886 	bl	8001c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b8e:	2b80      	cmp	r3, #128	; 0x80
 8005b90:	d10e      	bne.n	8005bb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b9c:	2b80      	cmp	r3, #128	; 0x80
 8005b9e:	d107      	bne.n	8005bb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 faf6 	bl	800619c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bbe:	d10e      	bne.n	8005bde <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bca:	2b80      	cmp	r3, #128	; 0x80
 8005bcc:	d107      	bne.n	8005bde <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 fae9 	bl	80061b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be8:	2b40      	cmp	r3, #64	; 0x40
 8005bea:	d10e      	bne.n	8005c0a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf6:	2b40      	cmp	r3, #64	; 0x40
 8005bf8:	d107      	bne.n	8005c0a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f8f1 	bl	8005dec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	f003 0320 	and.w	r3, r3, #32
 8005c14:	2b20      	cmp	r3, #32
 8005c16:	d10e      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f003 0320 	and.w	r3, r3, #32
 8005c22:	2b20      	cmp	r3, #32
 8005c24:	d107      	bne.n	8005c36 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f06f 0220 	mvn.w	r2, #32
 8005c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 faa9 	bl	8006188 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c36:	bf00      	nop
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}

08005c3e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c3e:	b580      	push	{r7, lr}
 8005c40:	b084      	sub	sp, #16
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
 8005c46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <HAL_TIM_ConfigClockSource+0x18>
 8005c52:	2302      	movs	r3, #2
 8005c54:	e0a8      	b.n	8005da8 <HAL_TIM_ConfigClockSource+0x16a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2202      	movs	r2, #2
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c74:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c78:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c80:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68fa      	ldr	r2, [r7, #12]
 8005c88:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b40      	cmp	r3, #64	; 0x40
 8005c90:	d067      	beq.n	8005d62 <HAL_TIM_ConfigClockSource+0x124>
 8005c92:	2b40      	cmp	r3, #64	; 0x40
 8005c94:	d80b      	bhi.n	8005cae <HAL_TIM_ConfigClockSource+0x70>
 8005c96:	2b10      	cmp	r3, #16
 8005c98:	d073      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0x144>
 8005c9a:	2b10      	cmp	r3, #16
 8005c9c:	d802      	bhi.n	8005ca4 <HAL_TIM_ConfigClockSource+0x66>
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d06f      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005ca2:	e078      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	d06c      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0x144>
 8005ca8:	2b30      	cmp	r3, #48	; 0x30
 8005caa:	d06a      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8005cac:	e073      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005cae:	2b70      	cmp	r3, #112	; 0x70
 8005cb0:	d00d      	beq.n	8005cce <HAL_TIM_ConfigClockSource+0x90>
 8005cb2:	2b70      	cmp	r3, #112	; 0x70
 8005cb4:	d804      	bhi.n	8005cc0 <HAL_TIM_ConfigClockSource+0x82>
 8005cb6:	2b50      	cmp	r3, #80	; 0x50
 8005cb8:	d033      	beq.n	8005d22 <HAL_TIM_ConfigClockSource+0xe4>
 8005cba:	2b60      	cmp	r3, #96	; 0x60
 8005cbc:	d041      	beq.n	8005d42 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8005cbe:	e06a      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005cc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cc4:	d066      	beq.n	8005d94 <HAL_TIM_ConfigClockSource+0x156>
 8005cc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cca:	d017      	beq.n	8005cfc <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8005ccc:	e063      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	6899      	ldr	r1, [r3, #8]
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	685a      	ldr	r2, [r3, #4]
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	f000 f9a7 	bl	8006030 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005cf0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	609a      	str	r2, [r3, #8]
      break;
 8005cfa:	e04c      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6818      	ldr	r0, [r3, #0]
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	6899      	ldr	r1, [r3, #8]
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685a      	ldr	r2, [r3, #4]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f000 f990 	bl	8006030 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689a      	ldr	r2, [r3, #8]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d1e:	609a      	str	r2, [r3, #8]
      break;
 8005d20:	e039      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6818      	ldr	r0, [r3, #0]
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	6859      	ldr	r1, [r3, #4]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	f000 f904 	bl	8005f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2150      	movs	r1, #80	; 0x50
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 f95d 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005d40:	e029      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6818      	ldr	r0, [r3, #0]
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	6859      	ldr	r1, [r3, #4]
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	f000 f923 	bl	8005f9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2160      	movs	r1, #96	; 0x60
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 f94d 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005d60:	e019      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6818      	ldr	r0, [r3, #0]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	6859      	ldr	r1, [r3, #4]
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	f000 f8e4 	bl	8005f3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2140      	movs	r1, #64	; 0x40
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 f93d 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005d80:	e009      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	4610      	mov	r0, r2
 8005d8e:	f000 f934 	bl	8005ffa <TIM_ITRx_SetConfig>
      break;
 8005d92:	e000      	b.n	8005d96 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8005d94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005de0:	bf00      	nop
 8005de2:	370c      	adds	r7, #12
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b083      	sub	sp, #12
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005df4:	bf00      	nop
 8005df6:	370c      	adds	r7, #12
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	4a42      	ldr	r2, [pc, #264]	; (8005f1c <TIM_Base_SetConfig+0x11c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d013      	beq.n	8005e40 <TIM_Base_SetConfig+0x40>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e1e:	d00f      	beq.n	8005e40 <TIM_Base_SetConfig+0x40>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a3f      	ldr	r2, [pc, #252]	; (8005f20 <TIM_Base_SetConfig+0x120>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d00b      	beq.n	8005e40 <TIM_Base_SetConfig+0x40>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a3e      	ldr	r2, [pc, #248]	; (8005f24 <TIM_Base_SetConfig+0x124>)
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d007      	beq.n	8005e40 <TIM_Base_SetConfig+0x40>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a3d      	ldr	r2, [pc, #244]	; (8005f28 <TIM_Base_SetConfig+0x128>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d003      	beq.n	8005e40 <TIM_Base_SetConfig+0x40>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a3c      	ldr	r2, [pc, #240]	; (8005f2c <TIM_Base_SetConfig+0x12c>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d108      	bne.n	8005e52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	4a31      	ldr	r2, [pc, #196]	; (8005f1c <TIM_Base_SetConfig+0x11c>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d01f      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e60:	d01b      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a2e      	ldr	r2, [pc, #184]	; (8005f20 <TIM_Base_SetConfig+0x120>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d017      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a2d      	ldr	r2, [pc, #180]	; (8005f24 <TIM_Base_SetConfig+0x124>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d013      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a2c      	ldr	r2, [pc, #176]	; (8005f28 <TIM_Base_SetConfig+0x128>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d00f      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a2c      	ldr	r2, [pc, #176]	; (8005f30 <TIM_Base_SetConfig+0x130>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d00b      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a2b      	ldr	r2, [pc, #172]	; (8005f34 <TIM_Base_SetConfig+0x134>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d007      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a2a      	ldr	r2, [pc, #168]	; (8005f38 <TIM_Base_SetConfig+0x138>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d003      	beq.n	8005e9a <TIM_Base_SetConfig+0x9a>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	4a25      	ldr	r2, [pc, #148]	; (8005f2c <TIM_Base_SetConfig+0x12c>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d108      	bne.n	8005eac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ea0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	68db      	ldr	r3, [r3, #12]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a12      	ldr	r2, [pc, #72]	; (8005f1c <TIM_Base_SetConfig+0x11c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d013      	beq.n	8005f00 <TIM_Base_SetConfig+0x100>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a13      	ldr	r2, [pc, #76]	; (8005f28 <TIM_Base_SetConfig+0x128>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00f      	beq.n	8005f00 <TIM_Base_SetConfig+0x100>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a13      	ldr	r2, [pc, #76]	; (8005f30 <TIM_Base_SetConfig+0x130>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d00b      	beq.n	8005f00 <TIM_Base_SetConfig+0x100>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a12      	ldr	r2, [pc, #72]	; (8005f34 <TIM_Base_SetConfig+0x134>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d007      	beq.n	8005f00 <TIM_Base_SetConfig+0x100>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a11      	ldr	r2, [pc, #68]	; (8005f38 <TIM_Base_SetConfig+0x138>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d003      	beq.n	8005f00 <TIM_Base_SetConfig+0x100>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a0c      	ldr	r2, [pc, #48]	; (8005f2c <TIM_Base_SetConfig+0x12c>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d103      	bne.n	8005f08 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	691a      	ldr	r2, [r3, #16]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	615a      	str	r2, [r3, #20]
}
 8005f0e:	bf00      	nop
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40012c00 	.word	0x40012c00
 8005f20:	40000400 	.word	0x40000400
 8005f24:	40000800 	.word	0x40000800
 8005f28:	40013400 	.word	0x40013400
 8005f2c:	40015000 	.word	0x40015000
 8005f30:	40014000 	.word	0x40014000
 8005f34:	40014400 	.word	0x40014400
 8005f38:	40014800 	.word	0x40014800

08005f3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6a1b      	ldr	r3, [r3, #32]
 8005f4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f023 0201 	bic.w	r2, r3, #1
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	011b      	lsls	r3, r3, #4
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f023 030a 	bic.w	r3, r3, #10
 8005f78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	697a      	ldr	r2, [r7, #20]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b087      	sub	sp, #28
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	60f8      	str	r0, [r7, #12]
 8005fa2:	60b9      	str	r1, [r7, #8]
 8005fa4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	f023 0210 	bic.w	r2, r3, #16
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	699b      	ldr	r3, [r3, #24]
 8005fb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005fc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	031b      	lsls	r3, r3, #12
 8005fca:	697a      	ldr	r2, [r7, #20]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005fd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	011b      	lsls	r3, r3, #4
 8005fdc:	693a      	ldr	r2, [r7, #16]
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	621a      	str	r2, [r3, #32]
}
 8005fee:	bf00      	nop
 8005ff0:	371c      	adds	r7, #28
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr

08005ffa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ffa:	b480      	push	{r7}
 8005ffc:	b085      	sub	sp, #20
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
 8006002:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006010:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	f043 0307 	orr.w	r3, r3, #7
 800601c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	609a      	str	r2, [r3, #8]
}
 8006024:	bf00      	nop
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006030:	b480      	push	{r7}
 8006032:	b087      	sub	sp, #28
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800604a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	021a      	lsls	r2, r3, #8
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	431a      	orrs	r2, r3
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	4313      	orrs	r3, r2
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	4313      	orrs	r3, r2
 800605c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	609a      	str	r2, [r3, #8]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006080:	2b01      	cmp	r3, #1
 8006082:	d101      	bne.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006084:	2302      	movs	r3, #2
 8006086:	e06d      	b.n	8006164 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2202      	movs	r2, #2
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a30      	ldr	r2, [pc, #192]	; (8006170 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d009      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a2f      	ldr	r2, [pc, #188]	; (8006174 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d004      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a2d      	ldr	r2, [pc, #180]	; (8006178 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d108      	bne.n	80060d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80060cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	68fa      	ldr	r2, [r7, #12]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	4313      	orrs	r3, r2
 80060e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a1e      	ldr	r2, [pc, #120]	; (8006170 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d01d      	beq.n	8006138 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006104:	d018      	beq.n	8006138 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1c      	ldr	r2, [pc, #112]	; (800617c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d013      	beq.n	8006138 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a1a      	ldr	r2, [pc, #104]	; (8006180 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d00e      	beq.n	8006138 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a15      	ldr	r2, [pc, #84]	; (8006174 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d009      	beq.n	8006138 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a16      	ldr	r2, [pc, #88]	; (8006184 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d004      	beq.n	8006138 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a11      	ldr	r2, [pc, #68]	; (8006178 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d10c      	bne.n	8006152 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800613e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	68ba      	ldr	r2, [r7, #8]
 8006146:	4313      	orrs	r3, r2
 8006148:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68ba      	ldr	r2, [r7, #8]
 8006150:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr
 8006170:	40012c00 	.word	0x40012c00
 8006174:	40013400 	.word	0x40013400
 8006178:	40015000 	.word	0x40015000
 800617c:	40000400 	.word	0x40000400
 8006180:	40000800 	.word	0x40000800
 8006184:	40014000 	.word	0x40014000

08006188 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061b8:	bf00      	nop
 80061ba:	370c      	adds	r7, #12
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e040      	b.n	8006258 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d106      	bne.n	80061ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7fb fe16 	bl	8001e18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2224      	movs	r2, #36	; 0x24
 80061f0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0201 	bic.w	r2, r2, #1
 8006200:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f8c0 	bl	8006388 <UART_SetConfig>
 8006208:	4603      	mov	r3, r0
 800620a:	2b01      	cmp	r3, #1
 800620c:	d101      	bne.n	8006212 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e022      	b.n	8006258 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006216:	2b00      	cmp	r3, #0
 8006218:	d002      	beq.n	8006220 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 face 	bl	80067bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	685a      	ldr	r2, [r3, #4]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800622e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800623e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fb55 	bl	8006900 <UART_CheckIdleState>
 8006256:	4603      	mov	r3, r0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b08a      	sub	sp, #40	; 0x28
 8006264:	af02      	add	r7, sp, #8
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	603b      	str	r3, [r7, #0]
 800626c:	4613      	mov	r3, r2
 800626e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006274:	2b20      	cmp	r3, #32
 8006276:	f040 8081 	bne.w	800637c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <HAL_UART_Transmit+0x26>
 8006280:	88fb      	ldrh	r3, [r7, #6]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d101      	bne.n	800628a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e079      	b.n	800637e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006290:	2b01      	cmp	r3, #1
 8006292:	d101      	bne.n	8006298 <HAL_UART_Transmit+0x38>
 8006294:	2302      	movs	r3, #2
 8006296:	e072      	b.n	800637e <HAL_UART_Transmit+0x11e>
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2221      	movs	r2, #33	; 0x21
 80062aa:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80062ac:	f7fb ff06 	bl	80020bc <HAL_GetTick>
 80062b0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	88fa      	ldrh	r2, [r7, #6]
 80062b6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	88fa      	ldrh	r2, [r7, #6]
 80062be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062ca:	d108      	bne.n	80062de <HAL_UART_Transmit+0x7e>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d104      	bne.n	80062de <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	61bb      	str	r3, [r7, #24]
 80062dc:	e003      	b.n	80062e6 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062e2:	2300      	movs	r3, #0
 80062e4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062e6:	e02d      	b.n	8006344 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2200      	movs	r2, #0
 80062f0:	2180      	movs	r1, #128	; 0x80
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 fb49 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 80062f8:	4603      	mov	r3, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d001      	beq.n	8006302 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e03d      	b.n	800637e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d10b      	bne.n	8006320 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	881a      	ldrh	r2, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006314:	b292      	uxth	r2, r2
 8006316:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	3302      	adds	r3, #2
 800631c:	61bb      	str	r3, [r7, #24]
 800631e:	e008      	b.n	8006332 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006320:	69fb      	ldr	r3, [r7, #28]
 8006322:	781a      	ldrb	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	b292      	uxth	r2, r2
 800632a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800632c:	69fb      	ldr	r3, [r7, #28]
 800632e:	3301      	adds	r3, #1
 8006330:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006338:	b29b      	uxth	r3, r3
 800633a:	3b01      	subs	r3, #1
 800633c:	b29a      	uxth	r2, r3
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800634a:	b29b      	uxth	r3, r3
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1cb      	bne.n	80062e8 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	9300      	str	r3, [sp, #0]
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	2200      	movs	r2, #0
 8006358:	2140      	movs	r1, #64	; 0x40
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 fb15 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e009      	b.n	800637e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2220      	movs	r2, #32
 800636e:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8006378:	2300      	movs	r3, #0
 800637a:	e000      	b.n	800637e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800637c:	2302      	movs	r3, #2
  }
}
 800637e:	4618      	mov	r0, r3
 8006380:	3720      	adds	r7, #32
 8006382:	46bd      	mov	sp, r7
 8006384:	bd80      	pop	{r7, pc}
	...

08006388 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b088      	sub	sp, #32
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006390:	2300      	movs	r3, #0
 8006392:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006394:	2300      	movs	r3, #0
 8006396:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689a      	ldr	r2, [r3, #8]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	431a      	orrs	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	431a      	orrs	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	4bac      	ldr	r3, [pc, #688]	; (8006668 <UART_SetConfig+0x2e0>)
 80063b8:	4013      	ands	r3, r2
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	6812      	ldr	r2, [r2, #0]
 80063be:	6939      	ldr	r1, [r7, #16]
 80063c0:	430b      	orrs	r3, r1
 80063c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	68da      	ldr	r2, [r3, #12]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	699b      	ldr	r3, [r3, #24]
 80063de:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a9a      	ldr	r2, [pc, #616]	; (800666c <UART_SetConfig+0x2e4>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d121      	bne.n	800644c <UART_SetConfig+0xc4>
 8006408:	4b99      	ldr	r3, [pc, #612]	; (8006670 <UART_SetConfig+0x2e8>)
 800640a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640c:	f003 0303 	and.w	r3, r3, #3
 8006410:	2b03      	cmp	r3, #3
 8006412:	d817      	bhi.n	8006444 <UART_SetConfig+0xbc>
 8006414:	a201      	add	r2, pc, #4	; (adr r2, 800641c <UART_SetConfig+0x94>)
 8006416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800641a:	bf00      	nop
 800641c:	0800642d 	.word	0x0800642d
 8006420:	08006439 	.word	0x08006439
 8006424:	0800643f 	.word	0x0800643f
 8006428:	08006433 	.word	0x08006433
 800642c:	2301      	movs	r3, #1
 800642e:	77fb      	strb	r3, [r7, #31]
 8006430:	e0b2      	b.n	8006598 <UART_SetConfig+0x210>
 8006432:	2302      	movs	r3, #2
 8006434:	77fb      	strb	r3, [r7, #31]
 8006436:	e0af      	b.n	8006598 <UART_SetConfig+0x210>
 8006438:	2304      	movs	r3, #4
 800643a:	77fb      	strb	r3, [r7, #31]
 800643c:	e0ac      	b.n	8006598 <UART_SetConfig+0x210>
 800643e:	2308      	movs	r3, #8
 8006440:	77fb      	strb	r3, [r7, #31]
 8006442:	e0a9      	b.n	8006598 <UART_SetConfig+0x210>
 8006444:	2310      	movs	r3, #16
 8006446:	77fb      	strb	r3, [r7, #31]
 8006448:	bf00      	nop
 800644a:	e0a5      	b.n	8006598 <UART_SetConfig+0x210>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a88      	ldr	r2, [pc, #544]	; (8006674 <UART_SetConfig+0x2ec>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d123      	bne.n	800649e <UART_SetConfig+0x116>
 8006456:	4b86      	ldr	r3, [pc, #536]	; (8006670 <UART_SetConfig+0x2e8>)
 8006458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800645a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800645e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006462:	d012      	beq.n	800648a <UART_SetConfig+0x102>
 8006464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006468:	d802      	bhi.n	8006470 <UART_SetConfig+0xe8>
 800646a:	2b00      	cmp	r3, #0
 800646c:	d007      	beq.n	800647e <UART_SetConfig+0xf6>
 800646e:	e012      	b.n	8006496 <UART_SetConfig+0x10e>
 8006470:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006474:	d00c      	beq.n	8006490 <UART_SetConfig+0x108>
 8006476:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800647a:	d003      	beq.n	8006484 <UART_SetConfig+0xfc>
 800647c:	e00b      	b.n	8006496 <UART_SetConfig+0x10e>
 800647e:	2300      	movs	r3, #0
 8006480:	77fb      	strb	r3, [r7, #31]
 8006482:	e089      	b.n	8006598 <UART_SetConfig+0x210>
 8006484:	2302      	movs	r3, #2
 8006486:	77fb      	strb	r3, [r7, #31]
 8006488:	e086      	b.n	8006598 <UART_SetConfig+0x210>
 800648a:	2304      	movs	r3, #4
 800648c:	77fb      	strb	r3, [r7, #31]
 800648e:	e083      	b.n	8006598 <UART_SetConfig+0x210>
 8006490:	2308      	movs	r3, #8
 8006492:	77fb      	strb	r3, [r7, #31]
 8006494:	e080      	b.n	8006598 <UART_SetConfig+0x210>
 8006496:	2310      	movs	r3, #16
 8006498:	77fb      	strb	r3, [r7, #31]
 800649a:	bf00      	nop
 800649c:	e07c      	b.n	8006598 <UART_SetConfig+0x210>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a75      	ldr	r2, [pc, #468]	; (8006678 <UART_SetConfig+0x2f0>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d123      	bne.n	80064f0 <UART_SetConfig+0x168>
 80064a8:	4b71      	ldr	r3, [pc, #452]	; (8006670 <UART_SetConfig+0x2e8>)
 80064aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ac:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80064b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064b4:	d012      	beq.n	80064dc <UART_SetConfig+0x154>
 80064b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80064ba:	d802      	bhi.n	80064c2 <UART_SetConfig+0x13a>
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d007      	beq.n	80064d0 <UART_SetConfig+0x148>
 80064c0:	e012      	b.n	80064e8 <UART_SetConfig+0x160>
 80064c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80064c6:	d00c      	beq.n	80064e2 <UART_SetConfig+0x15a>
 80064c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80064cc:	d003      	beq.n	80064d6 <UART_SetConfig+0x14e>
 80064ce:	e00b      	b.n	80064e8 <UART_SetConfig+0x160>
 80064d0:	2300      	movs	r3, #0
 80064d2:	77fb      	strb	r3, [r7, #31]
 80064d4:	e060      	b.n	8006598 <UART_SetConfig+0x210>
 80064d6:	2302      	movs	r3, #2
 80064d8:	77fb      	strb	r3, [r7, #31]
 80064da:	e05d      	b.n	8006598 <UART_SetConfig+0x210>
 80064dc:	2304      	movs	r3, #4
 80064de:	77fb      	strb	r3, [r7, #31]
 80064e0:	e05a      	b.n	8006598 <UART_SetConfig+0x210>
 80064e2:	2308      	movs	r3, #8
 80064e4:	77fb      	strb	r3, [r7, #31]
 80064e6:	e057      	b.n	8006598 <UART_SetConfig+0x210>
 80064e8:	2310      	movs	r3, #16
 80064ea:	77fb      	strb	r3, [r7, #31]
 80064ec:	bf00      	nop
 80064ee:	e053      	b.n	8006598 <UART_SetConfig+0x210>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a61      	ldr	r2, [pc, #388]	; (800667c <UART_SetConfig+0x2f4>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d123      	bne.n	8006542 <UART_SetConfig+0x1ba>
 80064fa:	4b5d      	ldr	r3, [pc, #372]	; (8006670 <UART_SetConfig+0x2e8>)
 80064fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8006502:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006506:	d012      	beq.n	800652e <UART_SetConfig+0x1a6>
 8006508:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800650c:	d802      	bhi.n	8006514 <UART_SetConfig+0x18c>
 800650e:	2b00      	cmp	r3, #0
 8006510:	d007      	beq.n	8006522 <UART_SetConfig+0x19a>
 8006512:	e012      	b.n	800653a <UART_SetConfig+0x1b2>
 8006514:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006518:	d00c      	beq.n	8006534 <UART_SetConfig+0x1ac>
 800651a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800651e:	d003      	beq.n	8006528 <UART_SetConfig+0x1a0>
 8006520:	e00b      	b.n	800653a <UART_SetConfig+0x1b2>
 8006522:	2300      	movs	r3, #0
 8006524:	77fb      	strb	r3, [r7, #31]
 8006526:	e037      	b.n	8006598 <UART_SetConfig+0x210>
 8006528:	2302      	movs	r3, #2
 800652a:	77fb      	strb	r3, [r7, #31]
 800652c:	e034      	b.n	8006598 <UART_SetConfig+0x210>
 800652e:	2304      	movs	r3, #4
 8006530:	77fb      	strb	r3, [r7, #31]
 8006532:	e031      	b.n	8006598 <UART_SetConfig+0x210>
 8006534:	2308      	movs	r3, #8
 8006536:	77fb      	strb	r3, [r7, #31]
 8006538:	e02e      	b.n	8006598 <UART_SetConfig+0x210>
 800653a:	2310      	movs	r3, #16
 800653c:	77fb      	strb	r3, [r7, #31]
 800653e:	bf00      	nop
 8006540:	e02a      	b.n	8006598 <UART_SetConfig+0x210>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a4e      	ldr	r2, [pc, #312]	; (8006680 <UART_SetConfig+0x2f8>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d123      	bne.n	8006594 <UART_SetConfig+0x20c>
 800654c:	4b48      	ldr	r3, [pc, #288]	; (8006670 <UART_SetConfig+0x2e8>)
 800654e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006550:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8006554:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006558:	d012      	beq.n	8006580 <UART_SetConfig+0x1f8>
 800655a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800655e:	d802      	bhi.n	8006566 <UART_SetConfig+0x1de>
 8006560:	2b00      	cmp	r3, #0
 8006562:	d007      	beq.n	8006574 <UART_SetConfig+0x1ec>
 8006564:	e012      	b.n	800658c <UART_SetConfig+0x204>
 8006566:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800656a:	d00c      	beq.n	8006586 <UART_SetConfig+0x1fe>
 800656c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006570:	d003      	beq.n	800657a <UART_SetConfig+0x1f2>
 8006572:	e00b      	b.n	800658c <UART_SetConfig+0x204>
 8006574:	2300      	movs	r3, #0
 8006576:	77fb      	strb	r3, [r7, #31]
 8006578:	e00e      	b.n	8006598 <UART_SetConfig+0x210>
 800657a:	2302      	movs	r3, #2
 800657c:	77fb      	strb	r3, [r7, #31]
 800657e:	e00b      	b.n	8006598 <UART_SetConfig+0x210>
 8006580:	2304      	movs	r3, #4
 8006582:	77fb      	strb	r3, [r7, #31]
 8006584:	e008      	b.n	8006598 <UART_SetConfig+0x210>
 8006586:	2308      	movs	r3, #8
 8006588:	77fb      	strb	r3, [r7, #31]
 800658a:	e005      	b.n	8006598 <UART_SetConfig+0x210>
 800658c:	2310      	movs	r3, #16
 800658e:	77fb      	strb	r3, [r7, #31]
 8006590:	bf00      	nop
 8006592:	e001      	b.n	8006598 <UART_SetConfig+0x210>
 8006594:	2310      	movs	r3, #16
 8006596:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	69db      	ldr	r3, [r3, #28]
 800659c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065a0:	f040 8090 	bne.w	80066c4 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 80065a4:	7ffb      	ldrb	r3, [r7, #31]
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	d86c      	bhi.n	8006684 <UART_SetConfig+0x2fc>
 80065aa:	a201      	add	r2, pc, #4	; (adr r2, 80065b0 <UART_SetConfig+0x228>)
 80065ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b0:	080065d5 	.word	0x080065d5
 80065b4:	080065f5 	.word	0x080065f5
 80065b8:	08006615 	.word	0x08006615
 80065bc:	08006685 	.word	0x08006685
 80065c0:	08006631 	.word	0x08006631
 80065c4:	08006685 	.word	0x08006685
 80065c8:	08006685 	.word	0x08006685
 80065cc:	08006685 	.word	0x08006685
 80065d0:	08006651 	.word	0x08006651
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065d4:	f7fe fb70 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 80065d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	005a      	lsls	r2, r3, #1
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	085b      	lsrs	r3, r3, #1
 80065e4:	441a      	add	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	61bb      	str	r3, [r7, #24]
        break;
 80065f2:	e04a      	b.n	800668a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065f4:	f7fe fb82 	bl	8004cfc <HAL_RCC_GetPCLK2Freq>
 80065f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	005a      	lsls	r2, r3, #1
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	085b      	lsrs	r3, r3, #1
 8006604:	441a      	add	r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	fbb2 f3f3 	udiv	r3, r2, r3
 800660e:	b29b      	uxth	r3, r3
 8006610:	61bb      	str	r3, [r7, #24]
        break;
 8006612:	e03a      	b.n	800668a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	085b      	lsrs	r3, r3, #1
 800661a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800661e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8006622:	687a      	ldr	r2, [r7, #4]
 8006624:	6852      	ldr	r2, [r2, #4]
 8006626:	fbb3 f3f2 	udiv	r3, r3, r2
 800662a:	b29b      	uxth	r3, r3
 800662c:	61bb      	str	r3, [r7, #24]
        break;
 800662e:	e02c      	b.n	800668a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006630:	f7fe facc 	bl	8004bcc <HAL_RCC_GetSysClockFreq>
 8006634:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	005a      	lsls	r2, r3, #1
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	085b      	lsrs	r3, r3, #1
 8006640:	441a      	add	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	fbb2 f3f3 	udiv	r3, r2, r3
 800664a:	b29b      	uxth	r3, r3
 800664c:	61bb      	str	r3, [r7, #24]
        break;
 800664e:	e01c      	b.n	800668a <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	085b      	lsrs	r3, r3, #1
 8006656:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006662:	b29b      	uxth	r3, r3
 8006664:	61bb      	str	r3, [r7, #24]
        break;
 8006666:	e010      	b.n	800668a <UART_SetConfig+0x302>
 8006668:	efff69f3 	.word	0xefff69f3
 800666c:	40013800 	.word	0x40013800
 8006670:	40021000 	.word	0x40021000
 8006674:	40004400 	.word	0x40004400
 8006678:	40004800 	.word	0x40004800
 800667c:	40004c00 	.word	0x40004c00
 8006680:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8006684:	2301      	movs	r3, #1
 8006686:	75fb      	strb	r3, [r7, #23]
        break;
 8006688:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	2b0f      	cmp	r3, #15
 800668e:	d916      	bls.n	80066be <UART_SetConfig+0x336>
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006696:	d212      	bcs.n	80066be <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	b29b      	uxth	r3, r3
 800669c:	f023 030f 	bic.w	r3, r3, #15
 80066a0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	085b      	lsrs	r3, r3, #1
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	f003 0307 	and.w	r3, r3, #7
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	897b      	ldrh	r3, [r7, #10]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	897a      	ldrh	r2, [r7, #10]
 80066ba:	60da      	str	r2, [r3, #12]
 80066bc:	e072      	b.n	80067a4 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	75fb      	strb	r3, [r7, #23]
 80066c2:	e06f      	b.n	80067a4 <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 80066c4:	7ffb      	ldrb	r3, [r7, #31]
 80066c6:	2b08      	cmp	r3, #8
 80066c8:	d85b      	bhi.n	8006782 <UART_SetConfig+0x3fa>
 80066ca:	a201      	add	r2, pc, #4	; (adr r2, 80066d0 <UART_SetConfig+0x348>)
 80066cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066d0:	080066f5 	.word	0x080066f5
 80066d4:	08006713 	.word	0x08006713
 80066d8:	08006731 	.word	0x08006731
 80066dc:	08006783 	.word	0x08006783
 80066e0:	0800674d 	.word	0x0800674d
 80066e4:	08006783 	.word	0x08006783
 80066e8:	08006783 	.word	0x08006783
 80066ec:	08006783 	.word	0x08006783
 80066f0:	0800676b 	.word	0x0800676b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066f4:	f7fe fae0 	bl	8004cb8 <HAL_RCC_GetPCLK1Freq>
 80066f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	085a      	lsrs	r2, r3, #1
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	441a      	add	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	fbb2 f3f3 	udiv	r3, r2, r3
 800670c:	b29b      	uxth	r3, r3
 800670e:	61bb      	str	r3, [r7, #24]
        break;
 8006710:	e03a      	b.n	8006788 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006712:	f7fe faf3 	bl	8004cfc <HAL_RCC_GetPCLK2Freq>
 8006716:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	085a      	lsrs	r2, r3, #1
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	441a      	add	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	fbb2 f3f3 	udiv	r3, r2, r3
 800672a:	b29b      	uxth	r3, r3
 800672c:	61bb      	str	r3, [r7, #24]
        break;
 800672e:	e02b      	b.n	8006788 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	085b      	lsrs	r3, r3, #1
 8006736:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800673a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6852      	ldr	r2, [r2, #4]
 8006742:	fbb3 f3f2 	udiv	r3, r3, r2
 8006746:	b29b      	uxth	r3, r3
 8006748:	61bb      	str	r3, [r7, #24]
        break;
 800674a:	e01d      	b.n	8006788 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800674c:	f7fe fa3e 	bl	8004bcc <HAL_RCC_GetSysClockFreq>
 8006750:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	085a      	lsrs	r2, r3, #1
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	441a      	add	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	fbb2 f3f3 	udiv	r3, r2, r3
 8006764:	b29b      	uxth	r3, r3
 8006766:	61bb      	str	r3, [r7, #24]
        break;
 8006768:	e00e      	b.n	8006788 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	085b      	lsrs	r3, r3, #1
 8006770:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	fbb2 f3f3 	udiv	r3, r2, r3
 800677c:	b29b      	uxth	r3, r3
 800677e:	61bb      	str	r3, [r7, #24]
        break;
 8006780:	e002      	b.n	8006788 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	75fb      	strb	r3, [r7, #23]
        break;
 8006786:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	2b0f      	cmp	r3, #15
 800678c:	d908      	bls.n	80067a0 <UART_SetConfig+0x418>
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006794:	d204      	bcs.n	80067a0 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	69ba      	ldr	r2, [r7, #24]
 800679c:	60da      	str	r2, [r3, #12]
 800679e:	e001      	b.n	80067a4 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80067b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067b2:	4618      	mov	r0, r3
 80067b4:	3720      	adds	r7, #32
 80067b6:	46bd      	mov	sp, r7
 80067b8:	bd80      	pop	{r7, pc}
 80067ba:	bf00      	nop

080067bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c8:	f003 0301 	and.w	r3, r3, #1
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00a      	beq.n	80067e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00a      	beq.n	8006808 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	430a      	orrs	r2, r1
 8006806:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680c:	f003 0304 	and.w	r3, r3, #4
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00a      	beq.n	800682a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682e:	f003 0308 	and.w	r3, r3, #8
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00a      	beq.n	800684c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	430a      	orrs	r2, r1
 800684a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006850:	f003 0310 	and.w	r3, r3, #16
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00a      	beq.n	800686e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	430a      	orrs	r2, r1
 800686c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	f003 0320 	and.w	r3, r3, #32
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00a      	beq.n	8006890 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	430a      	orrs	r2, r1
 800688e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01a      	beq.n	80068d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	430a      	orrs	r2, r1
 80068b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80068ba:	d10a      	bne.n	80068d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00a      	beq.n	80068f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	605a      	str	r2, [r3, #4]
  }
}
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af02      	add	r7, sp, #8
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800690e:	f7fb fbd5 	bl	80020bc <HAL_GetTick>
 8006912:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0308 	and.w	r3, r3, #8
 800691e:	2b08      	cmp	r3, #8
 8006920:	d10e      	bne.n	8006940 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006922:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2200      	movs	r2, #0
 800692c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f000 f82a 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d001      	beq.n	8006940 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800693c:	2303      	movs	r3, #3
 800693e:	e020      	b.n	8006982 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0304 	and.w	r3, r3, #4
 800694a:	2b04      	cmp	r3, #4
 800694c:	d10e      	bne.n	800696c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800694e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006952:	9300      	str	r3, [sp, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 f814 	bl	800698a <UART_WaitOnFlagUntilTimeout>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e00a      	b.n	8006982 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2220      	movs	r2, #32
 8006970:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b084      	sub	sp, #16
 800698e:	af00      	add	r7, sp, #0
 8006990:	60f8      	str	r0, [r7, #12]
 8006992:	60b9      	str	r1, [r7, #8]
 8006994:	603b      	str	r3, [r7, #0]
 8006996:	4613      	mov	r3, r2
 8006998:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800699a:	e05d      	b.n	8006a58 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a2:	d059      	beq.n	8006a58 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069a4:	f7fb fb8a 	bl	80020bc <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	69ba      	ldr	r2, [r7, #24]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d302      	bcc.n	80069ba <UART_WaitOnFlagUntilTimeout+0x30>
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d11b      	bne.n	80069f2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80069c8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f022 0201 	bic.w	r2, r2, #1
 80069d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2220      	movs	r2, #32
 80069de:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2220      	movs	r2, #32
 80069e4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e042      	b.n	8006a78 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0304 	and.w	r3, r3, #4
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d02b      	beq.n	8006a58 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a0e:	d123      	bne.n	8006a58 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a18:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a28:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0201 	bic.w	r2, r2, #1
 8006a38:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2220      	movs	r2, #32
 8006a44:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8006a54:	2303      	movs	r3, #3
 8006a56:	e00f      	b.n	8006a78 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	69da      	ldr	r2, [r3, #28]
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	4013      	ands	r3, r2
 8006a62:	68ba      	ldr	r2, [r7, #8]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	bf0c      	ite	eq
 8006a68:	2301      	moveq	r3, #1
 8006a6a:	2300      	movne	r3, #0
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	461a      	mov	r2, r3
 8006a70:	79fb      	ldrb	r3, [r7, #7]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d092      	beq.n	800699c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a86:	f3ef 8305 	mrs	r3, IPSR
 8006a8a:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a8c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10f      	bne.n	8006ab2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a92:	f3ef 8310 	mrs	r3, PRIMASK
 8006a96:	607b      	str	r3, [r7, #4]
  return(result);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d109      	bne.n	8006ab2 <osKernelInitialize+0x32>
 8006a9e:	4b11      	ldr	r3, [pc, #68]	; (8006ae4 <osKernelInitialize+0x64>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d109      	bne.n	8006aba <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006aa6:	f3ef 8311 	mrs	r3, BASEPRI
 8006aaa:	603b      	str	r3, [r7, #0]
  return(result);
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d003      	beq.n	8006aba <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006ab2:	f06f 0305 	mvn.w	r3, #5
 8006ab6:	60fb      	str	r3, [r7, #12]
 8006ab8:	e00c      	b.n	8006ad4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006aba:	4b0a      	ldr	r3, [pc, #40]	; (8006ae4 <osKernelInitialize+0x64>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d105      	bne.n	8006ace <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8006ac2:	4b08      	ldr	r3, [pc, #32]	; (8006ae4 <osKernelInitialize+0x64>)
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	60fb      	str	r3, [r7, #12]
 8006acc:	e002      	b.n	8006ad4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006ace:	f04f 33ff 	mov.w	r3, #4294967295
 8006ad2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	2000028c 	.word	0x2000028c

08006ae8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006aee:	f3ef 8305 	mrs	r3, IPSR
 8006af2:	60bb      	str	r3, [r7, #8]
  return(result);
 8006af4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10f      	bne.n	8006b1a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006afa:	f3ef 8310 	mrs	r3, PRIMASK
 8006afe:	607b      	str	r3, [r7, #4]
  return(result);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d109      	bne.n	8006b1a <osKernelStart+0x32>
 8006b06:	4b11      	ldr	r3, [pc, #68]	; (8006b4c <osKernelStart+0x64>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d109      	bne.n	8006b22 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b0e:	f3ef 8311 	mrs	r3, BASEPRI
 8006b12:	603b      	str	r3, [r7, #0]
  return(result);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d003      	beq.n	8006b22 <osKernelStart+0x3a>
    stat = osErrorISR;
 8006b1a:	f06f 0305 	mvn.w	r3, #5
 8006b1e:	60fb      	str	r3, [r7, #12]
 8006b20:	e00e      	b.n	8006b40 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8006b22:	4b0a      	ldr	r3, [pc, #40]	; (8006b4c <osKernelStart+0x64>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d107      	bne.n	8006b3a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8006b2a:	4b08      	ldr	r3, [pc, #32]	; (8006b4c <osKernelStart+0x64>)
 8006b2c:	2202      	movs	r2, #2
 8006b2e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8006b30:	f001 f882 	bl	8007c38 <vTaskStartScheduler>
      stat = osOK;
 8006b34:	2300      	movs	r3, #0
 8006b36:	60fb      	str	r3, [r7, #12]
 8006b38:	e002      	b.n	8006b40 <osKernelStart+0x58>
    } else {
      stat = osError;
 8006b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b3e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006b40:	68fb      	ldr	r3, [r7, #12]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3710      	adds	r7, #16
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	2000028c 	.word	0x2000028c

08006b50 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b092      	sub	sp, #72	; 0x48
 8006b54:	af04      	add	r7, sp, #16
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b60:	f3ef 8305 	mrs	r3, IPSR
 8006b64:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f040 8094 	bne.w	8006c96 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b6e:	f3ef 8310 	mrs	r3, PRIMASK
 8006b72:	623b      	str	r3, [r7, #32]
  return(result);
 8006b74:	6a3b      	ldr	r3, [r7, #32]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	f040 808d 	bne.w	8006c96 <osThreadNew+0x146>
 8006b7c:	4b48      	ldr	r3, [pc, #288]	; (8006ca0 <osThreadNew+0x150>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b02      	cmp	r3, #2
 8006b82:	d106      	bne.n	8006b92 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b84:	f3ef 8311 	mrs	r3, BASEPRI
 8006b88:	61fb      	str	r3, [r7, #28]
  return(result);
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f040 8082 	bne.w	8006c96 <osThreadNew+0x146>
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d07e      	beq.n	8006c96 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8006b98:	2380      	movs	r3, #128	; 0x80
 8006b9a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8006b9c:	2318      	movs	r3, #24
 8006b9e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8006ba4:	f107 031b 	add.w	r3, r7, #27
 8006ba8:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8006baa:	f04f 33ff 	mov.w	r3, #4294967295
 8006bae:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d045      	beq.n	8006c42 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <osThreadNew+0x74>
        name = attr->name;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d008      	beq.n	8006bea <osThreadNew+0x9a>
 8006bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bda:	2b38      	cmp	r3, #56	; 0x38
 8006bdc:	d805      	bhi.n	8006bea <osThreadNew+0x9a>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <osThreadNew+0x9e>
        return (NULL);
 8006bea:	2300      	movs	r3, #0
 8006bec:	e054      	b.n	8006c98 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	695b      	ldr	r3, [r3, #20]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d003      	beq.n	8006bfe <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	089b      	lsrs	r3, r3, #2
 8006bfc:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00e      	beq.n	8006c24 <osThreadNew+0xd4>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	2b5b      	cmp	r3, #91	; 0x5b
 8006c0c:	d90a      	bls.n	8006c24 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d006      	beq.n	8006c24 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d002      	beq.n	8006c24 <osThreadNew+0xd4>
        mem = 1;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c22:	e010      	b.n	8006c46 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d10c      	bne.n	8006c46 <osThreadNew+0xf6>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d108      	bne.n	8006c46 <osThreadNew+0xf6>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d104      	bne.n	8006c46 <osThreadNew+0xf6>
          mem = 0;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c40:	e001      	b.n	8006c46 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8006c42:	2300      	movs	r3, #0
 8006c44:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8006c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d110      	bne.n	8006c6e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c54:	9202      	str	r2, [sp, #8]
 8006c56:	9301      	str	r3, [sp, #4]
 8006c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c5a:	9300      	str	r3, [sp, #0]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c60:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f000 fdda 	bl	800781c <xTaskCreateStatic>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	617b      	str	r3, [r7, #20]
 8006c6c:	e013      	b.n	8006c96 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8006c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d110      	bne.n	8006c96 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	f107 0314 	add.w	r3, r7, #20
 8006c7c:	9301      	str	r3, [sp, #4]
 8006c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006c86:	68f8      	ldr	r0, [r7, #12]
 8006c88:	f000 fe21 	bl	80078ce <xTaskCreate>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d001      	beq.n	8006c96 <osThreadNew+0x146>
          hTask = NULL;
 8006c92:	2300      	movs	r3, #0
 8006c94:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006c96:	697b      	ldr	r3, [r7, #20]
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3738      	adds	r7, #56	; 0x38
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}
 8006ca0:	2000028c 	.word	0x2000028c

08006ca4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	60b9      	str	r1, [r7, #8]
 8006cae:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	4a07      	ldr	r2, [pc, #28]	; (8006cd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8006cb4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	4a06      	ldr	r2, [pc, #24]	; (8006cd4 <vApplicationGetIdleTaskMemory+0x30>)
 8006cba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2280      	movs	r2, #128	; 0x80
 8006cc0:	601a      	str	r2, [r3, #0]
}
 8006cc2:	bf00      	nop
 8006cc4:	3714      	adds	r7, #20
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	20000290 	.word	0x20000290
 8006cd4:	200002ec 	.word	0x200002ec

08006cd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	4a07      	ldr	r2, [pc, #28]	; (8006d04 <vApplicationGetTimerTaskMemory+0x2c>)
 8006ce8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	4a06      	ldr	r2, [pc, #24]	; (8006d08 <vApplicationGetTimerTaskMemory+0x30>)
 8006cee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006cf6:	601a      	str	r2, [r3, #0]
}
 8006cf8:	bf00      	nop
 8006cfa:	3714      	adds	r7, #20
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr
 8006d04:	200004ec 	.word	0x200004ec
 8006d08:	20000548 	.word	0x20000548

08006d0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f103 0208 	add.w	r2, r3, #8
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f04f 32ff 	mov.w	r2, #4294967295
 8006d24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f103 0208 	add.w	r2, r3, #8
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f103 0208 	add.w	r2, r3, #8
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d5a:	bf00      	nop
 8006d5c:	370c      	adds	r7, #12
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d66:	b480      	push	{r7}
 8006d68:	b085      	sub	sp, #20
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
 8006d6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	68fa      	ldr	r2, [r7, #12]
 8006d7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	683a      	ldr	r2, [r7, #0]
 8006d8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	1c5a      	adds	r2, r3, #1
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	601a      	str	r2, [r3, #0]
}
 8006da2:	bf00      	nop
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr

08006dae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006dae:	b480      	push	{r7}
 8006db0:	b085      	sub	sp, #20
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
 8006db6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc4:	d103      	bne.n	8006dce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	60fb      	str	r3, [r7, #12]
 8006dcc:	e00c      	b.n	8006de8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	3308      	adds	r3, #8
 8006dd2:	60fb      	str	r3, [r7, #12]
 8006dd4:	e002      	b.n	8006ddc <vListInsert+0x2e>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	60fb      	str	r3, [r7, #12]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68ba      	ldr	r2, [r7, #8]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d2f6      	bcs.n	8006dd6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	685a      	ldr	r2, [r3, #4]
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	68fa      	ldr	r2, [r7, #12]
 8006dfc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	683a      	ldr	r2, [r7, #0]
 8006e02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	687a      	ldr	r2, [r7, #4]
 8006e08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	1c5a      	adds	r2, r3, #1
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	601a      	str	r2, [r3, #0]
}
 8006e14:	bf00      	nop
 8006e16:	3714      	adds	r7, #20
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr

08006e20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	6892      	ldr	r2, [r2, #8]
 8006e36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	6852      	ldr	r2, [r2, #4]
 8006e40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	685b      	ldr	r3, [r3, #4]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d103      	bne.n	8006e54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689a      	ldr	r2, [r3, #8]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	1e5a      	subs	r2, r3, #1
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3714      	adds	r7, #20
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d109      	bne.n	8006e9c <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e8c:	f383 8811 	msr	BASEPRI, r3
 8006e90:	f3bf 8f6f 	isb	sy
 8006e94:	f3bf 8f4f 	dsb	sy
 8006e98:	60bb      	str	r3, [r7, #8]
 8006e9a:	e7fe      	b.n	8006e9a <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006e9c:	f002 f81e 	bl	8008edc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ea8:	68f9      	ldr	r1, [r7, #12]
 8006eaa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006eac:	fb01 f303 	mul.w	r3, r1, r3
 8006eb0:	441a      	add	r2, r3
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	68f9      	ldr	r1, [r7, #12]
 8006ed0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006ed2:	fb01 f303 	mul.w	r3, r1, r3
 8006ed6:	441a      	add	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	22ff      	movs	r2, #255	; 0xff
 8006ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	22ff      	movs	r2, #255	; 0xff
 8006ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d114      	bne.n	8006f1c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d01a      	beq.n	8006f30 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	3310      	adds	r3, #16
 8006efe:	4618      	mov	r0, r3
 8006f00:	f001 f920 	bl	8008144 <xTaskRemoveFromEventList>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d012      	beq.n	8006f30 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f0a:	4b0d      	ldr	r3, [pc, #52]	; (8006f40 <xQueueGenericReset+0xcc>)
 8006f0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f10:	601a      	str	r2, [r3, #0]
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	e009      	b.n	8006f30 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	3310      	adds	r3, #16
 8006f20:	4618      	mov	r0, r3
 8006f22:	f7ff fef3 	bl	8006d0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	3324      	adds	r3, #36	; 0x24
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f7ff feee 	bl	8006d0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f30:	f002 f802 	bl	8008f38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f34:	2301      	movs	r3, #1
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	e000ed04 	.word	0xe000ed04

08006f44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b08e      	sub	sp, #56	; 0x38
 8006f48:	af02      	add	r7, sp, #8
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
 8006f50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d109      	bne.n	8006f6c <xQueueGenericCreateStatic+0x28>
 8006f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f5c:	f383 8811 	msr	BASEPRI, r3
 8006f60:	f3bf 8f6f 	isb	sy
 8006f64:	f3bf 8f4f 	dsb	sy
 8006f68:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f6a:	e7fe      	b.n	8006f6a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d109      	bne.n	8006f86 <xQueueGenericCreateStatic+0x42>
 8006f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f76:	f383 8811 	msr	BASEPRI, r3
 8006f7a:	f3bf 8f6f 	isb	sy
 8006f7e:	f3bf 8f4f 	dsb	sy
 8006f82:	627b      	str	r3, [r7, #36]	; 0x24
 8006f84:	e7fe      	b.n	8006f84 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d002      	beq.n	8006f92 <xQueueGenericCreateStatic+0x4e>
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d001      	beq.n	8006f96 <xQueueGenericCreateStatic+0x52>
 8006f92:	2301      	movs	r3, #1
 8006f94:	e000      	b.n	8006f98 <xQueueGenericCreateStatic+0x54>
 8006f96:	2300      	movs	r3, #0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d109      	bne.n	8006fb0 <xQueueGenericCreateStatic+0x6c>
 8006f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa0:	f383 8811 	msr	BASEPRI, r3
 8006fa4:	f3bf 8f6f 	isb	sy
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	623b      	str	r3, [r7, #32]
 8006fae:	e7fe      	b.n	8006fae <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d102      	bne.n	8006fbc <xQueueGenericCreateStatic+0x78>
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d101      	bne.n	8006fc0 <xQueueGenericCreateStatic+0x7c>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <xQueueGenericCreateStatic+0x7e>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d109      	bne.n	8006fda <xQueueGenericCreateStatic+0x96>
 8006fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fca:	f383 8811 	msr	BASEPRI, r3
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	61fb      	str	r3, [r7, #28]
 8006fd8:	e7fe      	b.n	8006fd8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006fda:	2350      	movs	r3, #80	; 0x50
 8006fdc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2b50      	cmp	r3, #80	; 0x50
 8006fe2:	d009      	beq.n	8006ff8 <xQueueGenericCreateStatic+0xb4>
 8006fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	61bb      	str	r3, [r7, #24]
 8006ff6:	e7fe      	b.n	8006ff6 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00d      	beq.n	800701e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007004:	2201      	movs	r2, #1
 8007006:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800700a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800700e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007010:	9300      	str	r3, [sp, #0]
 8007012:	4613      	mov	r3, r2
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	68b9      	ldr	r1, [r7, #8]
 8007018:	68f8      	ldr	r0, [r7, #12]
 800701a:	f000 f805 	bl	8007028 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800701e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007020:	4618      	mov	r0, r3
 8007022:	3730      	adds	r7, #48	; 0x30
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
 8007034:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d103      	bne.n	8007044 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800703c:	69bb      	ldr	r3, [r7, #24]
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	e002      	b.n	800704a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007044:	69bb      	ldr	r3, [r7, #24]
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007050:	69bb      	ldr	r3, [r7, #24]
 8007052:	68ba      	ldr	r2, [r7, #8]
 8007054:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007056:	2101      	movs	r1, #1
 8007058:	69b8      	ldr	r0, [r7, #24]
 800705a:	f7ff ff0b 	bl	8006e74 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	78fa      	ldrb	r2, [r7, #3]
 8007062:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007066:	bf00      	nop
 8007068:	3710      	adds	r7, #16
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
	...

08007070 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b08e      	sub	sp, #56	; 0x38
 8007074:	af00      	add	r7, sp, #0
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	60b9      	str	r1, [r7, #8]
 800707a:	607a      	str	r2, [r7, #4]
 800707c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800707e:	2300      	movs	r3, #0
 8007080:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007088:	2b00      	cmp	r3, #0
 800708a:	d109      	bne.n	80070a0 <xQueueGenericSend+0x30>
 800708c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007090:	f383 8811 	msr	BASEPRI, r3
 8007094:	f3bf 8f6f 	isb	sy
 8007098:	f3bf 8f4f 	dsb	sy
 800709c:	62bb      	str	r3, [r7, #40]	; 0x28
 800709e:	e7fe      	b.n	800709e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d103      	bne.n	80070ae <xQueueGenericSend+0x3e>
 80070a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <xQueueGenericSend+0x42>
 80070ae:	2301      	movs	r3, #1
 80070b0:	e000      	b.n	80070b4 <xQueueGenericSend+0x44>
 80070b2:	2300      	movs	r3, #0
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d109      	bne.n	80070cc <xQueueGenericSend+0x5c>
 80070b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070bc:	f383 8811 	msr	BASEPRI, r3
 80070c0:	f3bf 8f6f 	isb	sy
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ca:	e7fe      	b.n	80070ca <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d103      	bne.n	80070da <xQueueGenericSend+0x6a>
 80070d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d101      	bne.n	80070de <xQueueGenericSend+0x6e>
 80070da:	2301      	movs	r3, #1
 80070dc:	e000      	b.n	80070e0 <xQueueGenericSend+0x70>
 80070de:	2300      	movs	r3, #0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d109      	bne.n	80070f8 <xQueueGenericSend+0x88>
 80070e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e8:	f383 8811 	msr	BASEPRI, r3
 80070ec:	f3bf 8f6f 	isb	sy
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	623b      	str	r3, [r7, #32]
 80070f6:	e7fe      	b.n	80070f6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070f8:	f001 f9e0 	bl	80084bc <xTaskGetSchedulerState>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d102      	bne.n	8007108 <xQueueGenericSend+0x98>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d101      	bne.n	800710c <xQueueGenericSend+0x9c>
 8007108:	2301      	movs	r3, #1
 800710a:	e000      	b.n	800710e <xQueueGenericSend+0x9e>
 800710c:	2300      	movs	r3, #0
 800710e:	2b00      	cmp	r3, #0
 8007110:	d109      	bne.n	8007126 <xQueueGenericSend+0xb6>
 8007112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007116:	f383 8811 	msr	BASEPRI, r3
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	61fb      	str	r3, [r7, #28]
 8007124:	e7fe      	b.n	8007124 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007126:	f001 fed9 	bl	8008edc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800712a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800712e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007132:	429a      	cmp	r2, r3
 8007134:	d302      	bcc.n	800713c <xQueueGenericSend+0xcc>
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	2b02      	cmp	r3, #2
 800713a:	d129      	bne.n	8007190 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800713c:	683a      	ldr	r2, [r7, #0]
 800713e:	68b9      	ldr	r1, [r7, #8]
 8007140:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007142:	f000 f9ff 	bl	8007544 <prvCopyDataToQueue>
 8007146:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800714a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800714c:	2b00      	cmp	r3, #0
 800714e:	d010      	beq.n	8007172 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007152:	3324      	adds	r3, #36	; 0x24
 8007154:	4618      	mov	r0, r3
 8007156:	f000 fff5 	bl	8008144 <xTaskRemoveFromEventList>
 800715a:	4603      	mov	r3, r0
 800715c:	2b00      	cmp	r3, #0
 800715e:	d013      	beq.n	8007188 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007160:	4b3f      	ldr	r3, [pc, #252]	; (8007260 <xQueueGenericSend+0x1f0>)
 8007162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007166:	601a      	str	r2, [r3, #0]
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	f3bf 8f6f 	isb	sy
 8007170:	e00a      	b.n	8007188 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007174:	2b00      	cmp	r3, #0
 8007176:	d007      	beq.n	8007188 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007178:	4b39      	ldr	r3, [pc, #228]	; (8007260 <xQueueGenericSend+0x1f0>)
 800717a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007188:	f001 fed6 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 800718c:	2301      	movs	r3, #1
 800718e:	e063      	b.n	8007258 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d103      	bne.n	800719e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007196:	f001 fecf 	bl	8008f38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800719a:	2300      	movs	r3, #0
 800719c:	e05c      	b.n	8007258 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800719e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d106      	bne.n	80071b2 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071a4:	f107 0314 	add.w	r3, r7, #20
 80071a8:	4618      	mov	r0, r3
 80071aa:	f001 f82d 	bl	8008208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071ae:	2301      	movs	r3, #1
 80071b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071b2:	f001 fec1 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071b6:	f000 fda3 	bl	8007d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071ba:	f001 fe8f 	bl	8008edc <vPortEnterCritical>
 80071be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071c4:	b25b      	sxtb	r3, r3
 80071c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ca:	d103      	bne.n	80071d4 <xQueueGenericSend+0x164>
 80071cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071da:	b25b      	sxtb	r3, r3
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d103      	bne.n	80071ea <xQueueGenericSend+0x17a>
 80071e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e4:	2200      	movs	r2, #0
 80071e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071ea:	f001 fea5 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071ee:	1d3a      	adds	r2, r7, #4
 80071f0:	f107 0314 	add.w	r3, r7, #20
 80071f4:	4611      	mov	r1, r2
 80071f6:	4618      	mov	r0, r3
 80071f8:	f001 f81c 	bl	8008234 <xTaskCheckForTimeOut>
 80071fc:	4603      	mov	r3, r0
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d124      	bne.n	800724c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007202:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007204:	f000 fa96 	bl	8007734 <prvIsQueueFull>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d018      	beq.n	8007240 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800720e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007210:	3310      	adds	r3, #16
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	4611      	mov	r1, r2
 8007216:	4618      	mov	r0, r3
 8007218:	f000 ff46 	bl	80080a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800721c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800721e:	f000 fa21 	bl	8007664 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007222:	f000 fd7b 	bl	8007d1c <xTaskResumeAll>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	f47f af7c 	bne.w	8007126 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800722e:	4b0c      	ldr	r3, [pc, #48]	; (8007260 <xQueueGenericSend+0x1f0>)
 8007230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007234:	601a      	str	r2, [r3, #0]
 8007236:	f3bf 8f4f 	dsb	sy
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	e772      	b.n	8007126 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007242:	f000 fa0f 	bl	8007664 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007246:	f000 fd69 	bl	8007d1c <xTaskResumeAll>
 800724a:	e76c      	b.n	8007126 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800724c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800724e:	f000 fa09 	bl	8007664 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007252:	f000 fd63 	bl	8007d1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007256:	2300      	movs	r3, #0
		}
	}
}
 8007258:	4618      	mov	r0, r3
 800725a:	3738      	adds	r7, #56	; 0x38
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	e000ed04 	.word	0xe000ed04

08007264 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b08e      	sub	sp, #56	; 0x38
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
 8007270:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007278:	2b00      	cmp	r3, #0
 800727a:	d109      	bne.n	8007290 <xQueueGenericSendFromISR+0x2c>
 800727c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	627b      	str	r3, [r7, #36]	; 0x24
 800728e:	e7fe      	b.n	800728e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d103      	bne.n	800729e <xQueueGenericSendFromISR+0x3a>
 8007296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800729a:	2b00      	cmp	r3, #0
 800729c:	d101      	bne.n	80072a2 <xQueueGenericSendFromISR+0x3e>
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <xQueueGenericSendFromISR+0x40>
 80072a2:	2300      	movs	r3, #0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d109      	bne.n	80072bc <xQueueGenericSendFromISR+0x58>
 80072a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ac:	f383 8811 	msr	BASEPRI, r3
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	f3bf 8f4f 	dsb	sy
 80072b8:	623b      	str	r3, [r7, #32]
 80072ba:	e7fe      	b.n	80072ba <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	2b02      	cmp	r3, #2
 80072c0:	d103      	bne.n	80072ca <xQueueGenericSendFromISR+0x66>
 80072c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d101      	bne.n	80072ce <xQueueGenericSendFromISR+0x6a>
 80072ca:	2301      	movs	r3, #1
 80072cc:	e000      	b.n	80072d0 <xQueueGenericSendFromISR+0x6c>
 80072ce:	2300      	movs	r3, #0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d109      	bne.n	80072e8 <xQueueGenericSendFromISR+0x84>
 80072d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d8:	f383 8811 	msr	BASEPRI, r3
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f3bf 8f4f 	dsb	sy
 80072e4:	61fb      	str	r3, [r7, #28]
 80072e6:	e7fe      	b.n	80072e6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072e8:	f001 fed4 	bl	8009094 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80072ec:	f3ef 8211 	mrs	r2, BASEPRI
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	61ba      	str	r2, [r7, #24]
 8007302:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007304:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007306:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800730c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007310:	429a      	cmp	r2, r3
 8007312:	d302      	bcc.n	800731a <xQueueGenericSendFromISR+0xb6>
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	2b02      	cmp	r3, #2
 8007318:	d12c      	bne.n	8007374 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800731a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007320:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007324:	683a      	ldr	r2, [r7, #0]
 8007326:	68b9      	ldr	r1, [r7, #8]
 8007328:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800732a:	f000 f90b 	bl	8007544 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800732e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007336:	d112      	bne.n	800735e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733c:	2b00      	cmp	r3, #0
 800733e:	d016      	beq.n	800736e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007342:	3324      	adds	r3, #36	; 0x24
 8007344:	4618      	mov	r0, r3
 8007346:	f000 fefd 	bl	8008144 <xTaskRemoveFromEventList>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00e      	beq.n	800736e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00b      	beq.n	800736e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2201      	movs	r2, #1
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	e007      	b.n	800736e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800735e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007362:	3301      	adds	r3, #1
 8007364:	b2db      	uxtb	r3, r3
 8007366:	b25a      	sxtb	r2, r3
 8007368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800736e:	2301      	movs	r3, #1
 8007370:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007372:	e001      	b.n	8007378 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007374:	2300      	movs	r3, #0
 8007376:	637b      	str	r3, [r7, #52]	; 0x34
 8007378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007384:	4618      	mov	r0, r3
 8007386:	3738      	adds	r7, #56	; 0x38
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b08c      	sub	sp, #48	; 0x30
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007398:	2300      	movs	r3, #0
 800739a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80073a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d109      	bne.n	80073ba <xQueueReceive+0x2e>
	__asm volatile
 80073a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073aa:	f383 8811 	msr	BASEPRI, r3
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f3bf 8f4f 	dsb	sy
 80073b6:	623b      	str	r3, [r7, #32]
 80073b8:	e7fe      	b.n	80073b8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d103      	bne.n	80073c8 <xQueueReceive+0x3c>
 80073c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d101      	bne.n	80073cc <xQueueReceive+0x40>
 80073c8:	2301      	movs	r3, #1
 80073ca:	e000      	b.n	80073ce <xQueueReceive+0x42>
 80073cc:	2300      	movs	r3, #0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d109      	bne.n	80073e6 <xQueueReceive+0x5a>
 80073d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d6:	f383 8811 	msr	BASEPRI, r3
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	61fb      	str	r3, [r7, #28]
 80073e4:	e7fe      	b.n	80073e4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073e6:	f001 f869 	bl	80084bc <xTaskGetSchedulerState>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d102      	bne.n	80073f6 <xQueueReceive+0x6a>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <xQueueReceive+0x6e>
 80073f6:	2301      	movs	r3, #1
 80073f8:	e000      	b.n	80073fc <xQueueReceive+0x70>
 80073fa:	2300      	movs	r3, #0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d109      	bne.n	8007414 <xQueueReceive+0x88>
 8007400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	61bb      	str	r3, [r7, #24]
 8007412:	e7fe      	b.n	8007412 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007414:	f001 fd62 	bl	8008edc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800741e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01f      	beq.n	8007464 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007424:	68b9      	ldr	r1, [r7, #8]
 8007426:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007428:	f000 f8f6 	bl	8007618 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742e:	1e5a      	subs	r2, r3, #1
 8007430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007432:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d00f      	beq.n	800745c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800743c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743e:	3310      	adds	r3, #16
 8007440:	4618      	mov	r0, r3
 8007442:	f000 fe7f 	bl	8008144 <xTaskRemoveFromEventList>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d007      	beq.n	800745c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800744c:	4b3c      	ldr	r3, [pc, #240]	; (8007540 <xQueueReceive+0x1b4>)
 800744e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	f3bf 8f4f 	dsb	sy
 8007458:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800745c:	f001 fd6c 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 8007460:	2301      	movs	r3, #1
 8007462:	e069      	b.n	8007538 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d103      	bne.n	8007472 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800746a:	f001 fd65 	bl	8008f38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800746e:	2300      	movs	r3, #0
 8007470:	e062      	b.n	8007538 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007478:	f107 0310 	add.w	r3, r7, #16
 800747c:	4618      	mov	r0, r3
 800747e:	f000 fec3 	bl	8008208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007482:	2301      	movs	r3, #1
 8007484:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007486:	f001 fd57 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800748a:	f000 fc39 	bl	8007d00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800748e:	f001 fd25 	bl	8008edc <vPortEnterCritical>
 8007492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007494:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007498:	b25b      	sxtb	r3, r3
 800749a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800749e:	d103      	bne.n	80074a8 <xQueueReceive+0x11c>
 80074a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074aa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074ae:	b25b      	sxtb	r3, r3
 80074b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b4:	d103      	bne.n	80074be <xQueueReceive+0x132>
 80074b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80074be:	f001 fd3b 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80074c2:	1d3a      	adds	r2, r7, #4
 80074c4:	f107 0310 	add.w	r3, r7, #16
 80074c8:	4611      	mov	r1, r2
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 feb2 	bl	8008234 <xTaskCheckForTimeOut>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d123      	bne.n	800751e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074d8:	f000 f916 	bl	8007708 <prvIsQueueEmpty>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d017      	beq.n	8007512 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80074e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e4:	3324      	adds	r3, #36	; 0x24
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	4611      	mov	r1, r2
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fddc 	bl	80080a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80074f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074f2:	f000 f8b7 	bl	8007664 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80074f6:	f000 fc11 	bl	8007d1c <xTaskResumeAll>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d189      	bne.n	8007414 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8007500:	4b0f      	ldr	r3, [pc, #60]	; (8007540 <xQueueReceive+0x1b4>)
 8007502:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007506:	601a      	str	r2, [r3, #0]
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	f3bf 8f6f 	isb	sy
 8007510:	e780      	b.n	8007414 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007512:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007514:	f000 f8a6 	bl	8007664 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007518:	f000 fc00 	bl	8007d1c <xTaskResumeAll>
 800751c:	e77a      	b.n	8007414 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800751e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007520:	f000 f8a0 	bl	8007664 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007524:	f000 fbfa 	bl	8007d1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007528:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800752a:	f000 f8ed 	bl	8007708 <prvIsQueueEmpty>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	f43f af6f 	beq.w	8007414 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007536:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007538:	4618      	mov	r0, r3
 800753a:	3730      	adds	r7, #48	; 0x30
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	e000ed04 	.word	0xe000ed04

08007544 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b086      	sub	sp, #24
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007550:	2300      	movs	r3, #0
 8007552:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800755e:	2b00      	cmp	r3, #0
 8007560:	d10d      	bne.n	800757e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d14d      	bne.n	8007606 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	4618      	mov	r0, r3
 8007570:	f000 ffc2 	bl	80084f8 <xTaskPriorityDisinherit>
 8007574:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	605a      	str	r2, [r3, #4]
 800757c:	e043      	b.n	8007606 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d119      	bne.n	80075b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6898      	ldr	r0, [r3, #8]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800758c:	461a      	mov	r2, r3
 800758e:	68b9      	ldr	r1, [r7, #8]
 8007590:	f001 ffc2 	bl	8009518 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	689a      	ldr	r2, [r3, #8]
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759c:	441a      	add	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d32b      	bcc.n	8007606 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	609a      	str	r2, [r3, #8]
 80075b6:	e026      	b.n	8007606 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	68d8      	ldr	r0, [r3, #12]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c0:	461a      	mov	r2, r3
 80075c2:	68b9      	ldr	r1, [r7, #8]
 80075c4:	f001 ffa8 	bl	8009518 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	68da      	ldr	r2, [r3, #12]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075d0:	425b      	negs	r3, r3
 80075d2:	441a      	add	r2, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	68da      	ldr	r2, [r3, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d207      	bcs.n	80075f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ec:	425b      	negs	r3, r3
 80075ee:	441a      	add	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b02      	cmp	r3, #2
 80075f8:	d105      	bne.n	8007606 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d002      	beq.n	8007606 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	3b01      	subs	r3, #1
 8007604:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800760e:	697b      	ldr	r3, [r7, #20]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3718      	adds	r7, #24
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d018      	beq.n	800765c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007632:	441a      	add	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68da      	ldr	r2, [r3, #12]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	429a      	cmp	r2, r3
 8007642:	d303      	bcc.n	800764c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	68d9      	ldr	r1, [r3, #12]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007654:	461a      	mov	r2, r3
 8007656:	6838      	ldr	r0, [r7, #0]
 8007658:	f001 ff5e 	bl	8009518 <memcpy>
	}
}
 800765c:	bf00      	nop
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}

08007664 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800766c:	f001 fc36 	bl	8008edc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007676:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007678:	e011      	b.n	800769e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767e:	2b00      	cmp	r3, #0
 8007680:	d012      	beq.n	80076a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	3324      	adds	r3, #36	; 0x24
 8007686:	4618      	mov	r0, r3
 8007688:	f000 fd5c 	bl	8008144 <xTaskRemoveFromEventList>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d001      	beq.n	8007696 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007692:	f000 fe2f 	bl	80082f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007696:	7bfb      	ldrb	r3, [r7, #15]
 8007698:	3b01      	subs	r3, #1
 800769a:	b2db      	uxtb	r3, r3
 800769c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800769e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	dce9      	bgt.n	800767a <prvUnlockQueue+0x16>
 80076a6:	e000      	b.n	80076aa <prvUnlockQueue+0x46>
					break;
 80076a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	22ff      	movs	r2, #255	; 0xff
 80076ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80076b2:	f001 fc41 	bl	8008f38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80076b6:	f001 fc11 	bl	8008edc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076c2:	e011      	b.n	80076e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d012      	beq.n	80076f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	3310      	adds	r3, #16
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 fd37 	bl	8008144 <xTaskRemoveFromEventList>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d001      	beq.n	80076e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80076dc:	f000 fe0a 	bl	80082f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80076e0:	7bbb      	ldrb	r3, [r7, #14]
 80076e2:	3b01      	subs	r3, #1
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dce9      	bgt.n	80076c4 <prvUnlockQueue+0x60>
 80076f0:	e000      	b.n	80076f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80076f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	22ff      	movs	r2, #255	; 0xff
 80076f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80076fc:	f001 fc1c 	bl	8008f38 <vPortExitCritical>
}
 8007700:	bf00      	nop
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007710:	f001 fbe4 	bl	8008edc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007718:	2b00      	cmp	r3, #0
 800771a:	d102      	bne.n	8007722 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800771c:	2301      	movs	r3, #1
 800771e:	60fb      	str	r3, [r7, #12]
 8007720:	e001      	b.n	8007726 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007722:	2300      	movs	r3, #0
 8007724:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007726:	f001 fc07 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 800772a:	68fb      	ldr	r3, [r7, #12]
}
 800772c:	4618      	mov	r0, r3
 800772e:	3710      	adds	r7, #16
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800773c:	f001 fbce 	bl	8008edc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007748:	429a      	cmp	r2, r3
 800774a:	d102      	bne.n	8007752 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800774c:	2301      	movs	r3, #1
 800774e:	60fb      	str	r3, [r7, #12]
 8007750:	e001      	b.n	8007756 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007752:	2300      	movs	r3, #0
 8007754:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007756:	f001 fbef 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 800775a:	68fb      	ldr	r3, [r7, #12]
}
 800775c:	4618      	mov	r0, r3
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800776e:	2300      	movs	r3, #0
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	e014      	b.n	800779e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007774:	4a0e      	ldr	r2, [pc, #56]	; (80077b0 <vQueueAddToRegistry+0x4c>)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10b      	bne.n	8007798 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007780:	490b      	ldr	r1, [pc, #44]	; (80077b0 <vQueueAddToRegistry+0x4c>)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	683a      	ldr	r2, [r7, #0]
 8007786:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800778a:	4a09      	ldr	r2, [pc, #36]	; (80077b0 <vQueueAddToRegistry+0x4c>)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	00db      	lsls	r3, r3, #3
 8007790:	4413      	add	r3, r2
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007796:	e005      	b.n	80077a4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	3301      	adds	r3, #1
 800779c:	60fb      	str	r3, [r7, #12]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2b07      	cmp	r3, #7
 80077a2:	d9e7      	bls.n	8007774 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80077a4:	bf00      	nop
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	20001d38 	.word	0x20001d38

080077b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b086      	sub	sp, #24
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	60b9      	str	r1, [r7, #8]
 80077be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80077c4:	f001 fb8a 	bl	8008edc <vPortEnterCritical>
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077ce:	b25b      	sxtb	r3, r3
 80077d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d4:	d103      	bne.n	80077de <vQueueWaitForMessageRestricted+0x2a>
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	2200      	movs	r2, #0
 80077da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077e4:	b25b      	sxtb	r3, r3
 80077e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ea:	d103      	bne.n	80077f4 <vQueueWaitForMessageRestricted+0x40>
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077f4:	f001 fba0 	bl	8008f38 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d106      	bne.n	800780e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	3324      	adds	r3, #36	; 0x24
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	68b9      	ldr	r1, [r7, #8]
 8007808:	4618      	mov	r0, r3
 800780a:	f000 fc71 	bl	80080f0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800780e:	6978      	ldr	r0, [r7, #20]
 8007810:	f7ff ff28 	bl	8007664 <prvUnlockQueue>
	}
 8007814:	bf00      	nop
 8007816:	3718      	adds	r7, #24
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800781c:	b580      	push	{r7, lr}
 800781e:	b08e      	sub	sp, #56	; 0x38
 8007820:	af04      	add	r7, sp, #16
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]
 8007828:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800782a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800782c:	2b00      	cmp	r3, #0
 800782e:	d109      	bne.n	8007844 <xTaskCreateStatic+0x28>
 8007830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007834:	f383 8811 	msr	BASEPRI, r3
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	f3bf 8f4f 	dsb	sy
 8007840:	623b      	str	r3, [r7, #32]
 8007842:	e7fe      	b.n	8007842 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007846:	2b00      	cmp	r3, #0
 8007848:	d109      	bne.n	800785e <xTaskCreateStatic+0x42>
 800784a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784e:	f383 8811 	msr	BASEPRI, r3
 8007852:	f3bf 8f6f 	isb	sy
 8007856:	f3bf 8f4f 	dsb	sy
 800785a:	61fb      	str	r3, [r7, #28]
 800785c:	e7fe      	b.n	800785c <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800785e:	235c      	movs	r3, #92	; 0x5c
 8007860:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	2b5c      	cmp	r3, #92	; 0x5c
 8007866:	d009      	beq.n	800787c <xTaskCreateStatic+0x60>
 8007868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800786c:	f383 8811 	msr	BASEPRI, r3
 8007870:	f3bf 8f6f 	isb	sy
 8007874:	f3bf 8f4f 	dsb	sy
 8007878:	61bb      	str	r3, [r7, #24]
 800787a:	e7fe      	b.n	800787a <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800787c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800787e:	2b00      	cmp	r3, #0
 8007880:	d01e      	beq.n	80078c0 <xTaskCreateStatic+0xa4>
 8007882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007884:	2b00      	cmp	r3, #0
 8007886:	d01b      	beq.n	80078c0 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007890:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007894:	2202      	movs	r2, #2
 8007896:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800789a:	2300      	movs	r3, #0
 800789c:	9303      	str	r3, [sp, #12]
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	9302      	str	r3, [sp, #8]
 80078a2:	f107 0314 	add.w	r3, r7, #20
 80078a6:	9301      	str	r3, [sp, #4]
 80078a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	68b9      	ldr	r1, [r7, #8]
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 f850 	bl	8007958 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80078b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80078ba:	f000 f8d3 	bl	8007a64 <prvAddNewTaskToReadyList>
 80078be:	e001      	b.n	80078c4 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80078c0:	2300      	movs	r3, #0
 80078c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80078c4:	697b      	ldr	r3, [r7, #20]
	}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3728      	adds	r7, #40	; 0x28
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}

080078ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80078ce:	b580      	push	{r7, lr}
 80078d0:	b08c      	sub	sp, #48	; 0x30
 80078d2:	af04      	add	r7, sp, #16
 80078d4:	60f8      	str	r0, [r7, #12]
 80078d6:	60b9      	str	r1, [r7, #8]
 80078d8:	603b      	str	r3, [r7, #0]
 80078da:	4613      	mov	r3, r2
 80078dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078de:	88fb      	ldrh	r3, [r7, #6]
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4618      	mov	r0, r3
 80078e4:	f001 fc14 	bl	8009110 <pvPortMalloc>
 80078e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d00e      	beq.n	800790e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80078f0:	205c      	movs	r0, #92	; 0x5c
 80078f2:	f001 fc0d 	bl	8009110 <pvPortMalloc>
 80078f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d003      	beq.n	8007906 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	697a      	ldr	r2, [r7, #20]
 8007902:	631a      	str	r2, [r3, #48]	; 0x30
 8007904:	e005      	b.n	8007912 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007906:	6978      	ldr	r0, [r7, #20]
 8007908:	f001 fcc4 	bl	8009294 <vPortFree>
 800790c:	e001      	b.n	8007912 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800790e:	2300      	movs	r3, #0
 8007910:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d017      	beq.n	8007948 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	2200      	movs	r2, #0
 800791c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007920:	88fa      	ldrh	r2, [r7, #6]
 8007922:	2300      	movs	r3, #0
 8007924:	9303      	str	r3, [sp, #12]
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	9302      	str	r3, [sp, #8]
 800792a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	68b9      	ldr	r1, [r7, #8]
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	f000 f80e 	bl	8007958 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800793c:	69f8      	ldr	r0, [r7, #28]
 800793e:	f000 f891 	bl	8007a64 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007942:	2301      	movs	r3, #1
 8007944:	61bb      	str	r3, [r7, #24]
 8007946:	e002      	b.n	800794e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007948:	f04f 33ff 	mov.w	r3, #4294967295
 800794c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800794e:	69bb      	ldr	r3, [r7, #24]
	}
 8007950:	4618      	mov	r0, r3
 8007952:	3720      	adds	r7, #32
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}

08007958 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b088      	sub	sp, #32
 800795c:	af00      	add	r7, sp, #0
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	60b9      	str	r1, [r7, #8]
 8007962:	607a      	str	r2, [r7, #4]
 8007964:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007968:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	461a      	mov	r2, r3
 8007970:	21a5      	movs	r1, #165	; 0xa5
 8007972:	f001 fddc 	bl	800952e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007978:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007980:	3b01      	subs	r3, #1
 8007982:	009b      	lsls	r3, r3, #2
 8007984:	4413      	add	r3, r2
 8007986:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	f023 0307 	bic.w	r3, r3, #7
 800798e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	f003 0307 	and.w	r3, r3, #7
 8007996:	2b00      	cmp	r3, #0
 8007998:	d009      	beq.n	80079ae <prvInitialiseNewTask+0x56>
 800799a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	617b      	str	r3, [r7, #20]
 80079ac:	e7fe      	b.n	80079ac <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80079ae:	2300      	movs	r3, #0
 80079b0:	61fb      	str	r3, [r7, #28]
 80079b2:	e012      	b.n	80079da <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80079b4:	68ba      	ldr	r2, [r7, #8]
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	4413      	add	r3, r2
 80079ba:	7819      	ldrb	r1, [r3, #0]
 80079bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	4413      	add	r3, r2
 80079c2:	3334      	adds	r3, #52	; 0x34
 80079c4:	460a      	mov	r2, r1
 80079c6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	4413      	add	r3, r2
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d006      	beq.n	80079e2 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80079d4:	69fb      	ldr	r3, [r7, #28]
 80079d6:	3301      	adds	r3, #1
 80079d8:	61fb      	str	r3, [r7, #28]
 80079da:	69fb      	ldr	r3, [r7, #28]
 80079dc:	2b0f      	cmp	r3, #15
 80079de:	d9e9      	bls.n	80079b4 <prvInitialiseNewTask+0x5c>
 80079e0:	e000      	b.n	80079e4 <prvInitialiseNewTask+0x8c>
		{
			break;
 80079e2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80079e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079e6:	2200      	movs	r2, #0
 80079e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80079ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ee:	2b37      	cmp	r3, #55	; 0x37
 80079f0:	d901      	bls.n	80079f6 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80079f2:	2337      	movs	r3, #55	; 0x37
 80079f4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80079f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079fa:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80079fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007a00:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a04:	2200      	movs	r2, #0
 8007a06:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a0a:	3304      	adds	r3, #4
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7ff f99d 	bl	8006d4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a14:	3318      	adds	r3, #24
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7ff f998 	bl	8006d4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a20:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a24:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a2a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a30:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a34:	2200      	movs	r2, #0
 8007a36:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007a38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	68f9      	ldr	r1, [r7, #12]
 8007a44:	69b8      	ldr	r0, [r7, #24]
 8007a46:	f001 f921 	bl	8008c8c <pxPortInitialiseStack>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a4e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d002      	beq.n	8007a5c <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a5a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007a5c:	bf00      	nop
 8007a5e:	3720      	adds	r7, #32
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007a6c:	f001 fa36 	bl	8008edc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007a70:	4b2d      	ldr	r3, [pc, #180]	; (8007b28 <prvAddNewTaskToReadyList+0xc4>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	3301      	adds	r3, #1
 8007a76:	4a2c      	ldr	r2, [pc, #176]	; (8007b28 <prvAddNewTaskToReadyList+0xc4>)
 8007a78:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007a7a:	4b2c      	ldr	r3, [pc, #176]	; (8007b2c <prvAddNewTaskToReadyList+0xc8>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d109      	bne.n	8007a96 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007a82:	4a2a      	ldr	r2, [pc, #168]	; (8007b2c <prvAddNewTaskToReadyList+0xc8>)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007a88:	4b27      	ldr	r3, [pc, #156]	; (8007b28 <prvAddNewTaskToReadyList+0xc4>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d110      	bne.n	8007ab2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007a90:	f000 fc54 	bl	800833c <prvInitialiseTaskLists>
 8007a94:	e00d      	b.n	8007ab2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007a96:	4b26      	ldr	r3, [pc, #152]	; (8007b30 <prvAddNewTaskToReadyList+0xcc>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d109      	bne.n	8007ab2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007a9e:	4b23      	ldr	r3, [pc, #140]	; (8007b2c <prvAddNewTaskToReadyList+0xc8>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d802      	bhi.n	8007ab2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007aac:	4a1f      	ldr	r2, [pc, #124]	; (8007b2c <prvAddNewTaskToReadyList+0xc8>)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ab2:	4b20      	ldr	r3, [pc, #128]	; (8007b34 <prvAddNewTaskToReadyList+0xd0>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	4a1e      	ldr	r2, [pc, #120]	; (8007b34 <prvAddNewTaskToReadyList+0xd0>)
 8007aba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007abc:	4b1d      	ldr	r3, [pc, #116]	; (8007b34 <prvAddNewTaskToReadyList+0xd0>)
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ac8:	4b1b      	ldr	r3, [pc, #108]	; (8007b38 <prvAddNewTaskToReadyList+0xd4>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d903      	bls.n	8007ad8 <prvAddNewTaskToReadyList+0x74>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad4:	4a18      	ldr	r2, [pc, #96]	; (8007b38 <prvAddNewTaskToReadyList+0xd4>)
 8007ad6:	6013      	str	r3, [r2, #0]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007adc:	4613      	mov	r3, r2
 8007ade:	009b      	lsls	r3, r3, #2
 8007ae0:	4413      	add	r3, r2
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	4a15      	ldr	r2, [pc, #84]	; (8007b3c <prvAddNewTaskToReadyList+0xd8>)
 8007ae6:	441a      	add	r2, r3
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	3304      	adds	r3, #4
 8007aec:	4619      	mov	r1, r3
 8007aee:	4610      	mov	r0, r2
 8007af0:	f7ff f939 	bl	8006d66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007af4:	f001 fa20 	bl	8008f38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007af8:	4b0d      	ldr	r3, [pc, #52]	; (8007b30 <prvAddNewTaskToReadyList+0xcc>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d00e      	beq.n	8007b1e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007b00:	4b0a      	ldr	r3, [pc, #40]	; (8007b2c <prvAddNewTaskToReadyList+0xc8>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d207      	bcs.n	8007b1e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007b0e:	4b0c      	ldr	r3, [pc, #48]	; (8007b40 <prvAddNewTaskToReadyList+0xdc>)
 8007b10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b14:	601a      	str	r2, [r3, #0]
 8007b16:	f3bf 8f4f 	dsb	sy
 8007b1a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b1e:	bf00      	nop
 8007b20:	3708      	adds	r7, #8
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop
 8007b28:	20000e1c 	.word	0x20000e1c
 8007b2c:	20000948 	.word	0x20000948
 8007b30:	20000e28 	.word	0x20000e28
 8007b34:	20000e38 	.word	0x20000e38
 8007b38:	20000e24 	.word	0x20000e24
 8007b3c:	2000094c 	.word	0x2000094c
 8007b40:	e000ed04 	.word	0xe000ed04

08007b44 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b08a      	sub	sp, #40	; 0x28
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
 8007b4c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007b4e:	2300      	movs	r3, #0
 8007b50:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d109      	bne.n	8007b6c <vTaskDelayUntil+0x28>
 8007b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	617b      	str	r3, [r7, #20]
 8007b6a:	e7fe      	b.n	8007b6a <vTaskDelayUntil+0x26>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d109      	bne.n	8007b86 <vTaskDelayUntil+0x42>
 8007b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b76:	f383 8811 	msr	BASEPRI, r3
 8007b7a:	f3bf 8f6f 	isb	sy
 8007b7e:	f3bf 8f4f 	dsb	sy
 8007b82:	613b      	str	r3, [r7, #16]
 8007b84:	e7fe      	b.n	8007b84 <vTaskDelayUntil+0x40>
		configASSERT( uxSchedulerSuspended == 0 );
 8007b86:	4b29      	ldr	r3, [pc, #164]	; (8007c2c <vTaskDelayUntil+0xe8>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d009      	beq.n	8007ba2 <vTaskDelayUntil+0x5e>
 8007b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	60fb      	str	r3, [r7, #12]
 8007ba0:	e7fe      	b.n	8007ba0 <vTaskDelayUntil+0x5c>

		vTaskSuspendAll();
 8007ba2:	f000 f8ad 	bl	8007d00 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007ba6:	4b22      	ldr	r3, [pc, #136]	; (8007c30 <vTaskDelayUntil+0xec>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	4413      	add	r3, r2
 8007bb4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	6a3a      	ldr	r2, [r7, #32]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d20b      	bcs.n	8007bd8 <vTaskDelayUntil+0x94>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	69fa      	ldr	r2, [r7, #28]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d211      	bcs.n	8007bee <vTaskDelayUntil+0xaa>
 8007bca:	69fa      	ldr	r2, [r7, #28]
 8007bcc:	6a3b      	ldr	r3, [r7, #32]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d90d      	bls.n	8007bee <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8007bd6:	e00a      	b.n	8007bee <vTaskDelayUntil+0xaa>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	69fa      	ldr	r2, [r7, #28]
 8007bde:	429a      	cmp	r2, r3
 8007be0:	d303      	bcc.n	8007bea <vTaskDelayUntil+0xa6>
 8007be2:	69fa      	ldr	r2, [r7, #28]
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d901      	bls.n	8007bee <vTaskDelayUntil+0xaa>
				{
					xShouldDelay = pdTRUE;
 8007bea:	2301      	movs	r3, #1
 8007bec:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	69fa      	ldr	r2, [r7, #28]
 8007bf2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d006      	beq.n	8007c08 <vTaskDelayUntil+0xc4>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007bfa:	69fa      	ldr	r2, [r7, #28]
 8007bfc:	6a3b      	ldr	r3, [r7, #32]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2100      	movs	r1, #0
 8007c02:	4618      	mov	r0, r3
 8007c04:	f000 fce4 	bl	80085d0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007c08:	f000 f888 	bl	8007d1c <xTaskResumeAll>
 8007c0c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007c0e:	69bb      	ldr	r3, [r7, #24]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d107      	bne.n	8007c24 <vTaskDelayUntil+0xe0>
		{
			portYIELD_WITHIN_API();
 8007c14:	4b07      	ldr	r3, [pc, #28]	; (8007c34 <vTaskDelayUntil+0xf0>)
 8007c16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c1a:	601a      	str	r2, [r3, #0]
 8007c1c:	f3bf 8f4f 	dsb	sy
 8007c20:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007c24:	bf00      	nop
 8007c26:	3728      	adds	r7, #40	; 0x28
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	20000e44 	.word	0x20000e44
 8007c30:	20000e20 	.word	0x20000e20
 8007c34:	e000ed04 	.word	0xe000ed04

08007c38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b08a      	sub	sp, #40	; 0x28
 8007c3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007c42:	2300      	movs	r3, #0
 8007c44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007c46:	463a      	mov	r2, r7
 8007c48:	1d39      	adds	r1, r7, #4
 8007c4a:	f107 0308 	add.w	r3, r7, #8
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7ff f828 	bl	8006ca4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007c54:	6839      	ldr	r1, [r7, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	9202      	str	r2, [sp, #8]
 8007c5c:	9301      	str	r3, [sp, #4]
 8007c5e:	2300      	movs	r3, #0
 8007c60:	9300      	str	r3, [sp, #0]
 8007c62:	2300      	movs	r3, #0
 8007c64:	460a      	mov	r2, r1
 8007c66:	4920      	ldr	r1, [pc, #128]	; (8007ce8 <vTaskStartScheduler+0xb0>)
 8007c68:	4820      	ldr	r0, [pc, #128]	; (8007cec <vTaskStartScheduler+0xb4>)
 8007c6a:	f7ff fdd7 	bl	800781c <xTaskCreateStatic>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	4b1f      	ldr	r3, [pc, #124]	; (8007cf0 <vTaskStartScheduler+0xb8>)
 8007c72:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007c74:	4b1e      	ldr	r3, [pc, #120]	; (8007cf0 <vTaskStartScheduler+0xb8>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d002      	beq.n	8007c82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	617b      	str	r3, [r7, #20]
 8007c80:	e001      	b.n	8007c86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007c82:	2300      	movs	r3, #0
 8007c84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	d102      	bne.n	8007c92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007c8c:	f000 fcf4 	bl	8008678 <xTimerCreateTimerTask>
 8007c90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d115      	bne.n	8007cc4 <vTaskStartScheduler+0x8c>
 8007c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c9c:	f383 8811 	msr	BASEPRI, r3
 8007ca0:	f3bf 8f6f 	isb	sy
 8007ca4:	f3bf 8f4f 	dsb	sy
 8007ca8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007caa:	4b12      	ldr	r3, [pc, #72]	; (8007cf4 <vTaskStartScheduler+0xbc>)
 8007cac:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007cb2:	4b11      	ldr	r3, [pc, #68]	; (8007cf8 <vTaskStartScheduler+0xc0>)
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007cb8:	4b10      	ldr	r3, [pc, #64]	; (8007cfc <vTaskStartScheduler+0xc4>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007cbe:	f001 f86f 	bl	8008da0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007cc2:	e00d      	b.n	8007ce0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cca:	d109      	bne.n	8007ce0 <vTaskStartScheduler+0xa8>
 8007ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd0:	f383 8811 	msr	BASEPRI, r3
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	f3bf 8f4f 	dsb	sy
 8007cdc:	60fb      	str	r3, [r7, #12]
 8007cde:	e7fe      	b.n	8007cde <vTaskStartScheduler+0xa6>
}
 8007ce0:	bf00      	nop
 8007ce2:	3718      	adds	r7, #24
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	0800b78c 	.word	0x0800b78c
 8007cec:	0800830d 	.word	0x0800830d
 8007cf0:	20000e40 	.word	0x20000e40
 8007cf4:	20000e3c 	.word	0x20000e3c
 8007cf8:	20000e28 	.word	0x20000e28
 8007cfc:	20000e20 	.word	0x20000e20

08007d00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d00:	b480      	push	{r7}
 8007d02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007d04:	4b04      	ldr	r3, [pc, #16]	; (8007d18 <vTaskSuspendAll+0x18>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	3301      	adds	r3, #1
 8007d0a:	4a03      	ldr	r2, [pc, #12]	; (8007d18 <vTaskSuspendAll+0x18>)
 8007d0c:	6013      	str	r3, [r2, #0]
}
 8007d0e:	bf00      	nop
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr
 8007d18:	20000e44 	.word	0x20000e44

08007d1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007d22:	2300      	movs	r3, #0
 8007d24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007d26:	2300      	movs	r3, #0
 8007d28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007d2a:	4b41      	ldr	r3, [pc, #260]	; (8007e30 <xTaskResumeAll+0x114>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d109      	bne.n	8007d46 <xTaskResumeAll+0x2a>
 8007d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d36:	f383 8811 	msr	BASEPRI, r3
 8007d3a:	f3bf 8f6f 	isb	sy
 8007d3e:	f3bf 8f4f 	dsb	sy
 8007d42:	603b      	str	r3, [r7, #0]
 8007d44:	e7fe      	b.n	8007d44 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007d46:	f001 f8c9 	bl	8008edc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007d4a:	4b39      	ldr	r3, [pc, #228]	; (8007e30 <xTaskResumeAll+0x114>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	4a37      	ldr	r2, [pc, #220]	; (8007e30 <xTaskResumeAll+0x114>)
 8007d52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d54:	4b36      	ldr	r3, [pc, #216]	; (8007e30 <xTaskResumeAll+0x114>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d162      	bne.n	8007e22 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007d5c:	4b35      	ldr	r3, [pc, #212]	; (8007e34 <xTaskResumeAll+0x118>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d05e      	beq.n	8007e22 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007d64:	e02f      	b.n	8007dc6 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007d66:	4b34      	ldr	r3, [pc, #208]	; (8007e38 <xTaskResumeAll+0x11c>)
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	3318      	adds	r3, #24
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7ff f854 	bl	8006e20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	3304      	adds	r3, #4
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7ff f84f 	bl	8006e20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d86:	4b2d      	ldr	r3, [pc, #180]	; (8007e3c <xTaskResumeAll+0x120>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d903      	bls.n	8007d96 <xTaskResumeAll+0x7a>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d92:	4a2a      	ldr	r2, [pc, #168]	; (8007e3c <xTaskResumeAll+0x120>)
 8007d94:	6013      	str	r3, [r2, #0]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	009b      	lsls	r3, r3, #2
 8007d9e:	4413      	add	r3, r2
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	4a27      	ldr	r2, [pc, #156]	; (8007e40 <xTaskResumeAll+0x124>)
 8007da4:	441a      	add	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	3304      	adds	r3, #4
 8007daa:	4619      	mov	r1, r3
 8007dac:	4610      	mov	r0, r2
 8007dae:	f7fe ffda 	bl	8006d66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db6:	4b23      	ldr	r3, [pc, #140]	; (8007e44 <xTaskResumeAll+0x128>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d302      	bcc.n	8007dc6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007dc0:	4b21      	ldr	r3, [pc, #132]	; (8007e48 <xTaskResumeAll+0x12c>)
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007dc6:	4b1c      	ldr	r3, [pc, #112]	; (8007e38 <xTaskResumeAll+0x11c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1cb      	bne.n	8007d66 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d001      	beq.n	8007dd8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007dd4:	f000 fb4c 	bl	8008470 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007dd8:	4b1c      	ldr	r3, [pc, #112]	; (8007e4c <xTaskResumeAll+0x130>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d010      	beq.n	8007e06 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007de4:	f000 f846 	bl	8007e74 <xTaskIncrementTick>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d002      	beq.n	8007df4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007dee:	4b16      	ldr	r3, [pc, #88]	; (8007e48 <xTaskResumeAll+0x12c>)
 8007df0:	2201      	movs	r2, #1
 8007df2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d1f1      	bne.n	8007de4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007e00:	4b12      	ldr	r3, [pc, #72]	; (8007e4c <xTaskResumeAll+0x130>)
 8007e02:	2200      	movs	r2, #0
 8007e04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e06:	4b10      	ldr	r3, [pc, #64]	; (8007e48 <xTaskResumeAll+0x12c>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d009      	beq.n	8007e22 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007e12:	4b0f      	ldr	r3, [pc, #60]	; (8007e50 <xTaskResumeAll+0x134>)
 8007e14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e18:	601a      	str	r2, [r3, #0]
 8007e1a:	f3bf 8f4f 	dsb	sy
 8007e1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e22:	f001 f889 	bl	8008f38 <vPortExitCritical>

	return xAlreadyYielded;
 8007e26:	68bb      	ldr	r3, [r7, #8]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3710      	adds	r7, #16
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}
 8007e30:	20000e44 	.word	0x20000e44
 8007e34:	20000e1c 	.word	0x20000e1c
 8007e38:	20000ddc 	.word	0x20000ddc
 8007e3c:	20000e24 	.word	0x20000e24
 8007e40:	2000094c 	.word	0x2000094c
 8007e44:	20000948 	.word	0x20000948
 8007e48:	20000e30 	.word	0x20000e30
 8007e4c:	20000e2c 	.word	0x20000e2c
 8007e50:	e000ed04 	.word	0xe000ed04

08007e54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007e5a:	4b05      	ldr	r3, [pc, #20]	; (8007e70 <xTaskGetTickCount+0x1c>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007e60:	687b      	ldr	r3, [r7, #4]
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	20000e20 	.word	0x20000e20

08007e74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e7e:	4b51      	ldr	r3, [pc, #324]	; (8007fc4 <xTaskIncrementTick+0x150>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	f040 808d 	bne.w	8007fa2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007e88:	4b4f      	ldr	r3, [pc, #316]	; (8007fc8 <xTaskIncrementTick+0x154>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007e90:	4a4d      	ldr	r2, [pc, #308]	; (8007fc8 <xTaskIncrementTick+0x154>)
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d11f      	bne.n	8007edc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8007e9c:	4b4b      	ldr	r3, [pc, #300]	; (8007fcc <xTaskIncrementTick+0x158>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d009      	beq.n	8007eba <xTaskIncrementTick+0x46>
 8007ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	603b      	str	r3, [r7, #0]
 8007eb8:	e7fe      	b.n	8007eb8 <xTaskIncrementTick+0x44>
 8007eba:	4b44      	ldr	r3, [pc, #272]	; (8007fcc <xTaskIncrementTick+0x158>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	60fb      	str	r3, [r7, #12]
 8007ec0:	4b43      	ldr	r3, [pc, #268]	; (8007fd0 <xTaskIncrementTick+0x15c>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a41      	ldr	r2, [pc, #260]	; (8007fcc <xTaskIncrementTick+0x158>)
 8007ec6:	6013      	str	r3, [r2, #0]
 8007ec8:	4a41      	ldr	r2, [pc, #260]	; (8007fd0 <xTaskIncrementTick+0x15c>)
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	6013      	str	r3, [r2, #0]
 8007ece:	4b41      	ldr	r3, [pc, #260]	; (8007fd4 <xTaskIncrementTick+0x160>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	4a3f      	ldr	r2, [pc, #252]	; (8007fd4 <xTaskIncrementTick+0x160>)
 8007ed6:	6013      	str	r3, [r2, #0]
 8007ed8:	f000 faca 	bl	8008470 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007edc:	4b3e      	ldr	r3, [pc, #248]	; (8007fd8 <xTaskIncrementTick+0x164>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d34e      	bcc.n	8007f84 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ee6:	4b39      	ldr	r3, [pc, #228]	; (8007fcc <xTaskIncrementTick+0x158>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d101      	bne.n	8007ef4 <xTaskIncrementTick+0x80>
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	e000      	b.n	8007ef6 <xTaskIncrementTick+0x82>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d004      	beq.n	8007f04 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007efa:	4b37      	ldr	r3, [pc, #220]	; (8007fd8 <xTaskIncrementTick+0x164>)
 8007efc:	f04f 32ff 	mov.w	r2, #4294967295
 8007f00:	601a      	str	r2, [r3, #0]
					break;
 8007f02:	e03f      	b.n	8007f84 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007f04:	4b31      	ldr	r3, [pc, #196]	; (8007fcc <xTaskIncrementTick+0x158>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	68db      	ldr	r3, [r3, #12]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d203      	bcs.n	8007f24 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f1c:	4a2e      	ldr	r2, [pc, #184]	; (8007fd8 <xTaskIncrementTick+0x164>)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6013      	str	r3, [r2, #0]
						break;
 8007f22:	e02f      	b.n	8007f84 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	3304      	adds	r3, #4
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fe ff79 	bl	8006e20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d004      	beq.n	8007f40 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	3318      	adds	r3, #24
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fe ff70 	bl	8006e20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f44:	4b25      	ldr	r3, [pc, #148]	; (8007fdc <xTaskIncrementTick+0x168>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d903      	bls.n	8007f54 <xTaskIncrementTick+0xe0>
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f50:	4a22      	ldr	r2, [pc, #136]	; (8007fdc <xTaskIncrementTick+0x168>)
 8007f52:	6013      	str	r3, [r2, #0]
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f58:	4613      	mov	r3, r2
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	4a1f      	ldr	r2, [pc, #124]	; (8007fe0 <xTaskIncrementTick+0x16c>)
 8007f62:	441a      	add	r2, r3
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	3304      	adds	r3, #4
 8007f68:	4619      	mov	r1, r3
 8007f6a:	4610      	mov	r0, r2
 8007f6c:	f7fe fefb 	bl	8006d66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f74:	4b1b      	ldr	r3, [pc, #108]	; (8007fe4 <xTaskIncrementTick+0x170>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d3b3      	bcc.n	8007ee6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f82:	e7b0      	b.n	8007ee6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007f84:	4b17      	ldr	r3, [pc, #92]	; (8007fe4 <xTaskIncrementTick+0x170>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f8a:	4915      	ldr	r1, [pc, #84]	; (8007fe0 <xTaskIncrementTick+0x16c>)
 8007f8c:	4613      	mov	r3, r2
 8007f8e:	009b      	lsls	r3, r3, #2
 8007f90:	4413      	add	r3, r2
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	440b      	add	r3, r1
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d907      	bls.n	8007fac <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	617b      	str	r3, [r7, #20]
 8007fa0:	e004      	b.n	8007fac <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007fa2:	4b11      	ldr	r3, [pc, #68]	; (8007fe8 <xTaskIncrementTick+0x174>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	4a0f      	ldr	r2, [pc, #60]	; (8007fe8 <xTaskIncrementTick+0x174>)
 8007faa:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007fac:	4b0f      	ldr	r3, [pc, #60]	; (8007fec <xTaskIncrementTick+0x178>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007fb8:	697b      	ldr	r3, [r7, #20]
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	20000e44 	.word	0x20000e44
 8007fc8:	20000e20 	.word	0x20000e20
 8007fcc:	20000dd4 	.word	0x20000dd4
 8007fd0:	20000dd8 	.word	0x20000dd8
 8007fd4:	20000e34 	.word	0x20000e34
 8007fd8:	20000e3c 	.word	0x20000e3c
 8007fdc:	20000e24 	.word	0x20000e24
 8007fe0:	2000094c 	.word	0x2000094c
 8007fe4:	20000948 	.word	0x20000948
 8007fe8:	20000e2c 	.word	0x20000e2c
 8007fec:	20000e30 	.word	0x20000e30

08007ff0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007ff6:	4b27      	ldr	r3, [pc, #156]	; (8008094 <vTaskSwitchContext+0xa4>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d003      	beq.n	8008006 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007ffe:	4b26      	ldr	r3, [pc, #152]	; (8008098 <vTaskSwitchContext+0xa8>)
 8008000:	2201      	movs	r2, #1
 8008002:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008004:	e040      	b.n	8008088 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8008006:	4b24      	ldr	r3, [pc, #144]	; (8008098 <vTaskSwitchContext+0xa8>)
 8008008:	2200      	movs	r2, #0
 800800a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800800c:	4b23      	ldr	r3, [pc, #140]	; (800809c <vTaskSwitchContext+0xac>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	60fb      	str	r3, [r7, #12]
 8008012:	e00f      	b.n	8008034 <vTaskSwitchContext+0x44>
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d109      	bne.n	800802e <vTaskSwitchContext+0x3e>
 800801a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	607b      	str	r3, [r7, #4]
 800802c:	e7fe      	b.n	800802c <vTaskSwitchContext+0x3c>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	3b01      	subs	r3, #1
 8008032:	60fb      	str	r3, [r7, #12]
 8008034:	491a      	ldr	r1, [pc, #104]	; (80080a0 <vTaskSwitchContext+0xb0>)
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	4613      	mov	r3, r2
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	440b      	add	r3, r1
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d0e5      	beq.n	8008014 <vTaskSwitchContext+0x24>
 8008048:	68fa      	ldr	r2, [r7, #12]
 800804a:	4613      	mov	r3, r2
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	4413      	add	r3, r2
 8008050:	009b      	lsls	r3, r3, #2
 8008052:	4a13      	ldr	r2, [pc, #76]	; (80080a0 <vTaskSwitchContext+0xb0>)
 8008054:	4413      	add	r3, r2
 8008056:	60bb      	str	r3, [r7, #8]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	685a      	ldr	r2, [r3, #4]
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	605a      	str	r2, [r3, #4]
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	685a      	ldr	r2, [r3, #4]
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	3308      	adds	r3, #8
 800806a:	429a      	cmp	r2, r3
 800806c:	d104      	bne.n	8008078 <vTaskSwitchContext+0x88>
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	685b      	ldr	r3, [r3, #4]
 8008072:	685a      	ldr	r2, [r3, #4]
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	605a      	str	r2, [r3, #4]
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	68db      	ldr	r3, [r3, #12]
 800807e:	4a09      	ldr	r2, [pc, #36]	; (80080a4 <vTaskSwitchContext+0xb4>)
 8008080:	6013      	str	r3, [r2, #0]
 8008082:	4a06      	ldr	r2, [pc, #24]	; (800809c <vTaskSwitchContext+0xac>)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6013      	str	r3, [r2, #0]
}
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	20000e44 	.word	0x20000e44
 8008098:	20000e30 	.word	0x20000e30
 800809c:	20000e24 	.word	0x20000e24
 80080a0:	2000094c 	.word	0x2000094c
 80080a4:	20000948 	.word	0x20000948

080080a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d109      	bne.n	80080cc <vTaskPlaceOnEventList+0x24>
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	60fb      	str	r3, [r7, #12]
 80080ca:	e7fe      	b.n	80080ca <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80080cc:	4b07      	ldr	r3, [pc, #28]	; (80080ec <vTaskPlaceOnEventList+0x44>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	3318      	adds	r3, #24
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7fe fe6a 	bl	8006dae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80080da:	2101      	movs	r1, #1
 80080dc:	6838      	ldr	r0, [r7, #0]
 80080de:	f000 fa77 	bl	80085d0 <prvAddCurrentTaskToDelayedList>
}
 80080e2:	bf00      	nop
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20000948 	.word	0x20000948

080080f0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d109      	bne.n	8008116 <vTaskPlaceOnEventListRestricted+0x26>
 8008102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	617b      	str	r3, [r7, #20]
 8008114:	e7fe      	b.n	8008114 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008116:	4b0a      	ldr	r3, [pc, #40]	; (8008140 <vTaskPlaceOnEventListRestricted+0x50>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3318      	adds	r3, #24
 800811c:	4619      	mov	r1, r3
 800811e:	68f8      	ldr	r0, [r7, #12]
 8008120:	f7fe fe21 	bl	8006d66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d002      	beq.n	8008130 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800812a:	f04f 33ff 	mov.w	r3, #4294967295
 800812e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008130:	6879      	ldr	r1, [r7, #4]
 8008132:	68b8      	ldr	r0, [r7, #8]
 8008134:	f000 fa4c 	bl	80085d0 <prvAddCurrentTaskToDelayedList>
	}
 8008138:	bf00      	nop
 800813a:	3718      	adds	r7, #24
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}
 8008140:	20000948 	.word	0x20000948

08008144 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d109      	bne.n	800816e <xTaskRemoveFromEventList+0x2a>
 800815a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800815e:	f383 8811 	msr	BASEPRI, r3
 8008162:	f3bf 8f6f 	isb	sy
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	60fb      	str	r3, [r7, #12]
 800816c:	e7fe      	b.n	800816c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	3318      	adds	r3, #24
 8008172:	4618      	mov	r0, r3
 8008174:	f7fe fe54 	bl	8006e20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008178:	4b1d      	ldr	r3, [pc, #116]	; (80081f0 <xTaskRemoveFromEventList+0xac>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d11d      	bne.n	80081bc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	3304      	adds	r3, #4
 8008184:	4618      	mov	r0, r3
 8008186:	f7fe fe4b 	bl	8006e20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800818a:	693b      	ldr	r3, [r7, #16]
 800818c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800818e:	4b19      	ldr	r3, [pc, #100]	; (80081f4 <xTaskRemoveFromEventList+0xb0>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	429a      	cmp	r2, r3
 8008194:	d903      	bls.n	800819e <xTaskRemoveFromEventList+0x5a>
 8008196:	693b      	ldr	r3, [r7, #16]
 8008198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800819a:	4a16      	ldr	r2, [pc, #88]	; (80081f4 <xTaskRemoveFromEventList+0xb0>)
 800819c:	6013      	str	r3, [r2, #0]
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081a2:	4613      	mov	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	4413      	add	r3, r2
 80081a8:	009b      	lsls	r3, r3, #2
 80081aa:	4a13      	ldr	r2, [pc, #76]	; (80081f8 <xTaskRemoveFromEventList+0xb4>)
 80081ac:	441a      	add	r2, r3
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	3304      	adds	r3, #4
 80081b2:	4619      	mov	r1, r3
 80081b4:	4610      	mov	r0, r2
 80081b6:	f7fe fdd6 	bl	8006d66 <vListInsertEnd>
 80081ba:	e005      	b.n	80081c8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	3318      	adds	r3, #24
 80081c0:	4619      	mov	r1, r3
 80081c2:	480e      	ldr	r0, [pc, #56]	; (80081fc <xTaskRemoveFromEventList+0xb8>)
 80081c4:	f7fe fdcf 	bl	8006d66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081cc:	4b0c      	ldr	r3, [pc, #48]	; (8008200 <xTaskRemoveFromEventList+0xbc>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d905      	bls.n	80081e2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80081d6:	2301      	movs	r3, #1
 80081d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80081da:	4b0a      	ldr	r3, [pc, #40]	; (8008204 <xTaskRemoveFromEventList+0xc0>)
 80081dc:	2201      	movs	r2, #1
 80081de:	601a      	str	r2, [r3, #0]
 80081e0:	e001      	b.n	80081e6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80081e2:	2300      	movs	r3, #0
 80081e4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80081e6:	697b      	ldr	r3, [r7, #20]
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3718      	adds	r7, #24
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20000e44 	.word	0x20000e44
 80081f4:	20000e24 	.word	0x20000e24
 80081f8:	2000094c 	.word	0x2000094c
 80081fc:	20000ddc 	.word	0x20000ddc
 8008200:	20000948 	.word	0x20000948
 8008204:	20000e30 	.word	0x20000e30

08008208 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008210:	4b06      	ldr	r3, [pc, #24]	; (800822c <vTaskInternalSetTimeOutState+0x24>)
 8008212:	681a      	ldr	r2, [r3, #0]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008218:	4b05      	ldr	r3, [pc, #20]	; (8008230 <vTaskInternalSetTimeOutState+0x28>)
 800821a:	681a      	ldr	r2, [r3, #0]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	605a      	str	r2, [r3, #4]
}
 8008220:	bf00      	nop
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr
 800822c:	20000e34 	.word	0x20000e34
 8008230:	20000e20 	.word	0x20000e20

08008234 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b088      	sub	sp, #32
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d109      	bne.n	8008258 <xTaskCheckForTimeOut+0x24>
 8008244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	613b      	str	r3, [r7, #16]
 8008256:	e7fe      	b.n	8008256 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d109      	bne.n	8008272 <xTaskCheckForTimeOut+0x3e>
 800825e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	e7fe      	b.n	8008270 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008272:	f000 fe33 	bl	8008edc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008276:	4b1d      	ldr	r3, [pc, #116]	; (80082ec <xTaskCheckForTimeOut+0xb8>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	1ad3      	subs	r3, r2, r3
 8008284:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800828e:	d102      	bne.n	8008296 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008290:	2300      	movs	r3, #0
 8008292:	61fb      	str	r3, [r7, #28]
 8008294:	e023      	b.n	80082de <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	4b15      	ldr	r3, [pc, #84]	; (80082f0 <xTaskCheckForTimeOut+0xbc>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	429a      	cmp	r2, r3
 80082a0:	d007      	beq.n	80082b2 <xTaskCheckForTimeOut+0x7e>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	429a      	cmp	r2, r3
 80082aa:	d302      	bcc.n	80082b2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80082ac:	2301      	movs	r3, #1
 80082ae:	61fb      	str	r3, [r7, #28]
 80082b0:	e015      	b.n	80082de <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d20b      	bcs.n	80082d4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	1ad2      	subs	r2, r2, r3
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f7ff ff9d 	bl	8008208 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80082ce:	2300      	movs	r3, #0
 80082d0:	61fb      	str	r3, [r7, #28]
 80082d2:	e004      	b.n	80082de <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80082da:	2301      	movs	r3, #1
 80082dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80082de:	f000 fe2b 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 80082e2:	69fb      	ldr	r3, [r7, #28]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3720      	adds	r7, #32
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}
 80082ec:	20000e20 	.word	0x20000e20
 80082f0:	20000e34 	.word	0x20000e34

080082f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80082f4:	b480      	push	{r7}
 80082f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80082f8:	4b03      	ldr	r3, [pc, #12]	; (8008308 <vTaskMissedYield+0x14>)
 80082fa:	2201      	movs	r2, #1
 80082fc:	601a      	str	r2, [r3, #0]
}
 80082fe:	bf00      	nop
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr
 8008308:	20000e30 	.word	0x20000e30

0800830c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008314:	f000 f852 	bl	80083bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008318:	4b06      	ldr	r3, [pc, #24]	; (8008334 <prvIdleTask+0x28>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d9f9      	bls.n	8008314 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008320:	4b05      	ldr	r3, [pc, #20]	; (8008338 <prvIdleTask+0x2c>)
 8008322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008326:	601a      	str	r2, [r3, #0]
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008330:	e7f0      	b.n	8008314 <prvIdleTask+0x8>
 8008332:	bf00      	nop
 8008334:	2000094c 	.word	0x2000094c
 8008338:	e000ed04 	.word	0xe000ed04

0800833c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b082      	sub	sp, #8
 8008340:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008342:	2300      	movs	r3, #0
 8008344:	607b      	str	r3, [r7, #4]
 8008346:	e00c      	b.n	8008362 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	4613      	mov	r3, r2
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	4413      	add	r3, r2
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4a12      	ldr	r2, [pc, #72]	; (800839c <prvInitialiseTaskLists+0x60>)
 8008354:	4413      	add	r3, r2
 8008356:	4618      	mov	r0, r3
 8008358:	f7fe fcd8 	bl	8006d0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	3301      	adds	r3, #1
 8008360:	607b      	str	r3, [r7, #4]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2b37      	cmp	r3, #55	; 0x37
 8008366:	d9ef      	bls.n	8008348 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008368:	480d      	ldr	r0, [pc, #52]	; (80083a0 <prvInitialiseTaskLists+0x64>)
 800836a:	f7fe fccf 	bl	8006d0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800836e:	480d      	ldr	r0, [pc, #52]	; (80083a4 <prvInitialiseTaskLists+0x68>)
 8008370:	f7fe fccc 	bl	8006d0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008374:	480c      	ldr	r0, [pc, #48]	; (80083a8 <prvInitialiseTaskLists+0x6c>)
 8008376:	f7fe fcc9 	bl	8006d0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800837a:	480c      	ldr	r0, [pc, #48]	; (80083ac <prvInitialiseTaskLists+0x70>)
 800837c:	f7fe fcc6 	bl	8006d0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008380:	480b      	ldr	r0, [pc, #44]	; (80083b0 <prvInitialiseTaskLists+0x74>)
 8008382:	f7fe fcc3 	bl	8006d0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008386:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <prvInitialiseTaskLists+0x78>)
 8008388:	4a05      	ldr	r2, [pc, #20]	; (80083a0 <prvInitialiseTaskLists+0x64>)
 800838a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800838c:	4b0a      	ldr	r3, [pc, #40]	; (80083b8 <prvInitialiseTaskLists+0x7c>)
 800838e:	4a05      	ldr	r2, [pc, #20]	; (80083a4 <prvInitialiseTaskLists+0x68>)
 8008390:	601a      	str	r2, [r3, #0]
}
 8008392:	bf00      	nop
 8008394:	3708      	adds	r7, #8
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	2000094c 	.word	0x2000094c
 80083a0:	20000dac 	.word	0x20000dac
 80083a4:	20000dc0 	.word	0x20000dc0
 80083a8:	20000ddc 	.word	0x20000ddc
 80083ac:	20000df0 	.word	0x20000df0
 80083b0:	20000e08 	.word	0x20000e08
 80083b4:	20000dd4 	.word	0x20000dd4
 80083b8:	20000dd8 	.word	0x20000dd8

080083bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083c2:	e019      	b.n	80083f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80083c4:	f000 fd8a 	bl	8008edc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80083c8:	4b0f      	ldr	r3, [pc, #60]	; (8008408 <prvCheckTasksWaitingTermination+0x4c>)
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	3304      	adds	r3, #4
 80083d4:	4618      	mov	r0, r3
 80083d6:	f7fe fd23 	bl	8006e20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80083da:	4b0c      	ldr	r3, [pc, #48]	; (800840c <prvCheckTasksWaitingTermination+0x50>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	3b01      	subs	r3, #1
 80083e0:	4a0a      	ldr	r2, [pc, #40]	; (800840c <prvCheckTasksWaitingTermination+0x50>)
 80083e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80083e4:	4b0a      	ldr	r3, [pc, #40]	; (8008410 <prvCheckTasksWaitingTermination+0x54>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	4a09      	ldr	r2, [pc, #36]	; (8008410 <prvCheckTasksWaitingTermination+0x54>)
 80083ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80083ee:	f000 fda3 	bl	8008f38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f80e 	bl	8008414 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80083f8:	4b05      	ldr	r3, [pc, #20]	; (8008410 <prvCheckTasksWaitingTermination+0x54>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e1      	bne.n	80083c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008400:	bf00      	nop
 8008402:	3708      	adds	r7, #8
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	20000df0 	.word	0x20000df0
 800840c:	20000e1c 	.word	0x20000e1c
 8008410:	20000e04 	.word	0x20000e04

08008414 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008414:	b580      	push	{r7, lr}
 8008416:	b084      	sub	sp, #16
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008422:	2b00      	cmp	r3, #0
 8008424:	d108      	bne.n	8008438 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842a:	4618      	mov	r0, r3
 800842c:	f000 ff32 	bl	8009294 <vPortFree>
				vPortFree( pxTCB );
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 ff2f 	bl	8009294 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008436:	e017      	b.n	8008468 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800843e:	2b01      	cmp	r3, #1
 8008440:	d103      	bne.n	800844a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 ff26 	bl	8009294 <vPortFree>
	}
 8008448:	e00e      	b.n	8008468 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008450:	2b02      	cmp	r3, #2
 8008452:	d009      	beq.n	8008468 <prvDeleteTCB+0x54>
 8008454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	60fb      	str	r3, [r7, #12]
 8008466:	e7fe      	b.n	8008466 <prvDeleteTCB+0x52>
	}
 8008468:	bf00      	nop
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008470:	b480      	push	{r7}
 8008472:	b083      	sub	sp, #12
 8008474:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008476:	4b0f      	ldr	r3, [pc, #60]	; (80084b4 <prvResetNextTaskUnblockTime+0x44>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d101      	bne.n	8008484 <prvResetNextTaskUnblockTime+0x14>
 8008480:	2301      	movs	r3, #1
 8008482:	e000      	b.n	8008486 <prvResetNextTaskUnblockTime+0x16>
 8008484:	2300      	movs	r3, #0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d004      	beq.n	8008494 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800848a:	4b0b      	ldr	r3, [pc, #44]	; (80084b8 <prvResetNextTaskUnblockTime+0x48>)
 800848c:	f04f 32ff 	mov.w	r2, #4294967295
 8008490:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008492:	e008      	b.n	80084a6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008494:	4b07      	ldr	r3, [pc, #28]	; (80084b4 <prvResetNextTaskUnblockTime+0x44>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	685b      	ldr	r3, [r3, #4]
 80084a2:	4a05      	ldr	r2, [pc, #20]	; (80084b8 <prvResetNextTaskUnblockTime+0x48>)
 80084a4:	6013      	str	r3, [r2, #0]
}
 80084a6:	bf00      	nop
 80084a8:	370c      	adds	r7, #12
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	20000dd4 	.word	0x20000dd4
 80084b8:	20000e3c 	.word	0x20000e3c

080084bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80084bc:	b480      	push	{r7}
 80084be:	b083      	sub	sp, #12
 80084c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80084c2:	4b0b      	ldr	r3, [pc, #44]	; (80084f0 <xTaskGetSchedulerState+0x34>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d102      	bne.n	80084d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80084ca:	2301      	movs	r3, #1
 80084cc:	607b      	str	r3, [r7, #4]
 80084ce:	e008      	b.n	80084e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084d0:	4b08      	ldr	r3, [pc, #32]	; (80084f4 <xTaskGetSchedulerState+0x38>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d102      	bne.n	80084de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80084d8:	2302      	movs	r3, #2
 80084da:	607b      	str	r3, [r7, #4]
 80084dc:	e001      	b.n	80084e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80084de:	2300      	movs	r3, #0
 80084e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80084e2:	687b      	ldr	r3, [r7, #4]
	}
 80084e4:	4618      	mov	r0, r3
 80084e6:	370c      	adds	r7, #12
 80084e8:	46bd      	mov	sp, r7
 80084ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ee:	4770      	bx	lr
 80084f0:	20000e28 	.word	0x20000e28
 80084f4:	20000e44 	.word	0x20000e44

080084f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b086      	sub	sp, #24
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008504:	2300      	movs	r3, #0
 8008506:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d054      	beq.n	80085b8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800850e:	4b2d      	ldr	r3, [pc, #180]	; (80085c4 <xTaskPriorityDisinherit+0xcc>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	693a      	ldr	r2, [r7, #16]
 8008514:	429a      	cmp	r2, r3
 8008516:	d009      	beq.n	800852c <xTaskPriorityDisinherit+0x34>
 8008518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800851c:	f383 8811 	msr	BASEPRI, r3
 8008520:	f3bf 8f6f 	isb	sy
 8008524:	f3bf 8f4f 	dsb	sy
 8008528:	60fb      	str	r3, [r7, #12]
 800852a:	e7fe      	b.n	800852a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008530:	2b00      	cmp	r3, #0
 8008532:	d109      	bne.n	8008548 <xTaskPriorityDisinherit+0x50>
 8008534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008538:	f383 8811 	msr	BASEPRI, r3
 800853c:	f3bf 8f6f 	isb	sy
 8008540:	f3bf 8f4f 	dsb	sy
 8008544:	60bb      	str	r3, [r7, #8]
 8008546:	e7fe      	b.n	8008546 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800854c:	1e5a      	subs	r2, r3, #1
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800855a:	429a      	cmp	r2, r3
 800855c:	d02c      	beq.n	80085b8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008562:	2b00      	cmp	r3, #0
 8008564:	d128      	bne.n	80085b8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	3304      	adds	r3, #4
 800856a:	4618      	mov	r0, r3
 800856c:	f7fe fc58 	bl	8006e20 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800857c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008584:	693b      	ldr	r3, [r7, #16]
 8008586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008588:	4b0f      	ldr	r3, [pc, #60]	; (80085c8 <xTaskPriorityDisinherit+0xd0>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	429a      	cmp	r2, r3
 800858e:	d903      	bls.n	8008598 <xTaskPriorityDisinherit+0xa0>
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008594:	4a0c      	ldr	r2, [pc, #48]	; (80085c8 <xTaskPriorityDisinherit+0xd0>)
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800859c:	4613      	mov	r3, r2
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	4413      	add	r3, r2
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	4a09      	ldr	r2, [pc, #36]	; (80085cc <xTaskPriorityDisinherit+0xd4>)
 80085a6:	441a      	add	r2, r3
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	3304      	adds	r3, #4
 80085ac:	4619      	mov	r1, r3
 80085ae:	4610      	mov	r0, r2
 80085b0:	f7fe fbd9 	bl	8006d66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80085b4:	2301      	movs	r3, #1
 80085b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80085b8:	697b      	ldr	r3, [r7, #20]
	}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3718      	adds	r7, #24
 80085be:	46bd      	mov	sp, r7
 80085c0:	bd80      	pop	{r7, pc}
 80085c2:	bf00      	nop
 80085c4:	20000948 	.word	0x20000948
 80085c8:	20000e24 	.word	0x20000e24
 80085cc:	2000094c 	.word	0x2000094c

080085d0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80085da:	4b21      	ldr	r3, [pc, #132]	; (8008660 <prvAddCurrentTaskToDelayedList+0x90>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085e0:	4b20      	ldr	r3, [pc, #128]	; (8008664 <prvAddCurrentTaskToDelayedList+0x94>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7fe fc1a 	bl	8006e20 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085f2:	d10a      	bne.n	800860a <prvAddCurrentTaskToDelayedList+0x3a>
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d007      	beq.n	800860a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80085fa:	4b1a      	ldr	r3, [pc, #104]	; (8008664 <prvAddCurrentTaskToDelayedList+0x94>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	3304      	adds	r3, #4
 8008600:	4619      	mov	r1, r3
 8008602:	4819      	ldr	r0, [pc, #100]	; (8008668 <prvAddCurrentTaskToDelayedList+0x98>)
 8008604:	f7fe fbaf 	bl	8006d66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008608:	e026      	b.n	8008658 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4413      	add	r3, r2
 8008610:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008612:	4b14      	ldr	r3, [pc, #80]	; (8008664 <prvAddCurrentTaskToDelayedList+0x94>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	429a      	cmp	r2, r3
 8008620:	d209      	bcs.n	8008636 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008622:	4b12      	ldr	r3, [pc, #72]	; (800866c <prvAddCurrentTaskToDelayedList+0x9c>)
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	4b0f      	ldr	r3, [pc, #60]	; (8008664 <prvAddCurrentTaskToDelayedList+0x94>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	3304      	adds	r3, #4
 800862c:	4619      	mov	r1, r3
 800862e:	4610      	mov	r0, r2
 8008630:	f7fe fbbd 	bl	8006dae <vListInsert>
}
 8008634:	e010      	b.n	8008658 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008636:	4b0e      	ldr	r3, [pc, #56]	; (8008670 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008638:	681a      	ldr	r2, [r3, #0]
 800863a:	4b0a      	ldr	r3, [pc, #40]	; (8008664 <prvAddCurrentTaskToDelayedList+0x94>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	3304      	adds	r3, #4
 8008640:	4619      	mov	r1, r3
 8008642:	4610      	mov	r0, r2
 8008644:	f7fe fbb3 	bl	8006dae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008648:	4b0a      	ldr	r3, [pc, #40]	; (8008674 <prvAddCurrentTaskToDelayedList+0xa4>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68ba      	ldr	r2, [r7, #8]
 800864e:	429a      	cmp	r2, r3
 8008650:	d202      	bcs.n	8008658 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008652:	4a08      	ldr	r2, [pc, #32]	; (8008674 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	6013      	str	r3, [r2, #0]
}
 8008658:	bf00      	nop
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	20000e20 	.word	0x20000e20
 8008664:	20000948 	.word	0x20000948
 8008668:	20000e08 	.word	0x20000e08
 800866c:	20000dd8 	.word	0x20000dd8
 8008670:	20000dd4 	.word	0x20000dd4
 8008674:	20000e3c 	.word	0x20000e3c

08008678 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b08a      	sub	sp, #40	; 0x28
 800867c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800867e:	2300      	movs	r3, #0
 8008680:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008682:	f000 fac3 	bl	8008c0c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008686:	4b1c      	ldr	r3, [pc, #112]	; (80086f8 <xTimerCreateTimerTask+0x80>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d021      	beq.n	80086d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800868e:	2300      	movs	r3, #0
 8008690:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008692:	2300      	movs	r3, #0
 8008694:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008696:	1d3a      	adds	r2, r7, #4
 8008698:	f107 0108 	add.w	r1, r7, #8
 800869c:	f107 030c 	add.w	r3, r7, #12
 80086a0:	4618      	mov	r0, r3
 80086a2:	f7fe fb19 	bl	8006cd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	68fa      	ldr	r2, [r7, #12]
 80086ac:	9202      	str	r2, [sp, #8]
 80086ae:	9301      	str	r3, [sp, #4]
 80086b0:	2302      	movs	r3, #2
 80086b2:	9300      	str	r3, [sp, #0]
 80086b4:	2300      	movs	r3, #0
 80086b6:	460a      	mov	r2, r1
 80086b8:	4910      	ldr	r1, [pc, #64]	; (80086fc <xTimerCreateTimerTask+0x84>)
 80086ba:	4811      	ldr	r0, [pc, #68]	; (8008700 <xTimerCreateTimerTask+0x88>)
 80086bc:	f7ff f8ae 	bl	800781c <xTaskCreateStatic>
 80086c0:	4602      	mov	r2, r0
 80086c2:	4b10      	ldr	r3, [pc, #64]	; (8008704 <xTimerCreateTimerTask+0x8c>)
 80086c4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80086c6:	4b0f      	ldr	r3, [pc, #60]	; (8008704 <xTimerCreateTimerTask+0x8c>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80086ce:	2301      	movs	r3, #1
 80086d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d109      	bne.n	80086ec <xTimerCreateTimerTask+0x74>
 80086d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086dc:	f383 8811 	msr	BASEPRI, r3
 80086e0:	f3bf 8f6f 	isb	sy
 80086e4:	f3bf 8f4f 	dsb	sy
 80086e8:	613b      	str	r3, [r7, #16]
 80086ea:	e7fe      	b.n	80086ea <xTimerCreateTimerTask+0x72>
	return xReturn;
 80086ec:	697b      	ldr	r3, [r7, #20]
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3718      	adds	r7, #24
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	20000e78 	.word	0x20000e78
 80086fc:	0800b794 	.word	0x0800b794
 8008700:	08008821 	.word	0x08008821
 8008704:	20000e7c 	.word	0x20000e7c

08008708 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b08a      	sub	sp, #40	; 0x28
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008716:	2300      	movs	r3, #0
 8008718:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d109      	bne.n	8008734 <xTimerGenericCommand+0x2c>
 8008720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008724:	f383 8811 	msr	BASEPRI, r3
 8008728:	f3bf 8f6f 	isb	sy
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	623b      	str	r3, [r7, #32]
 8008732:	e7fe      	b.n	8008732 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008734:	4b19      	ldr	r3, [pc, #100]	; (800879c <xTimerGenericCommand+0x94>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d02a      	beq.n	8008792 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	2b05      	cmp	r3, #5
 800874c:	dc18      	bgt.n	8008780 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800874e:	f7ff feb5 	bl	80084bc <xTaskGetSchedulerState>
 8008752:	4603      	mov	r3, r0
 8008754:	2b02      	cmp	r3, #2
 8008756:	d109      	bne.n	800876c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008758:	4b10      	ldr	r3, [pc, #64]	; (800879c <xTimerGenericCommand+0x94>)
 800875a:	6818      	ldr	r0, [r3, #0]
 800875c:	f107 0110 	add.w	r1, r7, #16
 8008760:	2300      	movs	r3, #0
 8008762:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008764:	f7fe fc84 	bl	8007070 <xQueueGenericSend>
 8008768:	6278      	str	r0, [r7, #36]	; 0x24
 800876a:	e012      	b.n	8008792 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800876c:	4b0b      	ldr	r3, [pc, #44]	; (800879c <xTimerGenericCommand+0x94>)
 800876e:	6818      	ldr	r0, [r3, #0]
 8008770:	f107 0110 	add.w	r1, r7, #16
 8008774:	2300      	movs	r3, #0
 8008776:	2200      	movs	r2, #0
 8008778:	f7fe fc7a 	bl	8007070 <xQueueGenericSend>
 800877c:	6278      	str	r0, [r7, #36]	; 0x24
 800877e:	e008      	b.n	8008792 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008780:	4b06      	ldr	r3, [pc, #24]	; (800879c <xTimerGenericCommand+0x94>)
 8008782:	6818      	ldr	r0, [r3, #0]
 8008784:	f107 0110 	add.w	r1, r7, #16
 8008788:	2300      	movs	r3, #0
 800878a:	683a      	ldr	r2, [r7, #0]
 800878c:	f7fe fd6a 	bl	8007264 <xQueueGenericSendFromISR>
 8008790:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008794:	4618      	mov	r0, r3
 8008796:	3728      	adds	r7, #40	; 0x28
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}
 800879c:	20000e78 	.word	0x20000e78

080087a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b088      	sub	sp, #32
 80087a4:	af02      	add	r7, sp, #8
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087aa:	4b1c      	ldr	r3, [pc, #112]	; (800881c <prvProcessExpiredTimer+0x7c>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	3304      	adds	r3, #4
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fe fb31 	bl	8006e20 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	69db      	ldr	r3, [r3, #28]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d121      	bne.n	800880a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	699a      	ldr	r2, [r3, #24]
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	18d1      	adds	r1, r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	683a      	ldr	r2, [r7, #0]
 80087d2:	6978      	ldr	r0, [r7, #20]
 80087d4:	f000 f8c8 	bl	8008968 <prvInsertTimerInActiveList>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d015      	beq.n	800880a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80087de:	2300      	movs	r3, #0
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	2300      	movs	r3, #0
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	2100      	movs	r1, #0
 80087e8:	6978      	ldr	r0, [r7, #20]
 80087ea:	f7ff ff8d 	bl	8008708 <xTimerGenericCommand>
 80087ee:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d109      	bne.n	800880a <prvProcessExpiredTimer+0x6a>
 80087f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087fa:	f383 8811 	msr	BASEPRI, r3
 80087fe:	f3bf 8f6f 	isb	sy
 8008802:	f3bf 8f4f 	dsb	sy
 8008806:	60fb      	str	r3, [r7, #12]
 8008808:	e7fe      	b.n	8008808 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	6978      	ldr	r0, [r7, #20]
 8008810:	4798      	blx	r3
}
 8008812:	bf00      	nop
 8008814:	3718      	adds	r7, #24
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	20000e70 	.word	0x20000e70

08008820 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008828:	f107 0308 	add.w	r3, r7, #8
 800882c:	4618      	mov	r0, r3
 800882e:	f000 f857 	bl	80088e0 <prvGetNextExpireTime>
 8008832:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	4619      	mov	r1, r3
 8008838:	68f8      	ldr	r0, [r7, #12]
 800883a:	f000 f803 	bl	8008844 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800883e:	f000 f8d5 	bl	80089ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008842:	e7f1      	b.n	8008828 <prvTimerTask+0x8>

08008844 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800884e:	f7ff fa57 	bl	8007d00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008852:	f107 0308 	add.w	r3, r7, #8
 8008856:	4618      	mov	r0, r3
 8008858:	f000 f866 	bl	8008928 <prvSampleTimeNow>
 800885c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d130      	bne.n	80088c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10a      	bne.n	8008880 <prvProcessTimerOrBlockTask+0x3c>
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	429a      	cmp	r2, r3
 8008870:	d806      	bhi.n	8008880 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008872:	f7ff fa53 	bl	8007d1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008876:	68f9      	ldr	r1, [r7, #12]
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f7ff ff91 	bl	80087a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800887e:	e024      	b.n	80088ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d008      	beq.n	8008898 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008886:	4b13      	ldr	r3, [pc, #76]	; (80088d4 <prvProcessTimerOrBlockTask+0x90>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b00      	cmp	r3, #0
 800888e:	bf0c      	ite	eq
 8008890:	2301      	moveq	r3, #1
 8008892:	2300      	movne	r3, #0
 8008894:	b2db      	uxtb	r3, r3
 8008896:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008898:	4b0f      	ldr	r3, [pc, #60]	; (80088d8 <prvProcessTimerOrBlockTask+0x94>)
 800889a:	6818      	ldr	r0, [r3, #0]
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	4619      	mov	r1, r3
 80088a6:	f7fe ff85 	bl	80077b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80088aa:	f7ff fa37 	bl	8007d1c <xTaskResumeAll>
 80088ae:	4603      	mov	r3, r0
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10a      	bne.n	80088ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80088b4:	4b09      	ldr	r3, [pc, #36]	; (80088dc <prvProcessTimerOrBlockTask+0x98>)
 80088b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	f3bf 8f6f 	isb	sy
}
 80088c4:	e001      	b.n	80088ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80088c6:	f7ff fa29 	bl	8007d1c <xTaskResumeAll>
}
 80088ca:	bf00      	nop
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	20000e74 	.word	0x20000e74
 80088d8:	20000e78 	.word	0x20000e78
 80088dc:	e000ed04 	.word	0xe000ed04

080088e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80088e0:	b480      	push	{r7}
 80088e2:	b085      	sub	sp, #20
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80088e8:	4b0e      	ldr	r3, [pc, #56]	; (8008924 <prvGetNextExpireTime+0x44>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	bf0c      	ite	eq
 80088f2:	2301      	moveq	r3, #1
 80088f4:	2300      	movne	r3, #0
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	461a      	mov	r2, r3
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d105      	bne.n	8008912 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008906:	4b07      	ldr	r3, [pc, #28]	; (8008924 <prvGetNextExpireTime+0x44>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	60fb      	str	r3, [r7, #12]
 8008910:	e001      	b.n	8008916 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008912:	2300      	movs	r3, #0
 8008914:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008916:	68fb      	ldr	r3, [r7, #12]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr
 8008924:	20000e70 	.word	0x20000e70

08008928 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008930:	f7ff fa90 	bl	8007e54 <xTaskGetTickCount>
 8008934:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008936:	4b0b      	ldr	r3, [pc, #44]	; (8008964 <prvSampleTimeNow+0x3c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68fa      	ldr	r2, [r7, #12]
 800893c:	429a      	cmp	r2, r3
 800893e:	d205      	bcs.n	800894c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008940:	f000 f904 	bl	8008b4c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2201      	movs	r2, #1
 8008948:	601a      	str	r2, [r3, #0]
 800894a:	e002      	b.n	8008952 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008952:	4a04      	ldr	r2, [pc, #16]	; (8008964 <prvSampleTimeNow+0x3c>)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008958:	68fb      	ldr	r3, [r7, #12]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	20000e80 	.word	0x20000e80

08008968 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b086      	sub	sp, #24
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	607a      	str	r2, [r7, #4]
 8008974:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008976:	2300      	movs	r3, #0
 8008978:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008986:	68ba      	ldr	r2, [r7, #8]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	429a      	cmp	r2, r3
 800898c:	d812      	bhi.n	80089b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	1ad2      	subs	r2, r2, r3
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	699b      	ldr	r3, [r3, #24]
 8008998:	429a      	cmp	r2, r3
 800899a:	d302      	bcc.n	80089a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800899c:	2301      	movs	r3, #1
 800899e:	617b      	str	r3, [r7, #20]
 80089a0:	e01b      	b.n	80089da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80089a2:	4b10      	ldr	r3, [pc, #64]	; (80089e4 <prvInsertTimerInActiveList+0x7c>)
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	3304      	adds	r3, #4
 80089aa:	4619      	mov	r1, r3
 80089ac:	4610      	mov	r0, r2
 80089ae:	f7fe f9fe 	bl	8006dae <vListInsert>
 80089b2:	e012      	b.n	80089da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80089b4:	687a      	ldr	r2, [r7, #4]
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d206      	bcs.n	80089ca <prvInsertTimerInActiveList+0x62>
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d302      	bcc.n	80089ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80089c4:	2301      	movs	r3, #1
 80089c6:	617b      	str	r3, [r7, #20]
 80089c8:	e007      	b.n	80089da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089ca:	4b07      	ldr	r3, [pc, #28]	; (80089e8 <prvInsertTimerInActiveList+0x80>)
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	3304      	adds	r3, #4
 80089d2:	4619      	mov	r1, r3
 80089d4:	4610      	mov	r0, r2
 80089d6:	f7fe f9ea 	bl	8006dae <vListInsert>
		}
	}

	return xProcessTimerNow;
 80089da:	697b      	ldr	r3, [r7, #20]
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3718      	adds	r7, #24
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	20000e74 	.word	0x20000e74
 80089e8:	20000e70 	.word	0x20000e70

080089ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b08e      	sub	sp, #56	; 0x38
 80089f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80089f2:	e099      	b.n	8008b28 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	da17      	bge.n	8008a2a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80089fa:	1d3b      	adds	r3, r7, #4
 80089fc:	3304      	adds	r3, #4
 80089fe:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d109      	bne.n	8008a1a <prvProcessReceivedCommands+0x2e>
 8008a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a0a:	f383 8811 	msr	BASEPRI, r3
 8008a0e:	f3bf 8f6f 	isb	sy
 8008a12:	f3bf 8f4f 	dsb	sy
 8008a16:	61fb      	str	r3, [r7, #28]
 8008a18:	e7fe      	b.n	8008a18 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a20:	6850      	ldr	r0, [r2, #4]
 8008a22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a24:	6892      	ldr	r2, [r2, #8]
 8008a26:	4611      	mov	r1, r2
 8008a28:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	db7a      	blt.n	8008b26 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a36:	695b      	ldr	r3, [r3, #20]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d004      	beq.n	8008a46 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a3e:	3304      	adds	r3, #4
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7fe f9ed 	bl	8006e20 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a46:	463b      	mov	r3, r7
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7ff ff6d 	bl	8008928 <prvSampleTimeNow>
 8008a4e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2b09      	cmp	r3, #9
 8008a54:	d868      	bhi.n	8008b28 <prvProcessReceivedCommands+0x13c>
 8008a56:	a201      	add	r2, pc, #4	; (adr r2, 8008a5c <prvProcessReceivedCommands+0x70>)
 8008a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a5c:	08008a85 	.word	0x08008a85
 8008a60:	08008a85 	.word	0x08008a85
 8008a64:	08008a85 	.word	0x08008a85
 8008a68:	08008b29 	.word	0x08008b29
 8008a6c:	08008adf 	.word	0x08008adf
 8008a70:	08008b15 	.word	0x08008b15
 8008a74:	08008a85 	.word	0x08008a85
 8008a78:	08008a85 	.word	0x08008a85
 8008a7c:	08008b29 	.word	0x08008b29
 8008a80:	08008adf 	.word	0x08008adf
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a88:	699b      	ldr	r3, [r3, #24]
 8008a8a:	18d1      	adds	r1, r2, r3
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a92:	f7ff ff69 	bl	8008968 <prvInsertTimerInActiveList>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d045      	beq.n	8008b28 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008aa2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa6:	69db      	ldr	r3, [r3, #28]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d13d      	bne.n	8008b28 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008aac:	68ba      	ldr	r2, [r7, #8]
 8008aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	441a      	add	r2, r3
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	2300      	movs	r3, #0
 8008aba:	2100      	movs	r1, #0
 8008abc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008abe:	f7ff fe23 	bl	8008708 <xTimerGenericCommand>
 8008ac2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008ac4:	6a3b      	ldr	r3, [r7, #32]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d12e      	bne.n	8008b28 <prvProcessReceivedCommands+0x13c>
 8008aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ace:	f383 8811 	msr	BASEPRI, r3
 8008ad2:	f3bf 8f6f 	isb	sy
 8008ad6:	f3bf 8f4f 	dsb	sy
 8008ada:	61bb      	str	r3, [r7, #24]
 8008adc:	e7fe      	b.n	8008adc <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ade:	68ba      	ldr	r2, [r7, #8]
 8008ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ae2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ae6:	699b      	ldr	r3, [r3, #24]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d109      	bne.n	8008b00 <prvProcessReceivedCommands+0x114>
 8008aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af0:	f383 8811 	msr	BASEPRI, r3
 8008af4:	f3bf 8f6f 	isb	sy
 8008af8:	f3bf 8f4f 	dsb	sy
 8008afc:	617b      	str	r3, [r7, #20]
 8008afe:	e7fe      	b.n	8008afe <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b02:	699a      	ldr	r2, [r3, #24]
 8008b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b06:	18d1      	adds	r1, r2, r3
 8008b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b0e:	f7ff ff2b 	bl	8008968 <prvInsertTimerInActiveList>
					break;
 8008b12:	e009      	b.n	8008b28 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b16:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d104      	bne.n	8008b28 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8008b1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008b20:	f000 fbb8 	bl	8009294 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008b24:	e000      	b.n	8008b28 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008b26:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b28:	4b07      	ldr	r3, [pc, #28]	; (8008b48 <prvProcessReceivedCommands+0x15c>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	1d39      	adds	r1, r7, #4
 8008b2e:	2200      	movs	r2, #0
 8008b30:	4618      	mov	r0, r3
 8008b32:	f7fe fc2b 	bl	800738c <xQueueReceive>
 8008b36:	4603      	mov	r3, r0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	f47f af5b 	bne.w	80089f4 <prvProcessReceivedCommands+0x8>
	}
}
 8008b3e:	bf00      	nop
 8008b40:	3730      	adds	r7, #48	; 0x30
 8008b42:	46bd      	mov	sp, r7
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	bf00      	nop
 8008b48:	20000e78 	.word	0x20000e78

08008b4c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b088      	sub	sp, #32
 8008b50:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b52:	e044      	b.n	8008bde <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b54:	4b2b      	ldr	r3, [pc, #172]	; (8008c04 <prvSwitchTimerLists+0xb8>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b5e:	4b29      	ldr	r3, [pc, #164]	; (8008c04 <prvSwitchTimerLists+0xb8>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68db      	ldr	r3, [r3, #12]
 8008b64:	68db      	ldr	r3, [r3, #12]
 8008b66:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	3304      	adds	r3, #4
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f7fe f957 	bl	8006e20 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b76:	68f8      	ldr	r0, [r7, #12]
 8008b78:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	69db      	ldr	r3, [r3, #28]
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	d12d      	bne.n	8008bde <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	699b      	ldr	r3, [r3, #24]
 8008b86:	693a      	ldr	r2, [r7, #16]
 8008b88:	4413      	add	r3, r2
 8008b8a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d90e      	bls.n	8008bb2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	68ba      	ldr	r2, [r7, #8]
 8008b98:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	68fa      	ldr	r2, [r7, #12]
 8008b9e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ba0:	4b18      	ldr	r3, [pc, #96]	; (8008c04 <prvSwitchTimerLists+0xb8>)
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	3304      	adds	r3, #4
 8008ba8:	4619      	mov	r1, r3
 8008baa:	4610      	mov	r0, r2
 8008bac:	f7fe f8ff 	bl	8006dae <vListInsert>
 8008bb0:	e015      	b.n	8008bde <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	9300      	str	r3, [sp, #0]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	2100      	movs	r1, #0
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f7ff fda3 	bl	8008708 <xTimerGenericCommand>
 8008bc2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d109      	bne.n	8008bde <prvSwitchTimerLists+0x92>
 8008bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bce:	f383 8811 	msr	BASEPRI, r3
 8008bd2:	f3bf 8f6f 	isb	sy
 8008bd6:	f3bf 8f4f 	dsb	sy
 8008bda:	603b      	str	r3, [r7, #0]
 8008bdc:	e7fe      	b.n	8008bdc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008bde:	4b09      	ldr	r3, [pc, #36]	; (8008c04 <prvSwitchTimerLists+0xb8>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d1b5      	bne.n	8008b54 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008be8:	4b06      	ldr	r3, [pc, #24]	; (8008c04 <prvSwitchTimerLists+0xb8>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008bee:	4b06      	ldr	r3, [pc, #24]	; (8008c08 <prvSwitchTimerLists+0xbc>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a04      	ldr	r2, [pc, #16]	; (8008c04 <prvSwitchTimerLists+0xb8>)
 8008bf4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008bf6:	4a04      	ldr	r2, [pc, #16]	; (8008c08 <prvSwitchTimerLists+0xbc>)
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	6013      	str	r3, [r2, #0]
}
 8008bfc:	bf00      	nop
 8008bfe:	3718      	adds	r7, #24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	20000e70 	.word	0x20000e70
 8008c08:	20000e74 	.word	0x20000e74

08008c0c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008c12:	f000 f963 	bl	8008edc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008c16:	4b15      	ldr	r3, [pc, #84]	; (8008c6c <prvCheckForValidListAndQueue+0x60>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d120      	bne.n	8008c60 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008c1e:	4814      	ldr	r0, [pc, #80]	; (8008c70 <prvCheckForValidListAndQueue+0x64>)
 8008c20:	f7fe f874 	bl	8006d0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008c24:	4813      	ldr	r0, [pc, #76]	; (8008c74 <prvCheckForValidListAndQueue+0x68>)
 8008c26:	f7fe f871 	bl	8006d0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008c2a:	4b13      	ldr	r3, [pc, #76]	; (8008c78 <prvCheckForValidListAndQueue+0x6c>)
 8008c2c:	4a10      	ldr	r2, [pc, #64]	; (8008c70 <prvCheckForValidListAndQueue+0x64>)
 8008c2e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008c30:	4b12      	ldr	r3, [pc, #72]	; (8008c7c <prvCheckForValidListAndQueue+0x70>)
 8008c32:	4a10      	ldr	r2, [pc, #64]	; (8008c74 <prvCheckForValidListAndQueue+0x68>)
 8008c34:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008c36:	2300      	movs	r3, #0
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	4b11      	ldr	r3, [pc, #68]	; (8008c80 <prvCheckForValidListAndQueue+0x74>)
 8008c3c:	4a11      	ldr	r2, [pc, #68]	; (8008c84 <prvCheckForValidListAndQueue+0x78>)
 8008c3e:	2110      	movs	r1, #16
 8008c40:	200a      	movs	r0, #10
 8008c42:	f7fe f97f 	bl	8006f44 <xQueueGenericCreateStatic>
 8008c46:	4602      	mov	r2, r0
 8008c48:	4b08      	ldr	r3, [pc, #32]	; (8008c6c <prvCheckForValidListAndQueue+0x60>)
 8008c4a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008c4c:	4b07      	ldr	r3, [pc, #28]	; (8008c6c <prvCheckForValidListAndQueue+0x60>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d005      	beq.n	8008c60 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008c54:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <prvCheckForValidListAndQueue+0x60>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	490b      	ldr	r1, [pc, #44]	; (8008c88 <prvCheckForValidListAndQueue+0x7c>)
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fe fd82 	bl	8007764 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c60:	f000 f96a 	bl	8008f38 <vPortExitCritical>
}
 8008c64:	bf00      	nop
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	20000e78 	.word	0x20000e78
 8008c70:	20000e48 	.word	0x20000e48
 8008c74:	20000e5c 	.word	0x20000e5c
 8008c78:	20000e70 	.word	0x20000e70
 8008c7c:	20000e74 	.word	0x20000e74
 8008c80:	20000f24 	.word	0x20000f24
 8008c84:	20000e84 	.word	0x20000e84
 8008c88:	0800b79c 	.word	0x0800b79c

08008c8c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b085      	sub	sp, #20
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	60f8      	str	r0, [r7, #12]
 8008c94:	60b9      	str	r1, [r7, #8]
 8008c96:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3b04      	subs	r3, #4
 8008c9c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008ca4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	3b04      	subs	r3, #4
 8008caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	f023 0201 	bic.w	r2, r3, #1
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	3b04      	subs	r3, #4
 8008cba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008cbc:	4a0c      	ldr	r2, [pc, #48]	; (8008cf0 <pxPortInitialiseStack+0x64>)
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	3b14      	subs	r3, #20
 8008cc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	3b04      	subs	r3, #4
 8008cd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f06f 0202 	mvn.w	r2, #2
 8008cda:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	3b20      	subs	r3, #32
 8008ce0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3714      	adds	r7, #20
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr
 8008cf0:	08008cf5 	.word	0x08008cf5

08008cf4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008cfe:	4b11      	ldr	r3, [pc, #68]	; (8008d44 <prvTaskExitError+0x50>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d06:	d009      	beq.n	8008d1c <prvTaskExitError+0x28>
 8008d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0c:	f383 8811 	msr	BASEPRI, r3
 8008d10:	f3bf 8f6f 	isb	sy
 8008d14:	f3bf 8f4f 	dsb	sy
 8008d18:	60fb      	str	r3, [r7, #12]
 8008d1a:	e7fe      	b.n	8008d1a <prvTaskExitError+0x26>
 8008d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d20:	f383 8811 	msr	BASEPRI, r3
 8008d24:	f3bf 8f6f 	isb	sy
 8008d28:	f3bf 8f4f 	dsb	sy
 8008d2c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d2e:	bf00      	nop
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d0fc      	beq.n	8008d30 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d36:	bf00      	nop
 8008d38:	3714      	adds	r7, #20
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	2000000c 	.word	0x2000000c
	...

08008d50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d50:	4b07      	ldr	r3, [pc, #28]	; (8008d70 <pxCurrentTCBConst2>)
 8008d52:	6819      	ldr	r1, [r3, #0]
 8008d54:	6808      	ldr	r0, [r1, #0]
 8008d56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d5a:	f380 8809 	msr	PSP, r0
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f04f 0000 	mov.w	r0, #0
 8008d66:	f380 8811 	msr	BASEPRI, r0
 8008d6a:	4770      	bx	lr
 8008d6c:	f3af 8000 	nop.w

08008d70 <pxCurrentTCBConst2>:
 8008d70:	20000948 	.word	0x20000948
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d74:	bf00      	nop
 8008d76:	bf00      	nop

08008d78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d78:	4808      	ldr	r0, [pc, #32]	; (8008d9c <prvPortStartFirstTask+0x24>)
 8008d7a:	6800      	ldr	r0, [r0, #0]
 8008d7c:	6800      	ldr	r0, [r0, #0]
 8008d7e:	f380 8808 	msr	MSP, r0
 8008d82:	f04f 0000 	mov.w	r0, #0
 8008d86:	f380 8814 	msr	CONTROL, r0
 8008d8a:	b662      	cpsie	i
 8008d8c:	b661      	cpsie	f
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	f3bf 8f6f 	isb	sy
 8008d96:	df00      	svc	0
 8008d98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d9a:	bf00      	nop
 8008d9c:	e000ed08 	.word	0xe000ed08

08008da0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b086      	sub	sp, #24
 8008da4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008da6:	4b44      	ldr	r3, [pc, #272]	; (8008eb8 <xPortStartScheduler+0x118>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a44      	ldr	r2, [pc, #272]	; (8008ebc <xPortStartScheduler+0x11c>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d109      	bne.n	8008dc4 <xPortStartScheduler+0x24>
 8008db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db4:	f383 8811 	msr	BASEPRI, r3
 8008db8:	f3bf 8f6f 	isb	sy
 8008dbc:	f3bf 8f4f 	dsb	sy
 8008dc0:	613b      	str	r3, [r7, #16]
 8008dc2:	e7fe      	b.n	8008dc2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008dc4:	4b3c      	ldr	r3, [pc, #240]	; (8008eb8 <xPortStartScheduler+0x118>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a3d      	ldr	r2, [pc, #244]	; (8008ec0 <xPortStartScheduler+0x120>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d109      	bne.n	8008de2 <xPortStartScheduler+0x42>
 8008dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	60fb      	str	r3, [r7, #12]
 8008de0:	e7fe      	b.n	8008de0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008de2:	4b38      	ldr	r3, [pc, #224]	; (8008ec4 <xPortStartScheduler+0x124>)
 8008de4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	22ff      	movs	r2, #255	; 0xff
 8008df2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	781b      	ldrb	r3, [r3, #0]
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008dfc:	78fb      	ldrb	r3, [r7, #3]
 8008dfe:	b2db      	uxtb	r3, r3
 8008e00:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008e04:	b2da      	uxtb	r2, r3
 8008e06:	4b30      	ldr	r3, [pc, #192]	; (8008ec8 <xPortStartScheduler+0x128>)
 8008e08:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008e0a:	4b30      	ldr	r3, [pc, #192]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e0c:	2207      	movs	r2, #7
 8008e0e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e10:	e009      	b.n	8008e26 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008e12:	4b2e      	ldr	r3, [pc, #184]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	3b01      	subs	r3, #1
 8008e18:	4a2c      	ldr	r2, [pc, #176]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e1a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e1c:	78fb      	ldrb	r3, [r7, #3]
 8008e1e:	b2db      	uxtb	r3, r3
 8008e20:	005b      	lsls	r3, r3, #1
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e26:	78fb      	ldrb	r3, [r7, #3]
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e2e:	2b80      	cmp	r3, #128	; 0x80
 8008e30:	d0ef      	beq.n	8008e12 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e32:	4b26      	ldr	r3, [pc, #152]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f1c3 0307 	rsb	r3, r3, #7
 8008e3a:	2b04      	cmp	r3, #4
 8008e3c:	d009      	beq.n	8008e52 <xPortStartScheduler+0xb2>
 8008e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e42:	f383 8811 	msr	BASEPRI, r3
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	f3bf 8f4f 	dsb	sy
 8008e4e:	60bb      	str	r3, [r7, #8]
 8008e50:	e7fe      	b.n	8008e50 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e52:	4b1e      	ldr	r3, [pc, #120]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	021b      	lsls	r3, r3, #8
 8008e58:	4a1c      	ldr	r2, [pc, #112]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e5a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e5c:	4b1b      	ldr	r3, [pc, #108]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008e64:	4a19      	ldr	r2, [pc, #100]	; (8008ecc <xPortStartScheduler+0x12c>)
 8008e66:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	b2da      	uxtb	r2, r3
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e70:	4b17      	ldr	r3, [pc, #92]	; (8008ed0 <xPortStartScheduler+0x130>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	4a16      	ldr	r2, [pc, #88]	; (8008ed0 <xPortStartScheduler+0x130>)
 8008e76:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e7a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e7c:	4b14      	ldr	r3, [pc, #80]	; (8008ed0 <xPortStartScheduler+0x130>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a13      	ldr	r2, [pc, #76]	; (8008ed0 <xPortStartScheduler+0x130>)
 8008e82:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008e86:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e88:	f000 f8d6 	bl	8009038 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e8c:	4b11      	ldr	r3, [pc, #68]	; (8008ed4 <xPortStartScheduler+0x134>)
 8008e8e:	2200      	movs	r2, #0
 8008e90:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e92:	f000 f8f5 	bl	8009080 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e96:	4b10      	ldr	r3, [pc, #64]	; (8008ed8 <xPortStartScheduler+0x138>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a0f      	ldr	r2, [pc, #60]	; (8008ed8 <xPortStartScheduler+0x138>)
 8008e9c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008ea0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008ea2:	f7ff ff69 	bl	8008d78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ea6:	f7ff f8a3 	bl	8007ff0 <vTaskSwitchContext>
	prvTaskExitError();
 8008eaa:	f7ff ff23 	bl	8008cf4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008eae:	2300      	movs	r3, #0
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3718      	adds	r7, #24
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	e000ed00 	.word	0xe000ed00
 8008ebc:	410fc271 	.word	0x410fc271
 8008ec0:	410fc270 	.word	0x410fc270
 8008ec4:	e000e400 	.word	0xe000e400
 8008ec8:	20000f74 	.word	0x20000f74
 8008ecc:	20000f78 	.word	0x20000f78
 8008ed0:	e000ed20 	.word	0xe000ed20
 8008ed4:	2000000c 	.word	0x2000000c
 8008ed8:	e000ef34 	.word	0xe000ef34

08008edc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee6:	f383 8811 	msr	BASEPRI, r3
 8008eea:	f3bf 8f6f 	isb	sy
 8008eee:	f3bf 8f4f 	dsb	sy
 8008ef2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008ef4:	4b0e      	ldr	r3, [pc, #56]	; (8008f30 <vPortEnterCritical+0x54>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	4a0d      	ldr	r2, [pc, #52]	; (8008f30 <vPortEnterCritical+0x54>)
 8008efc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008efe:	4b0c      	ldr	r3, [pc, #48]	; (8008f30 <vPortEnterCritical+0x54>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d10e      	bne.n	8008f24 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008f06:	4b0b      	ldr	r3, [pc, #44]	; (8008f34 <vPortEnterCritical+0x58>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d009      	beq.n	8008f24 <vPortEnterCritical+0x48>
 8008f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f14:	f383 8811 	msr	BASEPRI, r3
 8008f18:	f3bf 8f6f 	isb	sy
 8008f1c:	f3bf 8f4f 	dsb	sy
 8008f20:	603b      	str	r3, [r7, #0]
 8008f22:	e7fe      	b.n	8008f22 <vPortEnterCritical+0x46>
	}
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	2000000c 	.word	0x2000000c
 8008f34:	e000ed04 	.word	0xe000ed04

08008f38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f3e:	4b11      	ldr	r3, [pc, #68]	; (8008f84 <vPortExitCritical+0x4c>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d109      	bne.n	8008f5a <vPortExitCritical+0x22>
 8008f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4a:	f383 8811 	msr	BASEPRI, r3
 8008f4e:	f3bf 8f6f 	isb	sy
 8008f52:	f3bf 8f4f 	dsb	sy
 8008f56:	607b      	str	r3, [r7, #4]
 8008f58:	e7fe      	b.n	8008f58 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008f5a:	4b0a      	ldr	r3, [pc, #40]	; (8008f84 <vPortExitCritical+0x4c>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	4a08      	ldr	r2, [pc, #32]	; (8008f84 <vPortExitCritical+0x4c>)
 8008f62:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f64:	4b07      	ldr	r3, [pc, #28]	; (8008f84 <vPortExitCritical+0x4c>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d104      	bne.n	8008f76 <vPortExitCritical+0x3e>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f76:	bf00      	nop
 8008f78:	370c      	adds	r7, #12
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f80:	4770      	bx	lr
 8008f82:	bf00      	nop
 8008f84:	2000000c 	.word	0x2000000c
	...

08008f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f90:	f3ef 8009 	mrs	r0, PSP
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	4b15      	ldr	r3, [pc, #84]	; (8008ff0 <pxCurrentTCBConst>)
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	f01e 0f10 	tst.w	lr, #16
 8008fa0:	bf08      	it	eq
 8008fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008faa:	6010      	str	r0, [r2, #0]
 8008fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008fb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008fb4:	f380 8811 	msr	BASEPRI, r0
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	f3bf 8f6f 	isb	sy
 8008fc0:	f7ff f816 	bl	8007ff0 <vTaskSwitchContext>
 8008fc4:	f04f 0000 	mov.w	r0, #0
 8008fc8:	f380 8811 	msr	BASEPRI, r0
 8008fcc:	bc09      	pop	{r0, r3}
 8008fce:	6819      	ldr	r1, [r3, #0]
 8008fd0:	6808      	ldr	r0, [r1, #0]
 8008fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd6:	f01e 0f10 	tst.w	lr, #16
 8008fda:	bf08      	it	eq
 8008fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fe0:	f380 8809 	msr	PSP, r0
 8008fe4:	f3bf 8f6f 	isb	sy
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	f3af 8000 	nop.w

08008ff0 <pxCurrentTCBConst>:
 8008ff0:	20000948 	.word	0x20000948
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop

08008ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009002:	f383 8811 	msr	BASEPRI, r3
 8009006:	f3bf 8f6f 	isb	sy
 800900a:	f3bf 8f4f 	dsb	sy
 800900e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009010:	f7fe ff30 	bl	8007e74 <xTaskIncrementTick>
 8009014:	4603      	mov	r3, r0
 8009016:	2b00      	cmp	r3, #0
 8009018:	d003      	beq.n	8009022 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800901a:	4b06      	ldr	r3, [pc, #24]	; (8009034 <SysTick_Handler+0x3c>)
 800901c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009020:	601a      	str	r2, [r3, #0]
 8009022:	2300      	movs	r3, #0
 8009024:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800902c:	bf00      	nop
 800902e:	3708      	adds	r7, #8
 8009030:	46bd      	mov	sp, r7
 8009032:	bd80      	pop	{r7, pc}
 8009034:	e000ed04 	.word	0xe000ed04

08009038 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009038:	b480      	push	{r7}
 800903a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800903c:	4b0b      	ldr	r3, [pc, #44]	; (800906c <vPortSetupTimerInterrupt+0x34>)
 800903e:	2200      	movs	r2, #0
 8009040:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009042:	4b0b      	ldr	r3, [pc, #44]	; (8009070 <vPortSetupTimerInterrupt+0x38>)
 8009044:	2200      	movs	r2, #0
 8009046:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009048:	4b0a      	ldr	r3, [pc, #40]	; (8009074 <vPortSetupTimerInterrupt+0x3c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a0a      	ldr	r2, [pc, #40]	; (8009078 <vPortSetupTimerInterrupt+0x40>)
 800904e:	fba2 2303 	umull	r2, r3, r2, r3
 8009052:	099b      	lsrs	r3, r3, #6
 8009054:	4a09      	ldr	r2, [pc, #36]	; (800907c <vPortSetupTimerInterrupt+0x44>)
 8009056:	3b01      	subs	r3, #1
 8009058:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800905a:	4b04      	ldr	r3, [pc, #16]	; (800906c <vPortSetupTimerInterrupt+0x34>)
 800905c:	2207      	movs	r2, #7
 800905e:	601a      	str	r2, [r3, #0]
}
 8009060:	bf00      	nop
 8009062:	46bd      	mov	sp, r7
 8009064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009068:	4770      	bx	lr
 800906a:	bf00      	nop
 800906c:	e000e010 	.word	0xe000e010
 8009070:	e000e018 	.word	0xe000e018
 8009074:	20000000 	.word	0x20000000
 8009078:	10624dd3 	.word	0x10624dd3
 800907c:	e000e014 	.word	0xe000e014

08009080 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009080:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009090 <vPortEnableVFP+0x10>
 8009084:	6801      	ldr	r1, [r0, #0]
 8009086:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800908a:	6001      	str	r1, [r0, #0]
 800908c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800908e:	bf00      	nop
 8009090:	e000ed88 	.word	0xe000ed88

08009094 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009094:	b480      	push	{r7}
 8009096:	b085      	sub	sp, #20
 8009098:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800909a:	f3ef 8305 	mrs	r3, IPSR
 800909e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2b0f      	cmp	r3, #15
 80090a4:	d913      	bls.n	80090ce <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80090a6:	4a16      	ldr	r2, [pc, #88]	; (8009100 <vPortValidateInterruptPriority+0x6c>)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4413      	add	r3, r2
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80090b0:	4b14      	ldr	r3, [pc, #80]	; (8009104 <vPortValidateInterruptPriority+0x70>)
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	7afa      	ldrb	r2, [r7, #11]
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d209      	bcs.n	80090ce <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80090ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	607b      	str	r3, [r7, #4]
 80090cc:	e7fe      	b.n	80090cc <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090ce:	4b0e      	ldr	r3, [pc, #56]	; (8009108 <vPortValidateInterruptPriority+0x74>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80090d6:	4b0d      	ldr	r3, [pc, #52]	; (800910c <vPortValidateInterruptPriority+0x78>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d909      	bls.n	80090f2 <vPortValidateInterruptPriority+0x5e>
 80090de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	603b      	str	r3, [r7, #0]
 80090f0:	e7fe      	b.n	80090f0 <vPortValidateInterruptPriority+0x5c>
	}
 80090f2:	bf00      	nop
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
 80090fe:	bf00      	nop
 8009100:	e000e3f0 	.word	0xe000e3f0
 8009104:	20000f74 	.word	0x20000f74
 8009108:	e000ed0c 	.word	0xe000ed0c
 800910c:	20000f78 	.word	0x20000f78

08009110 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b08a      	sub	sp, #40	; 0x28
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009118:	2300      	movs	r3, #0
 800911a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800911c:	f7fe fdf0 	bl	8007d00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009120:	4b57      	ldr	r3, [pc, #348]	; (8009280 <pvPortMalloc+0x170>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d101      	bne.n	800912c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009128:	f000 f90c 	bl	8009344 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800912c:	4b55      	ldr	r3, [pc, #340]	; (8009284 <pvPortMalloc+0x174>)
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4013      	ands	r3, r2
 8009134:	2b00      	cmp	r3, #0
 8009136:	f040 808c 	bne.w	8009252 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d01c      	beq.n	800917a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009140:	2208      	movs	r2, #8
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4413      	add	r3, r2
 8009146:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f003 0307 	and.w	r3, r3, #7
 800914e:	2b00      	cmp	r3, #0
 8009150:	d013      	beq.n	800917a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f023 0307 	bic.w	r3, r3, #7
 8009158:	3308      	adds	r3, #8
 800915a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f003 0307 	and.w	r3, r3, #7
 8009162:	2b00      	cmp	r3, #0
 8009164:	d009      	beq.n	800917a <pvPortMalloc+0x6a>
 8009166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800916a:	f383 8811 	msr	BASEPRI, r3
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f3bf 8f4f 	dsb	sy
 8009176:	617b      	str	r3, [r7, #20]
 8009178:	e7fe      	b.n	8009178 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d068      	beq.n	8009252 <pvPortMalloc+0x142>
 8009180:	4b41      	ldr	r3, [pc, #260]	; (8009288 <pvPortMalloc+0x178>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	429a      	cmp	r2, r3
 8009188:	d863      	bhi.n	8009252 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800918a:	4b40      	ldr	r3, [pc, #256]	; (800928c <pvPortMalloc+0x17c>)
 800918c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800918e:	4b3f      	ldr	r3, [pc, #252]	; (800928c <pvPortMalloc+0x17c>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009194:	e004      	b.n	80091a0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009198:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800919a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d903      	bls.n	80091b2 <pvPortMalloc+0xa2>
 80091aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d1f1      	bne.n	8009196 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091b2:	4b33      	ldr	r3, [pc, #204]	; (8009280 <pvPortMalloc+0x170>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d04a      	beq.n	8009252 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091bc:	6a3b      	ldr	r3, [r7, #32]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2208      	movs	r2, #8
 80091c2:	4413      	add	r3, r2
 80091c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	6a3b      	ldr	r3, [r7, #32]
 80091cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d0:	685a      	ldr	r2, [r3, #4]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	1ad2      	subs	r2, r2, r3
 80091d6:	2308      	movs	r3, #8
 80091d8:	005b      	lsls	r3, r3, #1
 80091da:	429a      	cmp	r2, r3
 80091dc:	d91e      	bls.n	800921c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	4413      	add	r3, r2
 80091e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	f003 0307 	and.w	r3, r3, #7
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d009      	beq.n	8009204 <pvPortMalloc+0xf4>
 80091f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f4:	f383 8811 	msr	BASEPRI, r3
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	613b      	str	r3, [r7, #16]
 8009202:	e7fe      	b.n	8009202 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009206:	685a      	ldr	r2, [r3, #4]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	1ad2      	subs	r2, r2, r3
 800920c:	69bb      	ldr	r3, [r7, #24]
 800920e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009216:	69b8      	ldr	r0, [r7, #24]
 8009218:	f000 f8f6 	bl	8009408 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800921c:	4b1a      	ldr	r3, [pc, #104]	; (8009288 <pvPortMalloc+0x178>)
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009222:	685b      	ldr	r3, [r3, #4]
 8009224:	1ad3      	subs	r3, r2, r3
 8009226:	4a18      	ldr	r2, [pc, #96]	; (8009288 <pvPortMalloc+0x178>)
 8009228:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800922a:	4b17      	ldr	r3, [pc, #92]	; (8009288 <pvPortMalloc+0x178>)
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	4b18      	ldr	r3, [pc, #96]	; (8009290 <pvPortMalloc+0x180>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	429a      	cmp	r2, r3
 8009234:	d203      	bcs.n	800923e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009236:	4b14      	ldr	r3, [pc, #80]	; (8009288 <pvPortMalloc+0x178>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a15      	ldr	r2, [pc, #84]	; (8009290 <pvPortMalloc+0x180>)
 800923c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800923e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009240:	685a      	ldr	r2, [r3, #4]
 8009242:	4b10      	ldr	r3, [pc, #64]	; (8009284 <pvPortMalloc+0x174>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	431a      	orrs	r2, r3
 8009248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800924c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800924e:	2200      	movs	r2, #0
 8009250:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009252:	f7fe fd63 	bl	8007d1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	f003 0307 	and.w	r3, r3, #7
 800925c:	2b00      	cmp	r3, #0
 800925e:	d009      	beq.n	8009274 <pvPortMalloc+0x164>
 8009260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009264:	f383 8811 	msr	BASEPRI, r3
 8009268:	f3bf 8f6f 	isb	sy
 800926c:	f3bf 8f4f 	dsb	sy
 8009270:	60fb      	str	r3, [r7, #12]
 8009272:	e7fe      	b.n	8009272 <pvPortMalloc+0x162>
	return pvReturn;
 8009274:	69fb      	ldr	r3, [r7, #28]
}
 8009276:	4618      	mov	r0, r3
 8009278:	3728      	adds	r7, #40	; 0x28
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	20001b84 	.word	0x20001b84
 8009284:	20001b90 	.word	0x20001b90
 8009288:	20001b88 	.word	0x20001b88
 800928c:	20001b7c 	.word	0x20001b7c
 8009290:	20001b8c 	.word	0x20001b8c

08009294 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b086      	sub	sp, #24
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d046      	beq.n	8009334 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092a6:	2308      	movs	r3, #8
 80092a8:	425b      	negs	r3, r3
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	4413      	add	r3, r2
 80092ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092b4:	693b      	ldr	r3, [r7, #16]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	4b20      	ldr	r3, [pc, #128]	; (800933c <vPortFree+0xa8>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4013      	ands	r3, r2
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d109      	bne.n	80092d6 <vPortFree+0x42>
 80092c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c6:	f383 8811 	msr	BASEPRI, r3
 80092ca:	f3bf 8f6f 	isb	sy
 80092ce:	f3bf 8f4f 	dsb	sy
 80092d2:	60fb      	str	r3, [r7, #12]
 80092d4:	e7fe      	b.n	80092d4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80092d6:	693b      	ldr	r3, [r7, #16]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d009      	beq.n	80092f2 <vPortFree+0x5e>
 80092de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e2:	f383 8811 	msr	BASEPRI, r3
 80092e6:	f3bf 8f6f 	isb	sy
 80092ea:	f3bf 8f4f 	dsb	sy
 80092ee:	60bb      	str	r3, [r7, #8]
 80092f0:	e7fe      	b.n	80092f0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	4b11      	ldr	r3, [pc, #68]	; (800933c <vPortFree+0xa8>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4013      	ands	r3, r2
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d019      	beq.n	8009334 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d115      	bne.n	8009334 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	685a      	ldr	r2, [r3, #4]
 800930c:	4b0b      	ldr	r3, [pc, #44]	; (800933c <vPortFree+0xa8>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	43db      	mvns	r3, r3
 8009312:	401a      	ands	r2, r3
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009318:	f7fe fcf2 	bl	8007d00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	685a      	ldr	r2, [r3, #4]
 8009320:	4b07      	ldr	r3, [pc, #28]	; (8009340 <vPortFree+0xac>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4413      	add	r3, r2
 8009326:	4a06      	ldr	r2, [pc, #24]	; (8009340 <vPortFree+0xac>)
 8009328:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800932a:	6938      	ldr	r0, [r7, #16]
 800932c:	f000 f86c 	bl	8009408 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009330:	f7fe fcf4 	bl	8007d1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009334:	bf00      	nop
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	20001b90 	.word	0x20001b90
 8009340:	20001b88 	.word	0x20001b88

08009344 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009344:	b480      	push	{r7}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800934a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800934e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009350:	4b27      	ldr	r3, [pc, #156]	; (80093f0 <prvHeapInit+0xac>)
 8009352:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	f003 0307 	and.w	r3, r3, #7
 800935a:	2b00      	cmp	r3, #0
 800935c:	d00c      	beq.n	8009378 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	3307      	adds	r3, #7
 8009362:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f023 0307 	bic.w	r3, r3, #7
 800936a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800936c:	68ba      	ldr	r2, [r7, #8]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	1ad3      	subs	r3, r2, r3
 8009372:	4a1f      	ldr	r2, [pc, #124]	; (80093f0 <prvHeapInit+0xac>)
 8009374:	4413      	add	r3, r2
 8009376:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800937c:	4a1d      	ldr	r2, [pc, #116]	; (80093f4 <prvHeapInit+0xb0>)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009382:	4b1c      	ldr	r3, [pc, #112]	; (80093f4 <prvHeapInit+0xb0>)
 8009384:	2200      	movs	r2, #0
 8009386:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	4413      	add	r3, r2
 800938e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009390:	2208      	movs	r2, #8
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f023 0307 	bic.w	r3, r3, #7
 800939e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	4a15      	ldr	r2, [pc, #84]	; (80093f8 <prvHeapInit+0xb4>)
 80093a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093a6:	4b14      	ldr	r3, [pc, #80]	; (80093f8 <prvHeapInit+0xb4>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2200      	movs	r2, #0
 80093ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ae:	4b12      	ldr	r3, [pc, #72]	; (80093f8 <prvHeapInit+0xb4>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	2200      	movs	r2, #0
 80093b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	1ad2      	subs	r2, r2, r3
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093c4:	4b0c      	ldr	r3, [pc, #48]	; (80093f8 <prvHeapInit+0xb4>)
 80093c6:	681a      	ldr	r2, [r3, #0]
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	685b      	ldr	r3, [r3, #4]
 80093d0:	4a0a      	ldr	r2, [pc, #40]	; (80093fc <prvHeapInit+0xb8>)
 80093d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	4a09      	ldr	r2, [pc, #36]	; (8009400 <prvHeapInit+0xbc>)
 80093da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093dc:	4b09      	ldr	r3, [pc, #36]	; (8009404 <prvHeapInit+0xc0>)
 80093de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80093e2:	601a      	str	r2, [r3, #0]
}
 80093e4:	bf00      	nop
 80093e6:	3714      	adds	r7, #20
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr
 80093f0:	20000f7c 	.word	0x20000f7c
 80093f4:	20001b7c 	.word	0x20001b7c
 80093f8:	20001b84 	.word	0x20001b84
 80093fc:	20001b8c 	.word	0x20001b8c
 8009400:	20001b88 	.word	0x20001b88
 8009404:	20001b90 	.word	0x20001b90

08009408 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009408:	b480      	push	{r7}
 800940a:	b085      	sub	sp, #20
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009410:	4b28      	ldr	r3, [pc, #160]	; (80094b4 <prvInsertBlockIntoFreeList+0xac>)
 8009412:	60fb      	str	r3, [r7, #12]
 8009414:	e002      	b.n	800941c <prvInsertBlockIntoFreeList+0x14>
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	60fb      	str	r3, [r7, #12]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	687a      	ldr	r2, [r7, #4]
 8009422:	429a      	cmp	r2, r3
 8009424:	d8f7      	bhi.n	8009416 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	68ba      	ldr	r2, [r7, #8]
 8009430:	4413      	add	r3, r2
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	429a      	cmp	r2, r3
 8009436:	d108      	bne.n	800944a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	441a      	add	r2, r3
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	68ba      	ldr	r2, [r7, #8]
 8009454:	441a      	add	r2, r3
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	429a      	cmp	r2, r3
 800945c:	d118      	bne.n	8009490 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	4b15      	ldr	r3, [pc, #84]	; (80094b8 <prvInsertBlockIntoFreeList+0xb0>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	429a      	cmp	r2, r3
 8009468:	d00d      	beq.n	8009486 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	685a      	ldr	r2, [r3, #4]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	441a      	add	r2, r3
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	601a      	str	r2, [r3, #0]
 8009484:	e008      	b.n	8009498 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009486:	4b0c      	ldr	r3, [pc, #48]	; (80094b8 <prvInsertBlockIntoFreeList+0xb0>)
 8009488:	681a      	ldr	r2, [r3, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	601a      	str	r2, [r3, #0]
 800948e:	e003      	b.n	8009498 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681a      	ldr	r2, [r3, #0]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009498:	68fa      	ldr	r2, [r7, #12]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	429a      	cmp	r2, r3
 800949e:	d002      	beq.n	80094a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094a6:	bf00      	nop
 80094a8:	3714      	adds	r7, #20
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	20001b7c 	.word	0x20001b7c
 80094b8:	20001b84 	.word	0x20001b84

080094bc <atoi>:
 80094bc:	220a      	movs	r2, #10
 80094be:	2100      	movs	r1, #0
 80094c0:	f000 bd36 	b.w	8009f30 <strtol>

080094c4 <__errno>:
 80094c4:	4b01      	ldr	r3, [pc, #4]	; (80094cc <__errno+0x8>)
 80094c6:	6818      	ldr	r0, [r3, #0]
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	20000010 	.word	0x20000010

080094d0 <__libc_init_array>:
 80094d0:	b570      	push	{r4, r5, r6, lr}
 80094d2:	4e0d      	ldr	r6, [pc, #52]	; (8009508 <__libc_init_array+0x38>)
 80094d4:	4c0d      	ldr	r4, [pc, #52]	; (800950c <__libc_init_array+0x3c>)
 80094d6:	1ba4      	subs	r4, r4, r6
 80094d8:	10a4      	asrs	r4, r4, #2
 80094da:	2500      	movs	r5, #0
 80094dc:	42a5      	cmp	r5, r4
 80094de:	d109      	bne.n	80094f4 <__libc_init_array+0x24>
 80094e0:	4e0b      	ldr	r6, [pc, #44]	; (8009510 <__libc_init_array+0x40>)
 80094e2:	4c0c      	ldr	r4, [pc, #48]	; (8009514 <__libc_init_array+0x44>)
 80094e4:	f002 f8f6 	bl	800b6d4 <_init>
 80094e8:	1ba4      	subs	r4, r4, r6
 80094ea:	10a4      	asrs	r4, r4, #2
 80094ec:	2500      	movs	r5, #0
 80094ee:	42a5      	cmp	r5, r4
 80094f0:	d105      	bne.n	80094fe <__libc_init_array+0x2e>
 80094f2:	bd70      	pop	{r4, r5, r6, pc}
 80094f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80094f8:	4798      	blx	r3
 80094fa:	3501      	adds	r5, #1
 80094fc:	e7ee      	b.n	80094dc <__libc_init_array+0xc>
 80094fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009502:	4798      	blx	r3
 8009504:	3501      	adds	r5, #1
 8009506:	e7f2      	b.n	80094ee <__libc_init_array+0x1e>
 8009508:	0800ba80 	.word	0x0800ba80
 800950c:	0800ba80 	.word	0x0800ba80
 8009510:	0800ba80 	.word	0x0800ba80
 8009514:	0800ba84 	.word	0x0800ba84

08009518 <memcpy>:
 8009518:	b510      	push	{r4, lr}
 800951a:	1e43      	subs	r3, r0, #1
 800951c:	440a      	add	r2, r1
 800951e:	4291      	cmp	r1, r2
 8009520:	d100      	bne.n	8009524 <memcpy+0xc>
 8009522:	bd10      	pop	{r4, pc}
 8009524:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009528:	f803 4f01 	strb.w	r4, [r3, #1]!
 800952c:	e7f7      	b.n	800951e <memcpy+0x6>

0800952e <memset>:
 800952e:	4402      	add	r2, r0
 8009530:	4603      	mov	r3, r0
 8009532:	4293      	cmp	r3, r2
 8009534:	d100      	bne.n	8009538 <memset+0xa>
 8009536:	4770      	bx	lr
 8009538:	f803 1b01 	strb.w	r1, [r3], #1
 800953c:	e7f9      	b.n	8009532 <memset+0x4>

0800953e <__cvt>:
 800953e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009542:	ec55 4b10 	vmov	r4, r5, d0
 8009546:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009548:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800954c:	2d00      	cmp	r5, #0
 800954e:	460e      	mov	r6, r1
 8009550:	4691      	mov	r9, r2
 8009552:	4619      	mov	r1, r3
 8009554:	bfb8      	it	lt
 8009556:	4622      	movlt	r2, r4
 8009558:	462b      	mov	r3, r5
 800955a:	f027 0720 	bic.w	r7, r7, #32
 800955e:	bfbb      	ittet	lt
 8009560:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009564:	461d      	movlt	r5, r3
 8009566:	2300      	movge	r3, #0
 8009568:	232d      	movlt	r3, #45	; 0x2d
 800956a:	bfb8      	it	lt
 800956c:	4614      	movlt	r4, r2
 800956e:	2f46      	cmp	r7, #70	; 0x46
 8009570:	700b      	strb	r3, [r1, #0]
 8009572:	d004      	beq.n	800957e <__cvt+0x40>
 8009574:	2f45      	cmp	r7, #69	; 0x45
 8009576:	d100      	bne.n	800957a <__cvt+0x3c>
 8009578:	3601      	adds	r6, #1
 800957a:	2102      	movs	r1, #2
 800957c:	e000      	b.n	8009580 <__cvt+0x42>
 800957e:	2103      	movs	r1, #3
 8009580:	ab03      	add	r3, sp, #12
 8009582:	9301      	str	r3, [sp, #4]
 8009584:	ab02      	add	r3, sp, #8
 8009586:	9300      	str	r3, [sp, #0]
 8009588:	4632      	mov	r2, r6
 800958a:	4653      	mov	r3, sl
 800958c:	ec45 4b10 	vmov	d0, r4, r5
 8009590:	f000 fd72 	bl	800a078 <_dtoa_r>
 8009594:	2f47      	cmp	r7, #71	; 0x47
 8009596:	4680      	mov	r8, r0
 8009598:	d102      	bne.n	80095a0 <__cvt+0x62>
 800959a:	f019 0f01 	tst.w	r9, #1
 800959e:	d026      	beq.n	80095ee <__cvt+0xb0>
 80095a0:	2f46      	cmp	r7, #70	; 0x46
 80095a2:	eb08 0906 	add.w	r9, r8, r6
 80095a6:	d111      	bne.n	80095cc <__cvt+0x8e>
 80095a8:	f898 3000 	ldrb.w	r3, [r8]
 80095ac:	2b30      	cmp	r3, #48	; 0x30
 80095ae:	d10a      	bne.n	80095c6 <__cvt+0x88>
 80095b0:	2200      	movs	r2, #0
 80095b2:	2300      	movs	r3, #0
 80095b4:	4620      	mov	r0, r4
 80095b6:	4629      	mov	r1, r5
 80095b8:	f7f7 fa8e 	bl	8000ad8 <__aeabi_dcmpeq>
 80095bc:	b918      	cbnz	r0, 80095c6 <__cvt+0x88>
 80095be:	f1c6 0601 	rsb	r6, r6, #1
 80095c2:	f8ca 6000 	str.w	r6, [sl]
 80095c6:	f8da 3000 	ldr.w	r3, [sl]
 80095ca:	4499      	add	r9, r3
 80095cc:	2200      	movs	r2, #0
 80095ce:	2300      	movs	r3, #0
 80095d0:	4620      	mov	r0, r4
 80095d2:	4629      	mov	r1, r5
 80095d4:	f7f7 fa80 	bl	8000ad8 <__aeabi_dcmpeq>
 80095d8:	b938      	cbnz	r0, 80095ea <__cvt+0xac>
 80095da:	2230      	movs	r2, #48	; 0x30
 80095dc:	9b03      	ldr	r3, [sp, #12]
 80095de:	454b      	cmp	r3, r9
 80095e0:	d205      	bcs.n	80095ee <__cvt+0xb0>
 80095e2:	1c59      	adds	r1, r3, #1
 80095e4:	9103      	str	r1, [sp, #12]
 80095e6:	701a      	strb	r2, [r3, #0]
 80095e8:	e7f8      	b.n	80095dc <__cvt+0x9e>
 80095ea:	f8cd 900c 	str.w	r9, [sp, #12]
 80095ee:	9b03      	ldr	r3, [sp, #12]
 80095f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095f2:	eba3 0308 	sub.w	r3, r3, r8
 80095f6:	4640      	mov	r0, r8
 80095f8:	6013      	str	r3, [r2, #0]
 80095fa:	b004      	add	sp, #16
 80095fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009600 <__exponent>:
 8009600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009602:	2900      	cmp	r1, #0
 8009604:	4604      	mov	r4, r0
 8009606:	bfba      	itte	lt
 8009608:	4249      	neglt	r1, r1
 800960a:	232d      	movlt	r3, #45	; 0x2d
 800960c:	232b      	movge	r3, #43	; 0x2b
 800960e:	2909      	cmp	r1, #9
 8009610:	f804 2b02 	strb.w	r2, [r4], #2
 8009614:	7043      	strb	r3, [r0, #1]
 8009616:	dd20      	ble.n	800965a <__exponent+0x5a>
 8009618:	f10d 0307 	add.w	r3, sp, #7
 800961c:	461f      	mov	r7, r3
 800961e:	260a      	movs	r6, #10
 8009620:	fb91 f5f6 	sdiv	r5, r1, r6
 8009624:	fb06 1115 	mls	r1, r6, r5, r1
 8009628:	3130      	adds	r1, #48	; 0x30
 800962a:	2d09      	cmp	r5, #9
 800962c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009630:	f103 32ff 	add.w	r2, r3, #4294967295
 8009634:	4629      	mov	r1, r5
 8009636:	dc09      	bgt.n	800964c <__exponent+0x4c>
 8009638:	3130      	adds	r1, #48	; 0x30
 800963a:	3b02      	subs	r3, #2
 800963c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009640:	42bb      	cmp	r3, r7
 8009642:	4622      	mov	r2, r4
 8009644:	d304      	bcc.n	8009650 <__exponent+0x50>
 8009646:	1a10      	subs	r0, r2, r0
 8009648:	b003      	add	sp, #12
 800964a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800964c:	4613      	mov	r3, r2
 800964e:	e7e7      	b.n	8009620 <__exponent+0x20>
 8009650:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009654:	f804 2b01 	strb.w	r2, [r4], #1
 8009658:	e7f2      	b.n	8009640 <__exponent+0x40>
 800965a:	2330      	movs	r3, #48	; 0x30
 800965c:	4419      	add	r1, r3
 800965e:	7083      	strb	r3, [r0, #2]
 8009660:	1d02      	adds	r2, r0, #4
 8009662:	70c1      	strb	r1, [r0, #3]
 8009664:	e7ef      	b.n	8009646 <__exponent+0x46>
	...

08009668 <_printf_float>:
 8009668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966c:	b08d      	sub	sp, #52	; 0x34
 800966e:	460c      	mov	r4, r1
 8009670:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009674:	4616      	mov	r6, r2
 8009676:	461f      	mov	r7, r3
 8009678:	4605      	mov	r5, r0
 800967a:	f001 fab9 	bl	800abf0 <_localeconv_r>
 800967e:	6803      	ldr	r3, [r0, #0]
 8009680:	9304      	str	r3, [sp, #16]
 8009682:	4618      	mov	r0, r3
 8009684:	f7f6 fdac 	bl	80001e0 <strlen>
 8009688:	2300      	movs	r3, #0
 800968a:	930a      	str	r3, [sp, #40]	; 0x28
 800968c:	f8d8 3000 	ldr.w	r3, [r8]
 8009690:	9005      	str	r0, [sp, #20]
 8009692:	3307      	adds	r3, #7
 8009694:	f023 0307 	bic.w	r3, r3, #7
 8009698:	f103 0208 	add.w	r2, r3, #8
 800969c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80096a0:	f8d4 b000 	ldr.w	fp, [r4]
 80096a4:	f8c8 2000 	str.w	r2, [r8]
 80096a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80096b0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80096b4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096b8:	9307      	str	r3, [sp, #28]
 80096ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80096be:	f04f 32ff 	mov.w	r2, #4294967295
 80096c2:	4ba7      	ldr	r3, [pc, #668]	; (8009960 <_printf_float+0x2f8>)
 80096c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096c8:	f7f7 fa38 	bl	8000b3c <__aeabi_dcmpun>
 80096cc:	bb70      	cbnz	r0, 800972c <_printf_float+0xc4>
 80096ce:	f04f 32ff 	mov.w	r2, #4294967295
 80096d2:	4ba3      	ldr	r3, [pc, #652]	; (8009960 <_printf_float+0x2f8>)
 80096d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096d8:	f7f7 fa12 	bl	8000b00 <__aeabi_dcmple>
 80096dc:	bb30      	cbnz	r0, 800972c <_printf_float+0xc4>
 80096de:	2200      	movs	r2, #0
 80096e0:	2300      	movs	r3, #0
 80096e2:	4640      	mov	r0, r8
 80096e4:	4649      	mov	r1, r9
 80096e6:	f7f7 fa01 	bl	8000aec <__aeabi_dcmplt>
 80096ea:	b110      	cbz	r0, 80096f2 <_printf_float+0x8a>
 80096ec:	232d      	movs	r3, #45	; 0x2d
 80096ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096f2:	4a9c      	ldr	r2, [pc, #624]	; (8009964 <_printf_float+0x2fc>)
 80096f4:	4b9c      	ldr	r3, [pc, #624]	; (8009968 <_printf_float+0x300>)
 80096f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80096fa:	bf8c      	ite	hi
 80096fc:	4690      	movhi	r8, r2
 80096fe:	4698      	movls	r8, r3
 8009700:	2303      	movs	r3, #3
 8009702:	f02b 0204 	bic.w	r2, fp, #4
 8009706:	6123      	str	r3, [r4, #16]
 8009708:	6022      	str	r2, [r4, #0]
 800970a:	f04f 0900 	mov.w	r9, #0
 800970e:	9700      	str	r7, [sp, #0]
 8009710:	4633      	mov	r3, r6
 8009712:	aa0b      	add	r2, sp, #44	; 0x2c
 8009714:	4621      	mov	r1, r4
 8009716:	4628      	mov	r0, r5
 8009718:	f000 f9e6 	bl	8009ae8 <_printf_common>
 800971c:	3001      	adds	r0, #1
 800971e:	f040 808d 	bne.w	800983c <_printf_float+0x1d4>
 8009722:	f04f 30ff 	mov.w	r0, #4294967295
 8009726:	b00d      	add	sp, #52	; 0x34
 8009728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800972c:	4642      	mov	r2, r8
 800972e:	464b      	mov	r3, r9
 8009730:	4640      	mov	r0, r8
 8009732:	4649      	mov	r1, r9
 8009734:	f7f7 fa02 	bl	8000b3c <__aeabi_dcmpun>
 8009738:	b110      	cbz	r0, 8009740 <_printf_float+0xd8>
 800973a:	4a8c      	ldr	r2, [pc, #560]	; (800996c <_printf_float+0x304>)
 800973c:	4b8c      	ldr	r3, [pc, #560]	; (8009970 <_printf_float+0x308>)
 800973e:	e7da      	b.n	80096f6 <_printf_float+0x8e>
 8009740:	6861      	ldr	r1, [r4, #4]
 8009742:	1c4b      	adds	r3, r1, #1
 8009744:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009748:	a80a      	add	r0, sp, #40	; 0x28
 800974a:	d13e      	bne.n	80097ca <_printf_float+0x162>
 800974c:	2306      	movs	r3, #6
 800974e:	6063      	str	r3, [r4, #4]
 8009750:	2300      	movs	r3, #0
 8009752:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009756:	ab09      	add	r3, sp, #36	; 0x24
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	ec49 8b10 	vmov	d0, r8, r9
 800975e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009762:	6022      	str	r2, [r4, #0]
 8009764:	f8cd a004 	str.w	sl, [sp, #4]
 8009768:	6861      	ldr	r1, [r4, #4]
 800976a:	4628      	mov	r0, r5
 800976c:	f7ff fee7 	bl	800953e <__cvt>
 8009770:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009774:	2b47      	cmp	r3, #71	; 0x47
 8009776:	4680      	mov	r8, r0
 8009778:	d109      	bne.n	800978e <_printf_float+0x126>
 800977a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800977c:	1cd8      	adds	r0, r3, #3
 800977e:	db02      	blt.n	8009786 <_printf_float+0x11e>
 8009780:	6862      	ldr	r2, [r4, #4]
 8009782:	4293      	cmp	r3, r2
 8009784:	dd47      	ble.n	8009816 <_printf_float+0x1ae>
 8009786:	f1aa 0a02 	sub.w	sl, sl, #2
 800978a:	fa5f fa8a 	uxtb.w	sl, sl
 800978e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009792:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009794:	d824      	bhi.n	80097e0 <_printf_float+0x178>
 8009796:	3901      	subs	r1, #1
 8009798:	4652      	mov	r2, sl
 800979a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800979e:	9109      	str	r1, [sp, #36]	; 0x24
 80097a0:	f7ff ff2e 	bl	8009600 <__exponent>
 80097a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097a6:	1813      	adds	r3, r2, r0
 80097a8:	2a01      	cmp	r2, #1
 80097aa:	4681      	mov	r9, r0
 80097ac:	6123      	str	r3, [r4, #16]
 80097ae:	dc02      	bgt.n	80097b6 <_printf_float+0x14e>
 80097b0:	6822      	ldr	r2, [r4, #0]
 80097b2:	07d1      	lsls	r1, r2, #31
 80097b4:	d501      	bpl.n	80097ba <_printf_float+0x152>
 80097b6:	3301      	adds	r3, #1
 80097b8:	6123      	str	r3, [r4, #16]
 80097ba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d0a5      	beq.n	800970e <_printf_float+0xa6>
 80097c2:	232d      	movs	r3, #45	; 0x2d
 80097c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097c8:	e7a1      	b.n	800970e <_printf_float+0xa6>
 80097ca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80097ce:	f000 8177 	beq.w	8009ac0 <_printf_float+0x458>
 80097d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80097d6:	d1bb      	bne.n	8009750 <_printf_float+0xe8>
 80097d8:	2900      	cmp	r1, #0
 80097da:	d1b9      	bne.n	8009750 <_printf_float+0xe8>
 80097dc:	2301      	movs	r3, #1
 80097de:	e7b6      	b.n	800974e <_printf_float+0xe6>
 80097e0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80097e4:	d119      	bne.n	800981a <_printf_float+0x1b2>
 80097e6:	2900      	cmp	r1, #0
 80097e8:	6863      	ldr	r3, [r4, #4]
 80097ea:	dd0c      	ble.n	8009806 <_printf_float+0x19e>
 80097ec:	6121      	str	r1, [r4, #16]
 80097ee:	b913      	cbnz	r3, 80097f6 <_printf_float+0x18e>
 80097f0:	6822      	ldr	r2, [r4, #0]
 80097f2:	07d2      	lsls	r2, r2, #31
 80097f4:	d502      	bpl.n	80097fc <_printf_float+0x194>
 80097f6:	3301      	adds	r3, #1
 80097f8:	440b      	add	r3, r1
 80097fa:	6123      	str	r3, [r4, #16]
 80097fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097fe:	65a3      	str	r3, [r4, #88]	; 0x58
 8009800:	f04f 0900 	mov.w	r9, #0
 8009804:	e7d9      	b.n	80097ba <_printf_float+0x152>
 8009806:	b913      	cbnz	r3, 800980e <_printf_float+0x1a6>
 8009808:	6822      	ldr	r2, [r4, #0]
 800980a:	07d0      	lsls	r0, r2, #31
 800980c:	d501      	bpl.n	8009812 <_printf_float+0x1aa>
 800980e:	3302      	adds	r3, #2
 8009810:	e7f3      	b.n	80097fa <_printf_float+0x192>
 8009812:	2301      	movs	r3, #1
 8009814:	e7f1      	b.n	80097fa <_printf_float+0x192>
 8009816:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800981a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800981e:	4293      	cmp	r3, r2
 8009820:	db05      	blt.n	800982e <_printf_float+0x1c6>
 8009822:	6822      	ldr	r2, [r4, #0]
 8009824:	6123      	str	r3, [r4, #16]
 8009826:	07d1      	lsls	r1, r2, #31
 8009828:	d5e8      	bpl.n	80097fc <_printf_float+0x194>
 800982a:	3301      	adds	r3, #1
 800982c:	e7e5      	b.n	80097fa <_printf_float+0x192>
 800982e:	2b00      	cmp	r3, #0
 8009830:	bfd4      	ite	le
 8009832:	f1c3 0302 	rsble	r3, r3, #2
 8009836:	2301      	movgt	r3, #1
 8009838:	4413      	add	r3, r2
 800983a:	e7de      	b.n	80097fa <_printf_float+0x192>
 800983c:	6823      	ldr	r3, [r4, #0]
 800983e:	055a      	lsls	r2, r3, #21
 8009840:	d407      	bmi.n	8009852 <_printf_float+0x1ea>
 8009842:	6923      	ldr	r3, [r4, #16]
 8009844:	4642      	mov	r2, r8
 8009846:	4631      	mov	r1, r6
 8009848:	4628      	mov	r0, r5
 800984a:	47b8      	blx	r7
 800984c:	3001      	adds	r0, #1
 800984e:	d12b      	bne.n	80098a8 <_printf_float+0x240>
 8009850:	e767      	b.n	8009722 <_printf_float+0xba>
 8009852:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009856:	f240 80dc 	bls.w	8009a12 <_printf_float+0x3aa>
 800985a:	2200      	movs	r2, #0
 800985c:	2300      	movs	r3, #0
 800985e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009862:	f7f7 f939 	bl	8000ad8 <__aeabi_dcmpeq>
 8009866:	2800      	cmp	r0, #0
 8009868:	d033      	beq.n	80098d2 <_printf_float+0x26a>
 800986a:	2301      	movs	r3, #1
 800986c:	4a41      	ldr	r2, [pc, #260]	; (8009974 <_printf_float+0x30c>)
 800986e:	4631      	mov	r1, r6
 8009870:	4628      	mov	r0, r5
 8009872:	47b8      	blx	r7
 8009874:	3001      	adds	r0, #1
 8009876:	f43f af54 	beq.w	8009722 <_printf_float+0xba>
 800987a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800987e:	429a      	cmp	r2, r3
 8009880:	db02      	blt.n	8009888 <_printf_float+0x220>
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	07d8      	lsls	r0, r3, #31
 8009886:	d50f      	bpl.n	80098a8 <_printf_float+0x240>
 8009888:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800988c:	4631      	mov	r1, r6
 800988e:	4628      	mov	r0, r5
 8009890:	47b8      	blx	r7
 8009892:	3001      	adds	r0, #1
 8009894:	f43f af45 	beq.w	8009722 <_printf_float+0xba>
 8009898:	f04f 0800 	mov.w	r8, #0
 800989c:	f104 091a 	add.w	r9, r4, #26
 80098a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a2:	3b01      	subs	r3, #1
 80098a4:	4543      	cmp	r3, r8
 80098a6:	dc09      	bgt.n	80098bc <_printf_float+0x254>
 80098a8:	6823      	ldr	r3, [r4, #0]
 80098aa:	079b      	lsls	r3, r3, #30
 80098ac:	f100 8103 	bmi.w	8009ab6 <_printf_float+0x44e>
 80098b0:	68e0      	ldr	r0, [r4, #12]
 80098b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098b4:	4298      	cmp	r0, r3
 80098b6:	bfb8      	it	lt
 80098b8:	4618      	movlt	r0, r3
 80098ba:	e734      	b.n	8009726 <_printf_float+0xbe>
 80098bc:	2301      	movs	r3, #1
 80098be:	464a      	mov	r2, r9
 80098c0:	4631      	mov	r1, r6
 80098c2:	4628      	mov	r0, r5
 80098c4:	47b8      	blx	r7
 80098c6:	3001      	adds	r0, #1
 80098c8:	f43f af2b 	beq.w	8009722 <_printf_float+0xba>
 80098cc:	f108 0801 	add.w	r8, r8, #1
 80098d0:	e7e6      	b.n	80098a0 <_printf_float+0x238>
 80098d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	dc2b      	bgt.n	8009930 <_printf_float+0x2c8>
 80098d8:	2301      	movs	r3, #1
 80098da:	4a26      	ldr	r2, [pc, #152]	; (8009974 <_printf_float+0x30c>)
 80098dc:	4631      	mov	r1, r6
 80098de:	4628      	mov	r0, r5
 80098e0:	47b8      	blx	r7
 80098e2:	3001      	adds	r0, #1
 80098e4:	f43f af1d 	beq.w	8009722 <_printf_float+0xba>
 80098e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ea:	b923      	cbnz	r3, 80098f6 <_printf_float+0x28e>
 80098ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ee:	b913      	cbnz	r3, 80098f6 <_printf_float+0x28e>
 80098f0:	6823      	ldr	r3, [r4, #0]
 80098f2:	07d9      	lsls	r1, r3, #31
 80098f4:	d5d8      	bpl.n	80098a8 <_printf_float+0x240>
 80098f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098fa:	4631      	mov	r1, r6
 80098fc:	4628      	mov	r0, r5
 80098fe:	47b8      	blx	r7
 8009900:	3001      	adds	r0, #1
 8009902:	f43f af0e 	beq.w	8009722 <_printf_float+0xba>
 8009906:	f04f 0900 	mov.w	r9, #0
 800990a:	f104 0a1a 	add.w	sl, r4, #26
 800990e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009910:	425b      	negs	r3, r3
 8009912:	454b      	cmp	r3, r9
 8009914:	dc01      	bgt.n	800991a <_printf_float+0x2b2>
 8009916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009918:	e794      	b.n	8009844 <_printf_float+0x1dc>
 800991a:	2301      	movs	r3, #1
 800991c:	4652      	mov	r2, sl
 800991e:	4631      	mov	r1, r6
 8009920:	4628      	mov	r0, r5
 8009922:	47b8      	blx	r7
 8009924:	3001      	adds	r0, #1
 8009926:	f43f aefc 	beq.w	8009722 <_printf_float+0xba>
 800992a:	f109 0901 	add.w	r9, r9, #1
 800992e:	e7ee      	b.n	800990e <_printf_float+0x2a6>
 8009930:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009932:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009934:	429a      	cmp	r2, r3
 8009936:	bfa8      	it	ge
 8009938:	461a      	movge	r2, r3
 800993a:	2a00      	cmp	r2, #0
 800993c:	4691      	mov	r9, r2
 800993e:	dd07      	ble.n	8009950 <_printf_float+0x2e8>
 8009940:	4613      	mov	r3, r2
 8009942:	4631      	mov	r1, r6
 8009944:	4642      	mov	r2, r8
 8009946:	4628      	mov	r0, r5
 8009948:	47b8      	blx	r7
 800994a:	3001      	adds	r0, #1
 800994c:	f43f aee9 	beq.w	8009722 <_printf_float+0xba>
 8009950:	f104 031a 	add.w	r3, r4, #26
 8009954:	f04f 0b00 	mov.w	fp, #0
 8009958:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800995c:	9306      	str	r3, [sp, #24]
 800995e:	e015      	b.n	800998c <_printf_float+0x324>
 8009960:	7fefffff 	.word	0x7fefffff
 8009964:	0800b828 	.word	0x0800b828
 8009968:	0800b824 	.word	0x0800b824
 800996c:	0800b830 	.word	0x0800b830
 8009970:	0800b82c 	.word	0x0800b82c
 8009974:	0800b834 	.word	0x0800b834
 8009978:	2301      	movs	r3, #1
 800997a:	9a06      	ldr	r2, [sp, #24]
 800997c:	4631      	mov	r1, r6
 800997e:	4628      	mov	r0, r5
 8009980:	47b8      	blx	r7
 8009982:	3001      	adds	r0, #1
 8009984:	f43f aecd 	beq.w	8009722 <_printf_float+0xba>
 8009988:	f10b 0b01 	add.w	fp, fp, #1
 800998c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009990:	ebaa 0309 	sub.w	r3, sl, r9
 8009994:	455b      	cmp	r3, fp
 8009996:	dcef      	bgt.n	8009978 <_printf_float+0x310>
 8009998:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800999c:	429a      	cmp	r2, r3
 800999e:	44d0      	add	r8, sl
 80099a0:	db15      	blt.n	80099ce <_printf_float+0x366>
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	07da      	lsls	r2, r3, #31
 80099a6:	d412      	bmi.n	80099ce <_printf_float+0x366>
 80099a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099ac:	eba3 020a 	sub.w	r2, r3, sl
 80099b0:	eba3 0a01 	sub.w	sl, r3, r1
 80099b4:	4592      	cmp	sl, r2
 80099b6:	bfa8      	it	ge
 80099b8:	4692      	movge	sl, r2
 80099ba:	f1ba 0f00 	cmp.w	sl, #0
 80099be:	dc0e      	bgt.n	80099de <_printf_float+0x376>
 80099c0:	f04f 0800 	mov.w	r8, #0
 80099c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80099c8:	f104 091a 	add.w	r9, r4, #26
 80099cc:	e019      	b.n	8009a02 <_printf_float+0x39a>
 80099ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099d2:	4631      	mov	r1, r6
 80099d4:	4628      	mov	r0, r5
 80099d6:	47b8      	blx	r7
 80099d8:	3001      	adds	r0, #1
 80099da:	d1e5      	bne.n	80099a8 <_printf_float+0x340>
 80099dc:	e6a1      	b.n	8009722 <_printf_float+0xba>
 80099de:	4653      	mov	r3, sl
 80099e0:	4642      	mov	r2, r8
 80099e2:	4631      	mov	r1, r6
 80099e4:	4628      	mov	r0, r5
 80099e6:	47b8      	blx	r7
 80099e8:	3001      	adds	r0, #1
 80099ea:	d1e9      	bne.n	80099c0 <_printf_float+0x358>
 80099ec:	e699      	b.n	8009722 <_printf_float+0xba>
 80099ee:	2301      	movs	r3, #1
 80099f0:	464a      	mov	r2, r9
 80099f2:	4631      	mov	r1, r6
 80099f4:	4628      	mov	r0, r5
 80099f6:	47b8      	blx	r7
 80099f8:	3001      	adds	r0, #1
 80099fa:	f43f ae92 	beq.w	8009722 <_printf_float+0xba>
 80099fe:	f108 0801 	add.w	r8, r8, #1
 8009a02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a06:	1a9b      	subs	r3, r3, r2
 8009a08:	eba3 030a 	sub.w	r3, r3, sl
 8009a0c:	4543      	cmp	r3, r8
 8009a0e:	dcee      	bgt.n	80099ee <_printf_float+0x386>
 8009a10:	e74a      	b.n	80098a8 <_printf_float+0x240>
 8009a12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a14:	2a01      	cmp	r2, #1
 8009a16:	dc01      	bgt.n	8009a1c <_printf_float+0x3b4>
 8009a18:	07db      	lsls	r3, r3, #31
 8009a1a:	d53a      	bpl.n	8009a92 <_printf_float+0x42a>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	4642      	mov	r2, r8
 8009a20:	4631      	mov	r1, r6
 8009a22:	4628      	mov	r0, r5
 8009a24:	47b8      	blx	r7
 8009a26:	3001      	adds	r0, #1
 8009a28:	f43f ae7b 	beq.w	8009722 <_printf_float+0xba>
 8009a2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a30:	4631      	mov	r1, r6
 8009a32:	4628      	mov	r0, r5
 8009a34:	47b8      	blx	r7
 8009a36:	3001      	adds	r0, #1
 8009a38:	f108 0801 	add.w	r8, r8, #1
 8009a3c:	f43f ae71 	beq.w	8009722 <_printf_float+0xba>
 8009a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a42:	2200      	movs	r2, #0
 8009a44:	f103 3aff 	add.w	sl, r3, #4294967295
 8009a48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	f7f7 f843 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a52:	b9c8      	cbnz	r0, 8009a88 <_printf_float+0x420>
 8009a54:	4653      	mov	r3, sl
 8009a56:	4642      	mov	r2, r8
 8009a58:	4631      	mov	r1, r6
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	47b8      	blx	r7
 8009a5e:	3001      	adds	r0, #1
 8009a60:	d10e      	bne.n	8009a80 <_printf_float+0x418>
 8009a62:	e65e      	b.n	8009722 <_printf_float+0xba>
 8009a64:	2301      	movs	r3, #1
 8009a66:	4652      	mov	r2, sl
 8009a68:	4631      	mov	r1, r6
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	47b8      	blx	r7
 8009a6e:	3001      	adds	r0, #1
 8009a70:	f43f ae57 	beq.w	8009722 <_printf_float+0xba>
 8009a74:	f108 0801 	add.w	r8, r8, #1
 8009a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a7a:	3b01      	subs	r3, #1
 8009a7c:	4543      	cmp	r3, r8
 8009a7e:	dcf1      	bgt.n	8009a64 <_printf_float+0x3fc>
 8009a80:	464b      	mov	r3, r9
 8009a82:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a86:	e6de      	b.n	8009846 <_printf_float+0x1de>
 8009a88:	f04f 0800 	mov.w	r8, #0
 8009a8c:	f104 0a1a 	add.w	sl, r4, #26
 8009a90:	e7f2      	b.n	8009a78 <_printf_float+0x410>
 8009a92:	2301      	movs	r3, #1
 8009a94:	e7df      	b.n	8009a56 <_printf_float+0x3ee>
 8009a96:	2301      	movs	r3, #1
 8009a98:	464a      	mov	r2, r9
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	4628      	mov	r0, r5
 8009a9e:	47b8      	blx	r7
 8009aa0:	3001      	adds	r0, #1
 8009aa2:	f43f ae3e 	beq.w	8009722 <_printf_float+0xba>
 8009aa6:	f108 0801 	add.w	r8, r8, #1
 8009aaa:	68e3      	ldr	r3, [r4, #12]
 8009aac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009aae:	1a9b      	subs	r3, r3, r2
 8009ab0:	4543      	cmp	r3, r8
 8009ab2:	dcf0      	bgt.n	8009a96 <_printf_float+0x42e>
 8009ab4:	e6fc      	b.n	80098b0 <_printf_float+0x248>
 8009ab6:	f04f 0800 	mov.w	r8, #0
 8009aba:	f104 0919 	add.w	r9, r4, #25
 8009abe:	e7f4      	b.n	8009aaa <_printf_float+0x442>
 8009ac0:	2900      	cmp	r1, #0
 8009ac2:	f43f ae8b 	beq.w	80097dc <_printf_float+0x174>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009acc:	ab09      	add	r3, sp, #36	; 0x24
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	ec49 8b10 	vmov	d0, r8, r9
 8009ad4:	6022      	str	r2, [r4, #0]
 8009ad6:	f8cd a004 	str.w	sl, [sp, #4]
 8009ada:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ade:	4628      	mov	r0, r5
 8009ae0:	f7ff fd2d 	bl	800953e <__cvt>
 8009ae4:	4680      	mov	r8, r0
 8009ae6:	e648      	b.n	800977a <_printf_float+0x112>

08009ae8 <_printf_common>:
 8009ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aec:	4691      	mov	r9, r2
 8009aee:	461f      	mov	r7, r3
 8009af0:	688a      	ldr	r2, [r1, #8]
 8009af2:	690b      	ldr	r3, [r1, #16]
 8009af4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009af8:	4293      	cmp	r3, r2
 8009afa:	bfb8      	it	lt
 8009afc:	4613      	movlt	r3, r2
 8009afe:	f8c9 3000 	str.w	r3, [r9]
 8009b02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009b06:	4606      	mov	r6, r0
 8009b08:	460c      	mov	r4, r1
 8009b0a:	b112      	cbz	r2, 8009b12 <_printf_common+0x2a>
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	f8c9 3000 	str.w	r3, [r9]
 8009b12:	6823      	ldr	r3, [r4, #0]
 8009b14:	0699      	lsls	r1, r3, #26
 8009b16:	bf42      	ittt	mi
 8009b18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009b1c:	3302      	addmi	r3, #2
 8009b1e:	f8c9 3000 	strmi.w	r3, [r9]
 8009b22:	6825      	ldr	r5, [r4, #0]
 8009b24:	f015 0506 	ands.w	r5, r5, #6
 8009b28:	d107      	bne.n	8009b3a <_printf_common+0x52>
 8009b2a:	f104 0a19 	add.w	sl, r4, #25
 8009b2e:	68e3      	ldr	r3, [r4, #12]
 8009b30:	f8d9 2000 	ldr.w	r2, [r9]
 8009b34:	1a9b      	subs	r3, r3, r2
 8009b36:	42ab      	cmp	r3, r5
 8009b38:	dc28      	bgt.n	8009b8c <_printf_common+0xa4>
 8009b3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009b3e:	6822      	ldr	r2, [r4, #0]
 8009b40:	3300      	adds	r3, #0
 8009b42:	bf18      	it	ne
 8009b44:	2301      	movne	r3, #1
 8009b46:	0692      	lsls	r2, r2, #26
 8009b48:	d42d      	bmi.n	8009ba6 <_printf_common+0xbe>
 8009b4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b4e:	4639      	mov	r1, r7
 8009b50:	4630      	mov	r0, r6
 8009b52:	47c0      	blx	r8
 8009b54:	3001      	adds	r0, #1
 8009b56:	d020      	beq.n	8009b9a <_printf_common+0xb2>
 8009b58:	6823      	ldr	r3, [r4, #0]
 8009b5a:	68e5      	ldr	r5, [r4, #12]
 8009b5c:	f8d9 2000 	ldr.w	r2, [r9]
 8009b60:	f003 0306 	and.w	r3, r3, #6
 8009b64:	2b04      	cmp	r3, #4
 8009b66:	bf08      	it	eq
 8009b68:	1aad      	subeq	r5, r5, r2
 8009b6a:	68a3      	ldr	r3, [r4, #8]
 8009b6c:	6922      	ldr	r2, [r4, #16]
 8009b6e:	bf0c      	ite	eq
 8009b70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b74:	2500      	movne	r5, #0
 8009b76:	4293      	cmp	r3, r2
 8009b78:	bfc4      	itt	gt
 8009b7a:	1a9b      	subgt	r3, r3, r2
 8009b7c:	18ed      	addgt	r5, r5, r3
 8009b7e:	f04f 0900 	mov.w	r9, #0
 8009b82:	341a      	adds	r4, #26
 8009b84:	454d      	cmp	r5, r9
 8009b86:	d11a      	bne.n	8009bbe <_printf_common+0xd6>
 8009b88:	2000      	movs	r0, #0
 8009b8a:	e008      	b.n	8009b9e <_printf_common+0xb6>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	4652      	mov	r2, sl
 8009b90:	4639      	mov	r1, r7
 8009b92:	4630      	mov	r0, r6
 8009b94:	47c0      	blx	r8
 8009b96:	3001      	adds	r0, #1
 8009b98:	d103      	bne.n	8009ba2 <_printf_common+0xba>
 8009b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ba2:	3501      	adds	r5, #1
 8009ba4:	e7c3      	b.n	8009b2e <_printf_common+0x46>
 8009ba6:	18e1      	adds	r1, r4, r3
 8009ba8:	1c5a      	adds	r2, r3, #1
 8009baa:	2030      	movs	r0, #48	; 0x30
 8009bac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009bb0:	4422      	add	r2, r4
 8009bb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009bb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bba:	3302      	adds	r3, #2
 8009bbc:	e7c5      	b.n	8009b4a <_printf_common+0x62>
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	4622      	mov	r2, r4
 8009bc2:	4639      	mov	r1, r7
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	47c0      	blx	r8
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d0e6      	beq.n	8009b9a <_printf_common+0xb2>
 8009bcc:	f109 0901 	add.w	r9, r9, #1
 8009bd0:	e7d8      	b.n	8009b84 <_printf_common+0x9c>
	...

08009bd4 <_printf_i>:
 8009bd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bd8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009bdc:	460c      	mov	r4, r1
 8009bde:	7e09      	ldrb	r1, [r1, #24]
 8009be0:	b085      	sub	sp, #20
 8009be2:	296e      	cmp	r1, #110	; 0x6e
 8009be4:	4617      	mov	r7, r2
 8009be6:	4606      	mov	r6, r0
 8009be8:	4698      	mov	r8, r3
 8009bea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009bec:	f000 80b3 	beq.w	8009d56 <_printf_i+0x182>
 8009bf0:	d822      	bhi.n	8009c38 <_printf_i+0x64>
 8009bf2:	2963      	cmp	r1, #99	; 0x63
 8009bf4:	d036      	beq.n	8009c64 <_printf_i+0x90>
 8009bf6:	d80a      	bhi.n	8009c0e <_printf_i+0x3a>
 8009bf8:	2900      	cmp	r1, #0
 8009bfa:	f000 80b9 	beq.w	8009d70 <_printf_i+0x19c>
 8009bfe:	2958      	cmp	r1, #88	; 0x58
 8009c00:	f000 8083 	beq.w	8009d0a <_printf_i+0x136>
 8009c04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c08:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009c0c:	e032      	b.n	8009c74 <_printf_i+0xa0>
 8009c0e:	2964      	cmp	r1, #100	; 0x64
 8009c10:	d001      	beq.n	8009c16 <_printf_i+0x42>
 8009c12:	2969      	cmp	r1, #105	; 0x69
 8009c14:	d1f6      	bne.n	8009c04 <_printf_i+0x30>
 8009c16:	6820      	ldr	r0, [r4, #0]
 8009c18:	6813      	ldr	r3, [r2, #0]
 8009c1a:	0605      	lsls	r5, r0, #24
 8009c1c:	f103 0104 	add.w	r1, r3, #4
 8009c20:	d52a      	bpl.n	8009c78 <_printf_i+0xa4>
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	6011      	str	r1, [r2, #0]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	da03      	bge.n	8009c32 <_printf_i+0x5e>
 8009c2a:	222d      	movs	r2, #45	; 0x2d
 8009c2c:	425b      	negs	r3, r3
 8009c2e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009c32:	486f      	ldr	r0, [pc, #444]	; (8009df0 <_printf_i+0x21c>)
 8009c34:	220a      	movs	r2, #10
 8009c36:	e039      	b.n	8009cac <_printf_i+0xd8>
 8009c38:	2973      	cmp	r1, #115	; 0x73
 8009c3a:	f000 809d 	beq.w	8009d78 <_printf_i+0x1a4>
 8009c3e:	d808      	bhi.n	8009c52 <_printf_i+0x7e>
 8009c40:	296f      	cmp	r1, #111	; 0x6f
 8009c42:	d020      	beq.n	8009c86 <_printf_i+0xb2>
 8009c44:	2970      	cmp	r1, #112	; 0x70
 8009c46:	d1dd      	bne.n	8009c04 <_printf_i+0x30>
 8009c48:	6823      	ldr	r3, [r4, #0]
 8009c4a:	f043 0320 	orr.w	r3, r3, #32
 8009c4e:	6023      	str	r3, [r4, #0]
 8009c50:	e003      	b.n	8009c5a <_printf_i+0x86>
 8009c52:	2975      	cmp	r1, #117	; 0x75
 8009c54:	d017      	beq.n	8009c86 <_printf_i+0xb2>
 8009c56:	2978      	cmp	r1, #120	; 0x78
 8009c58:	d1d4      	bne.n	8009c04 <_printf_i+0x30>
 8009c5a:	2378      	movs	r3, #120	; 0x78
 8009c5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c60:	4864      	ldr	r0, [pc, #400]	; (8009df4 <_printf_i+0x220>)
 8009c62:	e055      	b.n	8009d10 <_printf_i+0x13c>
 8009c64:	6813      	ldr	r3, [r2, #0]
 8009c66:	1d19      	adds	r1, r3, #4
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	6011      	str	r1, [r2, #0]
 8009c6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c74:	2301      	movs	r3, #1
 8009c76:	e08c      	b.n	8009d92 <_printf_i+0x1be>
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	6011      	str	r1, [r2, #0]
 8009c7c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c80:	bf18      	it	ne
 8009c82:	b21b      	sxthne	r3, r3
 8009c84:	e7cf      	b.n	8009c26 <_printf_i+0x52>
 8009c86:	6813      	ldr	r3, [r2, #0]
 8009c88:	6825      	ldr	r5, [r4, #0]
 8009c8a:	1d18      	adds	r0, r3, #4
 8009c8c:	6010      	str	r0, [r2, #0]
 8009c8e:	0628      	lsls	r0, r5, #24
 8009c90:	d501      	bpl.n	8009c96 <_printf_i+0xc2>
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	e002      	b.n	8009c9c <_printf_i+0xc8>
 8009c96:	0668      	lsls	r0, r5, #25
 8009c98:	d5fb      	bpl.n	8009c92 <_printf_i+0xbe>
 8009c9a:	881b      	ldrh	r3, [r3, #0]
 8009c9c:	4854      	ldr	r0, [pc, #336]	; (8009df0 <_printf_i+0x21c>)
 8009c9e:	296f      	cmp	r1, #111	; 0x6f
 8009ca0:	bf14      	ite	ne
 8009ca2:	220a      	movne	r2, #10
 8009ca4:	2208      	moveq	r2, #8
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009cac:	6865      	ldr	r5, [r4, #4]
 8009cae:	60a5      	str	r5, [r4, #8]
 8009cb0:	2d00      	cmp	r5, #0
 8009cb2:	f2c0 8095 	blt.w	8009de0 <_printf_i+0x20c>
 8009cb6:	6821      	ldr	r1, [r4, #0]
 8009cb8:	f021 0104 	bic.w	r1, r1, #4
 8009cbc:	6021      	str	r1, [r4, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d13d      	bne.n	8009d3e <_printf_i+0x16a>
 8009cc2:	2d00      	cmp	r5, #0
 8009cc4:	f040 808e 	bne.w	8009de4 <_printf_i+0x210>
 8009cc8:	4665      	mov	r5, ip
 8009cca:	2a08      	cmp	r2, #8
 8009ccc:	d10b      	bne.n	8009ce6 <_printf_i+0x112>
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	07db      	lsls	r3, r3, #31
 8009cd2:	d508      	bpl.n	8009ce6 <_printf_i+0x112>
 8009cd4:	6923      	ldr	r3, [r4, #16]
 8009cd6:	6862      	ldr	r2, [r4, #4]
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	bfde      	ittt	le
 8009cdc:	2330      	movle	r3, #48	; 0x30
 8009cde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ce2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009ce6:	ebac 0305 	sub.w	r3, ip, r5
 8009cea:	6123      	str	r3, [r4, #16]
 8009cec:	f8cd 8000 	str.w	r8, [sp]
 8009cf0:	463b      	mov	r3, r7
 8009cf2:	aa03      	add	r2, sp, #12
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	4630      	mov	r0, r6
 8009cf8:	f7ff fef6 	bl	8009ae8 <_printf_common>
 8009cfc:	3001      	adds	r0, #1
 8009cfe:	d14d      	bne.n	8009d9c <_printf_i+0x1c8>
 8009d00:	f04f 30ff 	mov.w	r0, #4294967295
 8009d04:	b005      	add	sp, #20
 8009d06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d0a:	4839      	ldr	r0, [pc, #228]	; (8009df0 <_printf_i+0x21c>)
 8009d0c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009d10:	6813      	ldr	r3, [r2, #0]
 8009d12:	6821      	ldr	r1, [r4, #0]
 8009d14:	1d1d      	adds	r5, r3, #4
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	6015      	str	r5, [r2, #0]
 8009d1a:	060a      	lsls	r2, r1, #24
 8009d1c:	d50b      	bpl.n	8009d36 <_printf_i+0x162>
 8009d1e:	07ca      	lsls	r2, r1, #31
 8009d20:	bf44      	itt	mi
 8009d22:	f041 0120 	orrmi.w	r1, r1, #32
 8009d26:	6021      	strmi	r1, [r4, #0]
 8009d28:	b91b      	cbnz	r3, 8009d32 <_printf_i+0x15e>
 8009d2a:	6822      	ldr	r2, [r4, #0]
 8009d2c:	f022 0220 	bic.w	r2, r2, #32
 8009d30:	6022      	str	r2, [r4, #0]
 8009d32:	2210      	movs	r2, #16
 8009d34:	e7b7      	b.n	8009ca6 <_printf_i+0xd2>
 8009d36:	064d      	lsls	r5, r1, #25
 8009d38:	bf48      	it	mi
 8009d3a:	b29b      	uxthmi	r3, r3
 8009d3c:	e7ef      	b.n	8009d1e <_printf_i+0x14a>
 8009d3e:	4665      	mov	r5, ip
 8009d40:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d44:	fb02 3311 	mls	r3, r2, r1, r3
 8009d48:	5cc3      	ldrb	r3, [r0, r3]
 8009d4a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009d4e:	460b      	mov	r3, r1
 8009d50:	2900      	cmp	r1, #0
 8009d52:	d1f5      	bne.n	8009d40 <_printf_i+0x16c>
 8009d54:	e7b9      	b.n	8009cca <_printf_i+0xf6>
 8009d56:	6813      	ldr	r3, [r2, #0]
 8009d58:	6825      	ldr	r5, [r4, #0]
 8009d5a:	6961      	ldr	r1, [r4, #20]
 8009d5c:	1d18      	adds	r0, r3, #4
 8009d5e:	6010      	str	r0, [r2, #0]
 8009d60:	0628      	lsls	r0, r5, #24
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	d501      	bpl.n	8009d6a <_printf_i+0x196>
 8009d66:	6019      	str	r1, [r3, #0]
 8009d68:	e002      	b.n	8009d70 <_printf_i+0x19c>
 8009d6a:	066a      	lsls	r2, r5, #25
 8009d6c:	d5fb      	bpl.n	8009d66 <_printf_i+0x192>
 8009d6e:	8019      	strh	r1, [r3, #0]
 8009d70:	2300      	movs	r3, #0
 8009d72:	6123      	str	r3, [r4, #16]
 8009d74:	4665      	mov	r5, ip
 8009d76:	e7b9      	b.n	8009cec <_printf_i+0x118>
 8009d78:	6813      	ldr	r3, [r2, #0]
 8009d7a:	1d19      	adds	r1, r3, #4
 8009d7c:	6011      	str	r1, [r2, #0]
 8009d7e:	681d      	ldr	r5, [r3, #0]
 8009d80:	6862      	ldr	r2, [r4, #4]
 8009d82:	2100      	movs	r1, #0
 8009d84:	4628      	mov	r0, r5
 8009d86:	f7f6 fa33 	bl	80001f0 <memchr>
 8009d8a:	b108      	cbz	r0, 8009d90 <_printf_i+0x1bc>
 8009d8c:	1b40      	subs	r0, r0, r5
 8009d8e:	6060      	str	r0, [r4, #4]
 8009d90:	6863      	ldr	r3, [r4, #4]
 8009d92:	6123      	str	r3, [r4, #16]
 8009d94:	2300      	movs	r3, #0
 8009d96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d9a:	e7a7      	b.n	8009cec <_printf_i+0x118>
 8009d9c:	6923      	ldr	r3, [r4, #16]
 8009d9e:	462a      	mov	r2, r5
 8009da0:	4639      	mov	r1, r7
 8009da2:	4630      	mov	r0, r6
 8009da4:	47c0      	blx	r8
 8009da6:	3001      	adds	r0, #1
 8009da8:	d0aa      	beq.n	8009d00 <_printf_i+0x12c>
 8009daa:	6823      	ldr	r3, [r4, #0]
 8009dac:	079b      	lsls	r3, r3, #30
 8009dae:	d413      	bmi.n	8009dd8 <_printf_i+0x204>
 8009db0:	68e0      	ldr	r0, [r4, #12]
 8009db2:	9b03      	ldr	r3, [sp, #12]
 8009db4:	4298      	cmp	r0, r3
 8009db6:	bfb8      	it	lt
 8009db8:	4618      	movlt	r0, r3
 8009dba:	e7a3      	b.n	8009d04 <_printf_i+0x130>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	464a      	mov	r2, r9
 8009dc0:	4639      	mov	r1, r7
 8009dc2:	4630      	mov	r0, r6
 8009dc4:	47c0      	blx	r8
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d09a      	beq.n	8009d00 <_printf_i+0x12c>
 8009dca:	3501      	adds	r5, #1
 8009dcc:	68e3      	ldr	r3, [r4, #12]
 8009dce:	9a03      	ldr	r2, [sp, #12]
 8009dd0:	1a9b      	subs	r3, r3, r2
 8009dd2:	42ab      	cmp	r3, r5
 8009dd4:	dcf2      	bgt.n	8009dbc <_printf_i+0x1e8>
 8009dd6:	e7eb      	b.n	8009db0 <_printf_i+0x1dc>
 8009dd8:	2500      	movs	r5, #0
 8009dda:	f104 0919 	add.w	r9, r4, #25
 8009dde:	e7f5      	b.n	8009dcc <_printf_i+0x1f8>
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d1ac      	bne.n	8009d3e <_printf_i+0x16a>
 8009de4:	7803      	ldrb	r3, [r0, #0]
 8009de6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009dea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009dee:	e76c      	b.n	8009cca <_printf_i+0xf6>
 8009df0:	0800b836 	.word	0x0800b836
 8009df4:	0800b847 	.word	0x0800b847

08009df8 <siprintf>:
 8009df8:	b40e      	push	{r1, r2, r3}
 8009dfa:	b500      	push	{lr}
 8009dfc:	b09c      	sub	sp, #112	; 0x70
 8009dfe:	ab1d      	add	r3, sp, #116	; 0x74
 8009e00:	9002      	str	r0, [sp, #8]
 8009e02:	9006      	str	r0, [sp, #24]
 8009e04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009e08:	4809      	ldr	r0, [pc, #36]	; (8009e30 <siprintf+0x38>)
 8009e0a:	9107      	str	r1, [sp, #28]
 8009e0c:	9104      	str	r1, [sp, #16]
 8009e0e:	4909      	ldr	r1, [pc, #36]	; (8009e34 <siprintf+0x3c>)
 8009e10:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e14:	9105      	str	r1, [sp, #20]
 8009e16:	6800      	ldr	r0, [r0, #0]
 8009e18:	9301      	str	r3, [sp, #4]
 8009e1a:	a902      	add	r1, sp, #8
 8009e1c:	f001 fafc 	bl	800b418 <_svfiprintf_r>
 8009e20:	9b02      	ldr	r3, [sp, #8]
 8009e22:	2200      	movs	r2, #0
 8009e24:	701a      	strb	r2, [r3, #0]
 8009e26:	b01c      	add	sp, #112	; 0x70
 8009e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e2c:	b003      	add	sp, #12
 8009e2e:	4770      	bx	lr
 8009e30:	20000010 	.word	0x20000010
 8009e34:	ffff0208 	.word	0xffff0208

08009e38 <_strtol_l.isra.0>:
 8009e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e3c:	4680      	mov	r8, r0
 8009e3e:	4689      	mov	r9, r1
 8009e40:	4692      	mov	sl, r2
 8009e42:	461e      	mov	r6, r3
 8009e44:	460f      	mov	r7, r1
 8009e46:	463d      	mov	r5, r7
 8009e48:	9808      	ldr	r0, [sp, #32]
 8009e4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009e4e:	f000 fecb 	bl	800abe8 <__locale_ctype_ptr_l>
 8009e52:	4420      	add	r0, r4
 8009e54:	7843      	ldrb	r3, [r0, #1]
 8009e56:	f013 0308 	ands.w	r3, r3, #8
 8009e5a:	d132      	bne.n	8009ec2 <_strtol_l.isra.0+0x8a>
 8009e5c:	2c2d      	cmp	r4, #45	; 0x2d
 8009e5e:	d132      	bne.n	8009ec6 <_strtol_l.isra.0+0x8e>
 8009e60:	787c      	ldrb	r4, [r7, #1]
 8009e62:	1cbd      	adds	r5, r7, #2
 8009e64:	2201      	movs	r2, #1
 8009e66:	2e00      	cmp	r6, #0
 8009e68:	d05d      	beq.n	8009f26 <_strtol_l.isra.0+0xee>
 8009e6a:	2e10      	cmp	r6, #16
 8009e6c:	d109      	bne.n	8009e82 <_strtol_l.isra.0+0x4a>
 8009e6e:	2c30      	cmp	r4, #48	; 0x30
 8009e70:	d107      	bne.n	8009e82 <_strtol_l.isra.0+0x4a>
 8009e72:	782b      	ldrb	r3, [r5, #0]
 8009e74:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009e78:	2b58      	cmp	r3, #88	; 0x58
 8009e7a:	d14f      	bne.n	8009f1c <_strtol_l.isra.0+0xe4>
 8009e7c:	786c      	ldrb	r4, [r5, #1]
 8009e7e:	2610      	movs	r6, #16
 8009e80:	3502      	adds	r5, #2
 8009e82:	2a00      	cmp	r2, #0
 8009e84:	bf14      	ite	ne
 8009e86:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009e8a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009e8e:	2700      	movs	r7, #0
 8009e90:	fbb1 fcf6 	udiv	ip, r1, r6
 8009e94:	4638      	mov	r0, r7
 8009e96:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009e9a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009e9e:	2b09      	cmp	r3, #9
 8009ea0:	d817      	bhi.n	8009ed2 <_strtol_l.isra.0+0x9a>
 8009ea2:	461c      	mov	r4, r3
 8009ea4:	42a6      	cmp	r6, r4
 8009ea6:	dd23      	ble.n	8009ef0 <_strtol_l.isra.0+0xb8>
 8009ea8:	1c7b      	adds	r3, r7, #1
 8009eaa:	d007      	beq.n	8009ebc <_strtol_l.isra.0+0x84>
 8009eac:	4584      	cmp	ip, r0
 8009eae:	d31c      	bcc.n	8009eea <_strtol_l.isra.0+0xb2>
 8009eb0:	d101      	bne.n	8009eb6 <_strtol_l.isra.0+0x7e>
 8009eb2:	45a6      	cmp	lr, r4
 8009eb4:	db19      	blt.n	8009eea <_strtol_l.isra.0+0xb2>
 8009eb6:	fb00 4006 	mla	r0, r0, r6, r4
 8009eba:	2701      	movs	r7, #1
 8009ebc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ec0:	e7eb      	b.n	8009e9a <_strtol_l.isra.0+0x62>
 8009ec2:	462f      	mov	r7, r5
 8009ec4:	e7bf      	b.n	8009e46 <_strtol_l.isra.0+0xe>
 8009ec6:	2c2b      	cmp	r4, #43	; 0x2b
 8009ec8:	bf04      	itt	eq
 8009eca:	1cbd      	addeq	r5, r7, #2
 8009ecc:	787c      	ldrbeq	r4, [r7, #1]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	e7c9      	b.n	8009e66 <_strtol_l.isra.0+0x2e>
 8009ed2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009ed6:	2b19      	cmp	r3, #25
 8009ed8:	d801      	bhi.n	8009ede <_strtol_l.isra.0+0xa6>
 8009eda:	3c37      	subs	r4, #55	; 0x37
 8009edc:	e7e2      	b.n	8009ea4 <_strtol_l.isra.0+0x6c>
 8009ede:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009ee2:	2b19      	cmp	r3, #25
 8009ee4:	d804      	bhi.n	8009ef0 <_strtol_l.isra.0+0xb8>
 8009ee6:	3c57      	subs	r4, #87	; 0x57
 8009ee8:	e7dc      	b.n	8009ea4 <_strtol_l.isra.0+0x6c>
 8009eea:	f04f 37ff 	mov.w	r7, #4294967295
 8009eee:	e7e5      	b.n	8009ebc <_strtol_l.isra.0+0x84>
 8009ef0:	1c7b      	adds	r3, r7, #1
 8009ef2:	d108      	bne.n	8009f06 <_strtol_l.isra.0+0xce>
 8009ef4:	2322      	movs	r3, #34	; 0x22
 8009ef6:	f8c8 3000 	str.w	r3, [r8]
 8009efa:	4608      	mov	r0, r1
 8009efc:	f1ba 0f00 	cmp.w	sl, #0
 8009f00:	d107      	bne.n	8009f12 <_strtol_l.isra.0+0xda>
 8009f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f06:	b102      	cbz	r2, 8009f0a <_strtol_l.isra.0+0xd2>
 8009f08:	4240      	negs	r0, r0
 8009f0a:	f1ba 0f00 	cmp.w	sl, #0
 8009f0e:	d0f8      	beq.n	8009f02 <_strtol_l.isra.0+0xca>
 8009f10:	b10f      	cbz	r7, 8009f16 <_strtol_l.isra.0+0xde>
 8009f12:	f105 39ff 	add.w	r9, r5, #4294967295
 8009f16:	f8ca 9000 	str.w	r9, [sl]
 8009f1a:	e7f2      	b.n	8009f02 <_strtol_l.isra.0+0xca>
 8009f1c:	2430      	movs	r4, #48	; 0x30
 8009f1e:	2e00      	cmp	r6, #0
 8009f20:	d1af      	bne.n	8009e82 <_strtol_l.isra.0+0x4a>
 8009f22:	2608      	movs	r6, #8
 8009f24:	e7ad      	b.n	8009e82 <_strtol_l.isra.0+0x4a>
 8009f26:	2c30      	cmp	r4, #48	; 0x30
 8009f28:	d0a3      	beq.n	8009e72 <_strtol_l.isra.0+0x3a>
 8009f2a:	260a      	movs	r6, #10
 8009f2c:	e7a9      	b.n	8009e82 <_strtol_l.isra.0+0x4a>
	...

08009f30 <strtol>:
 8009f30:	4b08      	ldr	r3, [pc, #32]	; (8009f54 <strtol+0x24>)
 8009f32:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f34:	681c      	ldr	r4, [r3, #0]
 8009f36:	4d08      	ldr	r5, [pc, #32]	; (8009f58 <strtol+0x28>)
 8009f38:	6a23      	ldr	r3, [r4, #32]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	bf08      	it	eq
 8009f3e:	462b      	moveq	r3, r5
 8009f40:	9300      	str	r3, [sp, #0]
 8009f42:	4613      	mov	r3, r2
 8009f44:	460a      	mov	r2, r1
 8009f46:	4601      	mov	r1, r0
 8009f48:	4620      	mov	r0, r4
 8009f4a:	f7ff ff75 	bl	8009e38 <_strtol_l.isra.0>
 8009f4e:	b003      	add	sp, #12
 8009f50:	bd30      	pop	{r4, r5, pc}
 8009f52:	bf00      	nop
 8009f54:	20000010 	.word	0x20000010
 8009f58:	20000074 	.word	0x20000074

08009f5c <quorem>:
 8009f5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f60:	6903      	ldr	r3, [r0, #16]
 8009f62:	690c      	ldr	r4, [r1, #16]
 8009f64:	42a3      	cmp	r3, r4
 8009f66:	4680      	mov	r8, r0
 8009f68:	f2c0 8082 	blt.w	800a070 <quorem+0x114>
 8009f6c:	3c01      	subs	r4, #1
 8009f6e:	f101 0714 	add.w	r7, r1, #20
 8009f72:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009f76:	f100 0614 	add.w	r6, r0, #20
 8009f7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009f7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009f82:	eb06 030c 	add.w	r3, r6, ip
 8009f86:	3501      	adds	r5, #1
 8009f88:	eb07 090c 	add.w	r9, r7, ip
 8009f8c:	9301      	str	r3, [sp, #4]
 8009f8e:	fbb0 f5f5 	udiv	r5, r0, r5
 8009f92:	b395      	cbz	r5, 8009ffa <quorem+0x9e>
 8009f94:	f04f 0a00 	mov.w	sl, #0
 8009f98:	4638      	mov	r0, r7
 8009f9a:	46b6      	mov	lr, r6
 8009f9c:	46d3      	mov	fp, sl
 8009f9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009fa2:	b293      	uxth	r3, r2
 8009fa4:	fb05 a303 	mla	r3, r5, r3, sl
 8009fa8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	ebab 0303 	sub.w	r3, fp, r3
 8009fb2:	0c12      	lsrs	r2, r2, #16
 8009fb4:	f8de b000 	ldr.w	fp, [lr]
 8009fb8:	fb05 a202 	mla	r2, r5, r2, sl
 8009fbc:	fa13 f38b 	uxtah	r3, r3, fp
 8009fc0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009fc4:	fa1f fb82 	uxth.w	fp, r2
 8009fc8:	f8de 2000 	ldr.w	r2, [lr]
 8009fcc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009fd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fda:	4581      	cmp	r9, r0
 8009fdc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009fe0:	f84e 3b04 	str.w	r3, [lr], #4
 8009fe4:	d2db      	bcs.n	8009f9e <quorem+0x42>
 8009fe6:	f856 300c 	ldr.w	r3, [r6, ip]
 8009fea:	b933      	cbnz	r3, 8009ffa <quorem+0x9e>
 8009fec:	9b01      	ldr	r3, [sp, #4]
 8009fee:	3b04      	subs	r3, #4
 8009ff0:	429e      	cmp	r6, r3
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	d330      	bcc.n	800a058 <quorem+0xfc>
 8009ff6:	f8c8 4010 	str.w	r4, [r8, #16]
 8009ffa:	4640      	mov	r0, r8
 8009ffc:	f001 f836 	bl	800b06c <__mcmp>
 800a000:	2800      	cmp	r0, #0
 800a002:	db25      	blt.n	800a050 <quorem+0xf4>
 800a004:	3501      	adds	r5, #1
 800a006:	4630      	mov	r0, r6
 800a008:	f04f 0c00 	mov.w	ip, #0
 800a00c:	f857 2b04 	ldr.w	r2, [r7], #4
 800a010:	f8d0 e000 	ldr.w	lr, [r0]
 800a014:	b293      	uxth	r3, r2
 800a016:	ebac 0303 	sub.w	r3, ip, r3
 800a01a:	0c12      	lsrs	r2, r2, #16
 800a01c:	fa13 f38e 	uxtah	r3, r3, lr
 800a020:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a024:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a028:	b29b      	uxth	r3, r3
 800a02a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a02e:	45b9      	cmp	r9, r7
 800a030:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a034:	f840 3b04 	str.w	r3, [r0], #4
 800a038:	d2e8      	bcs.n	800a00c <quorem+0xb0>
 800a03a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a03e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a042:	b92a      	cbnz	r2, 800a050 <quorem+0xf4>
 800a044:	3b04      	subs	r3, #4
 800a046:	429e      	cmp	r6, r3
 800a048:	461a      	mov	r2, r3
 800a04a:	d30b      	bcc.n	800a064 <quorem+0x108>
 800a04c:	f8c8 4010 	str.w	r4, [r8, #16]
 800a050:	4628      	mov	r0, r5
 800a052:	b003      	add	sp, #12
 800a054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a058:	6812      	ldr	r2, [r2, #0]
 800a05a:	3b04      	subs	r3, #4
 800a05c:	2a00      	cmp	r2, #0
 800a05e:	d1ca      	bne.n	8009ff6 <quorem+0x9a>
 800a060:	3c01      	subs	r4, #1
 800a062:	e7c5      	b.n	8009ff0 <quorem+0x94>
 800a064:	6812      	ldr	r2, [r2, #0]
 800a066:	3b04      	subs	r3, #4
 800a068:	2a00      	cmp	r2, #0
 800a06a:	d1ef      	bne.n	800a04c <quorem+0xf0>
 800a06c:	3c01      	subs	r4, #1
 800a06e:	e7ea      	b.n	800a046 <quorem+0xea>
 800a070:	2000      	movs	r0, #0
 800a072:	e7ee      	b.n	800a052 <quorem+0xf6>
 800a074:	0000      	movs	r0, r0
	...

0800a078 <_dtoa_r>:
 800a078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a07c:	ec57 6b10 	vmov	r6, r7, d0
 800a080:	b097      	sub	sp, #92	; 0x5c
 800a082:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a084:	9106      	str	r1, [sp, #24]
 800a086:	4604      	mov	r4, r0
 800a088:	920b      	str	r2, [sp, #44]	; 0x2c
 800a08a:	9312      	str	r3, [sp, #72]	; 0x48
 800a08c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a090:	e9cd 6700 	strd	r6, r7, [sp]
 800a094:	b93d      	cbnz	r5, 800a0a6 <_dtoa_r+0x2e>
 800a096:	2010      	movs	r0, #16
 800a098:	f000 fdb8 	bl	800ac0c <malloc>
 800a09c:	6260      	str	r0, [r4, #36]	; 0x24
 800a09e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a0a2:	6005      	str	r5, [r0, #0]
 800a0a4:	60c5      	str	r5, [r0, #12]
 800a0a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0a8:	6819      	ldr	r1, [r3, #0]
 800a0aa:	b151      	cbz	r1, 800a0c2 <_dtoa_r+0x4a>
 800a0ac:	685a      	ldr	r2, [r3, #4]
 800a0ae:	604a      	str	r2, [r1, #4]
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	4093      	lsls	r3, r2
 800a0b4:	608b      	str	r3, [r1, #8]
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	f000 fdf6 	bl	800aca8 <_Bfree>
 800a0bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0be:	2200      	movs	r2, #0
 800a0c0:	601a      	str	r2, [r3, #0]
 800a0c2:	1e3b      	subs	r3, r7, #0
 800a0c4:	bfbb      	ittet	lt
 800a0c6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a0ca:	9301      	strlt	r3, [sp, #4]
 800a0cc:	2300      	movge	r3, #0
 800a0ce:	2201      	movlt	r2, #1
 800a0d0:	bfac      	ite	ge
 800a0d2:	f8c8 3000 	strge.w	r3, [r8]
 800a0d6:	f8c8 2000 	strlt.w	r2, [r8]
 800a0da:	4baf      	ldr	r3, [pc, #700]	; (800a398 <_dtoa_r+0x320>)
 800a0dc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a0e0:	ea33 0308 	bics.w	r3, r3, r8
 800a0e4:	d114      	bne.n	800a110 <_dtoa_r+0x98>
 800a0e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a0e8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a0ec:	6013      	str	r3, [r2, #0]
 800a0ee:	9b00      	ldr	r3, [sp, #0]
 800a0f0:	b923      	cbnz	r3, 800a0fc <_dtoa_r+0x84>
 800a0f2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a0f6:	2800      	cmp	r0, #0
 800a0f8:	f000 8542 	beq.w	800ab80 <_dtoa_r+0xb08>
 800a0fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a0fe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a3ac <_dtoa_r+0x334>
 800a102:	2b00      	cmp	r3, #0
 800a104:	f000 8544 	beq.w	800ab90 <_dtoa_r+0xb18>
 800a108:	f10b 0303 	add.w	r3, fp, #3
 800a10c:	f000 bd3e 	b.w	800ab8c <_dtoa_r+0xb14>
 800a110:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a114:	2200      	movs	r2, #0
 800a116:	2300      	movs	r3, #0
 800a118:	4630      	mov	r0, r6
 800a11a:	4639      	mov	r1, r7
 800a11c:	f7f6 fcdc 	bl	8000ad8 <__aeabi_dcmpeq>
 800a120:	4681      	mov	r9, r0
 800a122:	b168      	cbz	r0, 800a140 <_dtoa_r+0xc8>
 800a124:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a126:	2301      	movs	r3, #1
 800a128:	6013      	str	r3, [r2, #0]
 800a12a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f000 8524 	beq.w	800ab7a <_dtoa_r+0xb02>
 800a132:	4b9a      	ldr	r3, [pc, #616]	; (800a39c <_dtoa_r+0x324>)
 800a134:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a136:	f103 3bff 	add.w	fp, r3, #4294967295
 800a13a:	6013      	str	r3, [r2, #0]
 800a13c:	f000 bd28 	b.w	800ab90 <_dtoa_r+0xb18>
 800a140:	aa14      	add	r2, sp, #80	; 0x50
 800a142:	a915      	add	r1, sp, #84	; 0x54
 800a144:	ec47 6b10 	vmov	d0, r6, r7
 800a148:	4620      	mov	r0, r4
 800a14a:	f001 f806 	bl	800b15a <__d2b>
 800a14e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a152:	9004      	str	r0, [sp, #16]
 800a154:	2d00      	cmp	r5, #0
 800a156:	d07c      	beq.n	800a252 <_dtoa_r+0x1da>
 800a158:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a15c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a160:	46b2      	mov	sl, r6
 800a162:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a166:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a16a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a16e:	2200      	movs	r2, #0
 800a170:	4b8b      	ldr	r3, [pc, #556]	; (800a3a0 <_dtoa_r+0x328>)
 800a172:	4650      	mov	r0, sl
 800a174:	4659      	mov	r1, fp
 800a176:	f7f6 f88f 	bl	8000298 <__aeabi_dsub>
 800a17a:	a381      	add	r3, pc, #516	; (adr r3, 800a380 <_dtoa_r+0x308>)
 800a17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a180:	f7f6 fa42 	bl	8000608 <__aeabi_dmul>
 800a184:	a380      	add	r3, pc, #512	; (adr r3, 800a388 <_dtoa_r+0x310>)
 800a186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18a:	f7f6 f887 	bl	800029c <__adddf3>
 800a18e:	4606      	mov	r6, r0
 800a190:	4628      	mov	r0, r5
 800a192:	460f      	mov	r7, r1
 800a194:	f7f6 f9ce 	bl	8000534 <__aeabi_i2d>
 800a198:	a37d      	add	r3, pc, #500	; (adr r3, 800a390 <_dtoa_r+0x318>)
 800a19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19e:	f7f6 fa33 	bl	8000608 <__aeabi_dmul>
 800a1a2:	4602      	mov	r2, r0
 800a1a4:	460b      	mov	r3, r1
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	4639      	mov	r1, r7
 800a1aa:	f7f6 f877 	bl	800029c <__adddf3>
 800a1ae:	4606      	mov	r6, r0
 800a1b0:	460f      	mov	r7, r1
 800a1b2:	f7f6 fcd9 	bl	8000b68 <__aeabi_d2iz>
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	4682      	mov	sl, r0
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	4630      	mov	r0, r6
 800a1be:	4639      	mov	r1, r7
 800a1c0:	f7f6 fc94 	bl	8000aec <__aeabi_dcmplt>
 800a1c4:	b148      	cbz	r0, 800a1da <_dtoa_r+0x162>
 800a1c6:	4650      	mov	r0, sl
 800a1c8:	f7f6 f9b4 	bl	8000534 <__aeabi_i2d>
 800a1cc:	4632      	mov	r2, r6
 800a1ce:	463b      	mov	r3, r7
 800a1d0:	f7f6 fc82 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1d4:	b908      	cbnz	r0, 800a1da <_dtoa_r+0x162>
 800a1d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1da:	f1ba 0f16 	cmp.w	sl, #22
 800a1de:	d859      	bhi.n	800a294 <_dtoa_r+0x21c>
 800a1e0:	4970      	ldr	r1, [pc, #448]	; (800a3a4 <_dtoa_r+0x32c>)
 800a1e2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a1e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1ee:	f7f6 fc9b 	bl	8000b28 <__aeabi_dcmpgt>
 800a1f2:	2800      	cmp	r0, #0
 800a1f4:	d050      	beq.n	800a298 <_dtoa_r+0x220>
 800a1f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a200:	1b5d      	subs	r5, r3, r5
 800a202:	f1b5 0801 	subs.w	r8, r5, #1
 800a206:	bf49      	itett	mi
 800a208:	f1c5 0301 	rsbmi	r3, r5, #1
 800a20c:	2300      	movpl	r3, #0
 800a20e:	9305      	strmi	r3, [sp, #20]
 800a210:	f04f 0800 	movmi.w	r8, #0
 800a214:	bf58      	it	pl
 800a216:	9305      	strpl	r3, [sp, #20]
 800a218:	f1ba 0f00 	cmp.w	sl, #0
 800a21c:	db3e      	blt.n	800a29c <_dtoa_r+0x224>
 800a21e:	2300      	movs	r3, #0
 800a220:	44d0      	add	r8, sl
 800a222:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a226:	9307      	str	r3, [sp, #28]
 800a228:	9b06      	ldr	r3, [sp, #24]
 800a22a:	2b09      	cmp	r3, #9
 800a22c:	f200 8090 	bhi.w	800a350 <_dtoa_r+0x2d8>
 800a230:	2b05      	cmp	r3, #5
 800a232:	bfc4      	itt	gt
 800a234:	3b04      	subgt	r3, #4
 800a236:	9306      	strgt	r3, [sp, #24]
 800a238:	9b06      	ldr	r3, [sp, #24]
 800a23a:	f1a3 0302 	sub.w	r3, r3, #2
 800a23e:	bfcc      	ite	gt
 800a240:	2500      	movgt	r5, #0
 800a242:	2501      	movle	r5, #1
 800a244:	2b03      	cmp	r3, #3
 800a246:	f200 808f 	bhi.w	800a368 <_dtoa_r+0x2f0>
 800a24a:	e8df f003 	tbb	[pc, r3]
 800a24e:	7f7d      	.short	0x7f7d
 800a250:	7131      	.short	0x7131
 800a252:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a256:	441d      	add	r5, r3
 800a258:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a25c:	2820      	cmp	r0, #32
 800a25e:	dd13      	ble.n	800a288 <_dtoa_r+0x210>
 800a260:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a264:	9b00      	ldr	r3, [sp, #0]
 800a266:	fa08 f800 	lsl.w	r8, r8, r0
 800a26a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a26e:	fa23 f000 	lsr.w	r0, r3, r0
 800a272:	ea48 0000 	orr.w	r0, r8, r0
 800a276:	f7f6 f94d 	bl	8000514 <__aeabi_ui2d>
 800a27a:	2301      	movs	r3, #1
 800a27c:	4682      	mov	sl, r0
 800a27e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a282:	3d01      	subs	r5, #1
 800a284:	9313      	str	r3, [sp, #76]	; 0x4c
 800a286:	e772      	b.n	800a16e <_dtoa_r+0xf6>
 800a288:	9b00      	ldr	r3, [sp, #0]
 800a28a:	f1c0 0020 	rsb	r0, r0, #32
 800a28e:	fa03 f000 	lsl.w	r0, r3, r0
 800a292:	e7f0      	b.n	800a276 <_dtoa_r+0x1fe>
 800a294:	2301      	movs	r3, #1
 800a296:	e7b1      	b.n	800a1fc <_dtoa_r+0x184>
 800a298:	900f      	str	r0, [sp, #60]	; 0x3c
 800a29a:	e7b0      	b.n	800a1fe <_dtoa_r+0x186>
 800a29c:	9b05      	ldr	r3, [sp, #20]
 800a29e:	eba3 030a 	sub.w	r3, r3, sl
 800a2a2:	9305      	str	r3, [sp, #20]
 800a2a4:	f1ca 0300 	rsb	r3, sl, #0
 800a2a8:	9307      	str	r3, [sp, #28]
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	930e      	str	r3, [sp, #56]	; 0x38
 800a2ae:	e7bb      	b.n	800a228 <_dtoa_r+0x1b0>
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	930a      	str	r3, [sp, #40]	; 0x28
 800a2b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	dd59      	ble.n	800a36e <_dtoa_r+0x2f6>
 800a2ba:	9302      	str	r3, [sp, #8]
 800a2bc:	4699      	mov	r9, r3
 800a2be:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	6072      	str	r2, [r6, #4]
 800a2c4:	2204      	movs	r2, #4
 800a2c6:	f102 0014 	add.w	r0, r2, #20
 800a2ca:	4298      	cmp	r0, r3
 800a2cc:	6871      	ldr	r1, [r6, #4]
 800a2ce:	d953      	bls.n	800a378 <_dtoa_r+0x300>
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	f000 fcb5 	bl	800ac40 <_Balloc>
 800a2d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2d8:	6030      	str	r0, [r6, #0]
 800a2da:	f1b9 0f0e 	cmp.w	r9, #14
 800a2de:	f8d3 b000 	ldr.w	fp, [r3]
 800a2e2:	f200 80e6 	bhi.w	800a4b2 <_dtoa_r+0x43a>
 800a2e6:	2d00      	cmp	r5, #0
 800a2e8:	f000 80e3 	beq.w	800a4b2 <_dtoa_r+0x43a>
 800a2ec:	ed9d 7b00 	vldr	d7, [sp]
 800a2f0:	f1ba 0f00 	cmp.w	sl, #0
 800a2f4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a2f8:	dd74      	ble.n	800a3e4 <_dtoa_r+0x36c>
 800a2fa:	4a2a      	ldr	r2, [pc, #168]	; (800a3a4 <_dtoa_r+0x32c>)
 800a2fc:	f00a 030f 	and.w	r3, sl, #15
 800a300:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a304:	ed93 7b00 	vldr	d7, [r3]
 800a308:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a30c:	06f0      	lsls	r0, r6, #27
 800a30e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a312:	d565      	bpl.n	800a3e0 <_dtoa_r+0x368>
 800a314:	4b24      	ldr	r3, [pc, #144]	; (800a3a8 <_dtoa_r+0x330>)
 800a316:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a31a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a31e:	f7f6 fa9d 	bl	800085c <__aeabi_ddiv>
 800a322:	e9cd 0100 	strd	r0, r1, [sp]
 800a326:	f006 060f 	and.w	r6, r6, #15
 800a32a:	2503      	movs	r5, #3
 800a32c:	4f1e      	ldr	r7, [pc, #120]	; (800a3a8 <_dtoa_r+0x330>)
 800a32e:	e04c      	b.n	800a3ca <_dtoa_r+0x352>
 800a330:	2301      	movs	r3, #1
 800a332:	930a      	str	r3, [sp, #40]	; 0x28
 800a334:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a336:	4453      	add	r3, sl
 800a338:	f103 0901 	add.w	r9, r3, #1
 800a33c:	9302      	str	r3, [sp, #8]
 800a33e:	464b      	mov	r3, r9
 800a340:	2b01      	cmp	r3, #1
 800a342:	bfb8      	it	lt
 800a344:	2301      	movlt	r3, #1
 800a346:	e7ba      	b.n	800a2be <_dtoa_r+0x246>
 800a348:	2300      	movs	r3, #0
 800a34a:	e7b2      	b.n	800a2b2 <_dtoa_r+0x23a>
 800a34c:	2300      	movs	r3, #0
 800a34e:	e7f0      	b.n	800a332 <_dtoa_r+0x2ba>
 800a350:	2501      	movs	r5, #1
 800a352:	2300      	movs	r3, #0
 800a354:	9306      	str	r3, [sp, #24]
 800a356:	950a      	str	r5, [sp, #40]	; 0x28
 800a358:	f04f 33ff 	mov.w	r3, #4294967295
 800a35c:	9302      	str	r3, [sp, #8]
 800a35e:	4699      	mov	r9, r3
 800a360:	2200      	movs	r2, #0
 800a362:	2312      	movs	r3, #18
 800a364:	920b      	str	r2, [sp, #44]	; 0x2c
 800a366:	e7aa      	b.n	800a2be <_dtoa_r+0x246>
 800a368:	2301      	movs	r3, #1
 800a36a:	930a      	str	r3, [sp, #40]	; 0x28
 800a36c:	e7f4      	b.n	800a358 <_dtoa_r+0x2e0>
 800a36e:	2301      	movs	r3, #1
 800a370:	9302      	str	r3, [sp, #8]
 800a372:	4699      	mov	r9, r3
 800a374:	461a      	mov	r2, r3
 800a376:	e7f5      	b.n	800a364 <_dtoa_r+0x2ec>
 800a378:	3101      	adds	r1, #1
 800a37a:	6071      	str	r1, [r6, #4]
 800a37c:	0052      	lsls	r2, r2, #1
 800a37e:	e7a2      	b.n	800a2c6 <_dtoa_r+0x24e>
 800a380:	636f4361 	.word	0x636f4361
 800a384:	3fd287a7 	.word	0x3fd287a7
 800a388:	8b60c8b3 	.word	0x8b60c8b3
 800a38c:	3fc68a28 	.word	0x3fc68a28
 800a390:	509f79fb 	.word	0x509f79fb
 800a394:	3fd34413 	.word	0x3fd34413
 800a398:	7ff00000 	.word	0x7ff00000
 800a39c:	0800b835 	.word	0x0800b835
 800a3a0:	3ff80000 	.word	0x3ff80000
 800a3a4:	0800b898 	.word	0x0800b898
 800a3a8:	0800b870 	.word	0x0800b870
 800a3ac:	0800b861 	.word	0x0800b861
 800a3b0:	07f1      	lsls	r1, r6, #31
 800a3b2:	d508      	bpl.n	800a3c6 <_dtoa_r+0x34e>
 800a3b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a3b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3bc:	f7f6 f924 	bl	8000608 <__aeabi_dmul>
 800a3c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a3c4:	3501      	adds	r5, #1
 800a3c6:	1076      	asrs	r6, r6, #1
 800a3c8:	3708      	adds	r7, #8
 800a3ca:	2e00      	cmp	r6, #0
 800a3cc:	d1f0      	bne.n	800a3b0 <_dtoa_r+0x338>
 800a3ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a3d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3d6:	f7f6 fa41 	bl	800085c <__aeabi_ddiv>
 800a3da:	e9cd 0100 	strd	r0, r1, [sp]
 800a3de:	e01a      	b.n	800a416 <_dtoa_r+0x39e>
 800a3e0:	2502      	movs	r5, #2
 800a3e2:	e7a3      	b.n	800a32c <_dtoa_r+0x2b4>
 800a3e4:	f000 80a0 	beq.w	800a528 <_dtoa_r+0x4b0>
 800a3e8:	f1ca 0600 	rsb	r6, sl, #0
 800a3ec:	4b9f      	ldr	r3, [pc, #636]	; (800a66c <_dtoa_r+0x5f4>)
 800a3ee:	4fa0      	ldr	r7, [pc, #640]	; (800a670 <_dtoa_r+0x5f8>)
 800a3f0:	f006 020f 	and.w	r2, r6, #15
 800a3f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a400:	f7f6 f902 	bl	8000608 <__aeabi_dmul>
 800a404:	e9cd 0100 	strd	r0, r1, [sp]
 800a408:	1136      	asrs	r6, r6, #4
 800a40a:	2300      	movs	r3, #0
 800a40c:	2502      	movs	r5, #2
 800a40e:	2e00      	cmp	r6, #0
 800a410:	d17f      	bne.n	800a512 <_dtoa_r+0x49a>
 800a412:	2b00      	cmp	r3, #0
 800a414:	d1e1      	bne.n	800a3da <_dtoa_r+0x362>
 800a416:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a418:	2b00      	cmp	r3, #0
 800a41a:	f000 8087 	beq.w	800a52c <_dtoa_r+0x4b4>
 800a41e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a422:	2200      	movs	r2, #0
 800a424:	4b93      	ldr	r3, [pc, #588]	; (800a674 <_dtoa_r+0x5fc>)
 800a426:	4630      	mov	r0, r6
 800a428:	4639      	mov	r1, r7
 800a42a:	f7f6 fb5f 	bl	8000aec <__aeabi_dcmplt>
 800a42e:	2800      	cmp	r0, #0
 800a430:	d07c      	beq.n	800a52c <_dtoa_r+0x4b4>
 800a432:	f1b9 0f00 	cmp.w	r9, #0
 800a436:	d079      	beq.n	800a52c <_dtoa_r+0x4b4>
 800a438:	9b02      	ldr	r3, [sp, #8]
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	dd35      	ble.n	800a4aa <_dtoa_r+0x432>
 800a43e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a442:	9308      	str	r3, [sp, #32]
 800a444:	4639      	mov	r1, r7
 800a446:	2200      	movs	r2, #0
 800a448:	4b8b      	ldr	r3, [pc, #556]	; (800a678 <_dtoa_r+0x600>)
 800a44a:	4630      	mov	r0, r6
 800a44c:	f7f6 f8dc 	bl	8000608 <__aeabi_dmul>
 800a450:	e9cd 0100 	strd	r0, r1, [sp]
 800a454:	9f02      	ldr	r7, [sp, #8]
 800a456:	3501      	adds	r5, #1
 800a458:	4628      	mov	r0, r5
 800a45a:	f7f6 f86b 	bl	8000534 <__aeabi_i2d>
 800a45e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a462:	f7f6 f8d1 	bl	8000608 <__aeabi_dmul>
 800a466:	2200      	movs	r2, #0
 800a468:	4b84      	ldr	r3, [pc, #528]	; (800a67c <_dtoa_r+0x604>)
 800a46a:	f7f5 ff17 	bl	800029c <__adddf3>
 800a46e:	4605      	mov	r5, r0
 800a470:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a474:	2f00      	cmp	r7, #0
 800a476:	d15d      	bne.n	800a534 <_dtoa_r+0x4bc>
 800a478:	2200      	movs	r2, #0
 800a47a:	4b81      	ldr	r3, [pc, #516]	; (800a680 <_dtoa_r+0x608>)
 800a47c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a480:	f7f5 ff0a 	bl	8000298 <__aeabi_dsub>
 800a484:	462a      	mov	r2, r5
 800a486:	4633      	mov	r3, r6
 800a488:	e9cd 0100 	strd	r0, r1, [sp]
 800a48c:	f7f6 fb4c 	bl	8000b28 <__aeabi_dcmpgt>
 800a490:	2800      	cmp	r0, #0
 800a492:	f040 8288 	bne.w	800a9a6 <_dtoa_r+0x92e>
 800a496:	462a      	mov	r2, r5
 800a498:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a49c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a4a0:	f7f6 fb24 	bl	8000aec <__aeabi_dcmplt>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	f040 827c 	bne.w	800a9a2 <_dtoa_r+0x92a>
 800a4aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a4ae:	e9cd 2300 	strd	r2, r3, [sp]
 800a4b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	f2c0 8150 	blt.w	800a75a <_dtoa_r+0x6e2>
 800a4ba:	f1ba 0f0e 	cmp.w	sl, #14
 800a4be:	f300 814c 	bgt.w	800a75a <_dtoa_r+0x6e2>
 800a4c2:	4b6a      	ldr	r3, [pc, #424]	; (800a66c <_dtoa_r+0x5f4>)
 800a4c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a4c8:	ed93 7b00 	vldr	d7, [r3]
 800a4cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a4d4:	f280 80d8 	bge.w	800a688 <_dtoa_r+0x610>
 800a4d8:	f1b9 0f00 	cmp.w	r9, #0
 800a4dc:	f300 80d4 	bgt.w	800a688 <_dtoa_r+0x610>
 800a4e0:	f040 825e 	bne.w	800a9a0 <_dtoa_r+0x928>
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	4b66      	ldr	r3, [pc, #408]	; (800a680 <_dtoa_r+0x608>)
 800a4e8:	ec51 0b17 	vmov	r0, r1, d7
 800a4ec:	f7f6 f88c 	bl	8000608 <__aeabi_dmul>
 800a4f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4f4:	f7f6 fb0e 	bl	8000b14 <__aeabi_dcmpge>
 800a4f8:	464f      	mov	r7, r9
 800a4fa:	464e      	mov	r6, r9
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	f040 8234 	bne.w	800a96a <_dtoa_r+0x8f2>
 800a502:	2331      	movs	r3, #49	; 0x31
 800a504:	f10b 0501 	add.w	r5, fp, #1
 800a508:	f88b 3000 	strb.w	r3, [fp]
 800a50c:	f10a 0a01 	add.w	sl, sl, #1
 800a510:	e22f      	b.n	800a972 <_dtoa_r+0x8fa>
 800a512:	07f2      	lsls	r2, r6, #31
 800a514:	d505      	bpl.n	800a522 <_dtoa_r+0x4aa>
 800a516:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a51a:	f7f6 f875 	bl	8000608 <__aeabi_dmul>
 800a51e:	3501      	adds	r5, #1
 800a520:	2301      	movs	r3, #1
 800a522:	1076      	asrs	r6, r6, #1
 800a524:	3708      	adds	r7, #8
 800a526:	e772      	b.n	800a40e <_dtoa_r+0x396>
 800a528:	2502      	movs	r5, #2
 800a52a:	e774      	b.n	800a416 <_dtoa_r+0x39e>
 800a52c:	f8cd a020 	str.w	sl, [sp, #32]
 800a530:	464f      	mov	r7, r9
 800a532:	e791      	b.n	800a458 <_dtoa_r+0x3e0>
 800a534:	4b4d      	ldr	r3, [pc, #308]	; (800a66c <_dtoa_r+0x5f4>)
 800a536:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a53a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a53e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a540:	2b00      	cmp	r3, #0
 800a542:	d047      	beq.n	800a5d4 <_dtoa_r+0x55c>
 800a544:	4602      	mov	r2, r0
 800a546:	460b      	mov	r3, r1
 800a548:	2000      	movs	r0, #0
 800a54a:	494e      	ldr	r1, [pc, #312]	; (800a684 <_dtoa_r+0x60c>)
 800a54c:	f7f6 f986 	bl	800085c <__aeabi_ddiv>
 800a550:	462a      	mov	r2, r5
 800a552:	4633      	mov	r3, r6
 800a554:	f7f5 fea0 	bl	8000298 <__aeabi_dsub>
 800a558:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a55c:	465d      	mov	r5, fp
 800a55e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a562:	f7f6 fb01 	bl	8000b68 <__aeabi_d2iz>
 800a566:	4606      	mov	r6, r0
 800a568:	f7f5 ffe4 	bl	8000534 <__aeabi_i2d>
 800a56c:	4602      	mov	r2, r0
 800a56e:	460b      	mov	r3, r1
 800a570:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a574:	f7f5 fe90 	bl	8000298 <__aeabi_dsub>
 800a578:	3630      	adds	r6, #48	; 0x30
 800a57a:	f805 6b01 	strb.w	r6, [r5], #1
 800a57e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a582:	e9cd 0100 	strd	r0, r1, [sp]
 800a586:	f7f6 fab1 	bl	8000aec <__aeabi_dcmplt>
 800a58a:	2800      	cmp	r0, #0
 800a58c:	d163      	bne.n	800a656 <_dtoa_r+0x5de>
 800a58e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a592:	2000      	movs	r0, #0
 800a594:	4937      	ldr	r1, [pc, #220]	; (800a674 <_dtoa_r+0x5fc>)
 800a596:	f7f5 fe7f 	bl	8000298 <__aeabi_dsub>
 800a59a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a59e:	f7f6 faa5 	bl	8000aec <__aeabi_dcmplt>
 800a5a2:	2800      	cmp	r0, #0
 800a5a4:	f040 80b7 	bne.w	800a716 <_dtoa_r+0x69e>
 800a5a8:	eba5 030b 	sub.w	r3, r5, fp
 800a5ac:	429f      	cmp	r7, r3
 800a5ae:	f77f af7c 	ble.w	800a4aa <_dtoa_r+0x432>
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	4b30      	ldr	r3, [pc, #192]	; (800a678 <_dtoa_r+0x600>)
 800a5b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a5ba:	f7f6 f825 	bl	8000608 <__aeabi_dmul>
 800a5be:	2200      	movs	r2, #0
 800a5c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a5c4:	4b2c      	ldr	r3, [pc, #176]	; (800a678 <_dtoa_r+0x600>)
 800a5c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5ca:	f7f6 f81d 	bl	8000608 <__aeabi_dmul>
 800a5ce:	e9cd 0100 	strd	r0, r1, [sp]
 800a5d2:	e7c4      	b.n	800a55e <_dtoa_r+0x4e6>
 800a5d4:	462a      	mov	r2, r5
 800a5d6:	4633      	mov	r3, r6
 800a5d8:	f7f6 f816 	bl	8000608 <__aeabi_dmul>
 800a5dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a5e0:	eb0b 0507 	add.w	r5, fp, r7
 800a5e4:	465e      	mov	r6, fp
 800a5e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5ea:	f7f6 fabd 	bl	8000b68 <__aeabi_d2iz>
 800a5ee:	4607      	mov	r7, r0
 800a5f0:	f7f5 ffa0 	bl	8000534 <__aeabi_i2d>
 800a5f4:	3730      	adds	r7, #48	; 0x30
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	460b      	mov	r3, r1
 800a5fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5fe:	f7f5 fe4b 	bl	8000298 <__aeabi_dsub>
 800a602:	f806 7b01 	strb.w	r7, [r6], #1
 800a606:	42ae      	cmp	r6, r5
 800a608:	e9cd 0100 	strd	r0, r1, [sp]
 800a60c:	f04f 0200 	mov.w	r2, #0
 800a610:	d126      	bne.n	800a660 <_dtoa_r+0x5e8>
 800a612:	4b1c      	ldr	r3, [pc, #112]	; (800a684 <_dtoa_r+0x60c>)
 800a614:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a618:	f7f5 fe40 	bl	800029c <__adddf3>
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a624:	f7f6 fa80 	bl	8000b28 <__aeabi_dcmpgt>
 800a628:	2800      	cmp	r0, #0
 800a62a:	d174      	bne.n	800a716 <_dtoa_r+0x69e>
 800a62c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a630:	2000      	movs	r0, #0
 800a632:	4914      	ldr	r1, [pc, #80]	; (800a684 <_dtoa_r+0x60c>)
 800a634:	f7f5 fe30 	bl	8000298 <__aeabi_dsub>
 800a638:	4602      	mov	r2, r0
 800a63a:	460b      	mov	r3, r1
 800a63c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a640:	f7f6 fa54 	bl	8000aec <__aeabi_dcmplt>
 800a644:	2800      	cmp	r0, #0
 800a646:	f43f af30 	beq.w	800a4aa <_dtoa_r+0x432>
 800a64a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a64e:	2b30      	cmp	r3, #48	; 0x30
 800a650:	f105 32ff 	add.w	r2, r5, #4294967295
 800a654:	d002      	beq.n	800a65c <_dtoa_r+0x5e4>
 800a656:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a65a:	e04a      	b.n	800a6f2 <_dtoa_r+0x67a>
 800a65c:	4615      	mov	r5, r2
 800a65e:	e7f4      	b.n	800a64a <_dtoa_r+0x5d2>
 800a660:	4b05      	ldr	r3, [pc, #20]	; (800a678 <_dtoa_r+0x600>)
 800a662:	f7f5 ffd1 	bl	8000608 <__aeabi_dmul>
 800a666:	e9cd 0100 	strd	r0, r1, [sp]
 800a66a:	e7bc      	b.n	800a5e6 <_dtoa_r+0x56e>
 800a66c:	0800b898 	.word	0x0800b898
 800a670:	0800b870 	.word	0x0800b870
 800a674:	3ff00000 	.word	0x3ff00000
 800a678:	40240000 	.word	0x40240000
 800a67c:	401c0000 	.word	0x401c0000
 800a680:	40140000 	.word	0x40140000
 800a684:	3fe00000 	.word	0x3fe00000
 800a688:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a68c:	465d      	mov	r5, fp
 800a68e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a692:	4630      	mov	r0, r6
 800a694:	4639      	mov	r1, r7
 800a696:	f7f6 f8e1 	bl	800085c <__aeabi_ddiv>
 800a69a:	f7f6 fa65 	bl	8000b68 <__aeabi_d2iz>
 800a69e:	4680      	mov	r8, r0
 800a6a0:	f7f5 ff48 	bl	8000534 <__aeabi_i2d>
 800a6a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6a8:	f7f5 ffae 	bl	8000608 <__aeabi_dmul>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	4630      	mov	r0, r6
 800a6b2:	4639      	mov	r1, r7
 800a6b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a6b8:	f7f5 fdee 	bl	8000298 <__aeabi_dsub>
 800a6bc:	f805 6b01 	strb.w	r6, [r5], #1
 800a6c0:	eba5 060b 	sub.w	r6, r5, fp
 800a6c4:	45b1      	cmp	r9, r6
 800a6c6:	4602      	mov	r2, r0
 800a6c8:	460b      	mov	r3, r1
 800a6ca:	d139      	bne.n	800a740 <_dtoa_r+0x6c8>
 800a6cc:	f7f5 fde6 	bl	800029c <__adddf3>
 800a6d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6d4:	4606      	mov	r6, r0
 800a6d6:	460f      	mov	r7, r1
 800a6d8:	f7f6 fa26 	bl	8000b28 <__aeabi_dcmpgt>
 800a6dc:	b9c8      	cbnz	r0, 800a712 <_dtoa_r+0x69a>
 800a6de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	4639      	mov	r1, r7
 800a6e6:	f7f6 f9f7 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6ea:	b110      	cbz	r0, 800a6f2 <_dtoa_r+0x67a>
 800a6ec:	f018 0f01 	tst.w	r8, #1
 800a6f0:	d10f      	bne.n	800a712 <_dtoa_r+0x69a>
 800a6f2:	9904      	ldr	r1, [sp, #16]
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f000 fad7 	bl	800aca8 <_Bfree>
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a6fe:	702b      	strb	r3, [r5, #0]
 800a700:	f10a 0301 	add.w	r3, sl, #1
 800a704:	6013      	str	r3, [r2, #0]
 800a706:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f000 8241 	beq.w	800ab90 <_dtoa_r+0xb18>
 800a70e:	601d      	str	r5, [r3, #0]
 800a710:	e23e      	b.n	800ab90 <_dtoa_r+0xb18>
 800a712:	f8cd a020 	str.w	sl, [sp, #32]
 800a716:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a71a:	2a39      	cmp	r2, #57	; 0x39
 800a71c:	f105 33ff 	add.w	r3, r5, #4294967295
 800a720:	d108      	bne.n	800a734 <_dtoa_r+0x6bc>
 800a722:	459b      	cmp	fp, r3
 800a724:	d10a      	bne.n	800a73c <_dtoa_r+0x6c4>
 800a726:	9b08      	ldr	r3, [sp, #32]
 800a728:	3301      	adds	r3, #1
 800a72a:	9308      	str	r3, [sp, #32]
 800a72c:	2330      	movs	r3, #48	; 0x30
 800a72e:	f88b 3000 	strb.w	r3, [fp]
 800a732:	465b      	mov	r3, fp
 800a734:	781a      	ldrb	r2, [r3, #0]
 800a736:	3201      	adds	r2, #1
 800a738:	701a      	strb	r2, [r3, #0]
 800a73a:	e78c      	b.n	800a656 <_dtoa_r+0x5de>
 800a73c:	461d      	mov	r5, r3
 800a73e:	e7ea      	b.n	800a716 <_dtoa_r+0x69e>
 800a740:	2200      	movs	r2, #0
 800a742:	4b9b      	ldr	r3, [pc, #620]	; (800a9b0 <_dtoa_r+0x938>)
 800a744:	f7f5 ff60 	bl	8000608 <__aeabi_dmul>
 800a748:	2200      	movs	r2, #0
 800a74a:	2300      	movs	r3, #0
 800a74c:	4606      	mov	r6, r0
 800a74e:	460f      	mov	r7, r1
 800a750:	f7f6 f9c2 	bl	8000ad8 <__aeabi_dcmpeq>
 800a754:	2800      	cmp	r0, #0
 800a756:	d09a      	beq.n	800a68e <_dtoa_r+0x616>
 800a758:	e7cb      	b.n	800a6f2 <_dtoa_r+0x67a>
 800a75a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	f000 808b 	beq.w	800a878 <_dtoa_r+0x800>
 800a762:	9a06      	ldr	r2, [sp, #24]
 800a764:	2a01      	cmp	r2, #1
 800a766:	dc6e      	bgt.n	800a846 <_dtoa_r+0x7ce>
 800a768:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a76a:	2a00      	cmp	r2, #0
 800a76c:	d067      	beq.n	800a83e <_dtoa_r+0x7c6>
 800a76e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a772:	9f07      	ldr	r7, [sp, #28]
 800a774:	9d05      	ldr	r5, [sp, #20]
 800a776:	9a05      	ldr	r2, [sp, #20]
 800a778:	2101      	movs	r1, #1
 800a77a:	441a      	add	r2, r3
 800a77c:	4620      	mov	r0, r4
 800a77e:	9205      	str	r2, [sp, #20]
 800a780:	4498      	add	r8, r3
 800a782:	f000 fb31 	bl	800ade8 <__i2b>
 800a786:	4606      	mov	r6, r0
 800a788:	2d00      	cmp	r5, #0
 800a78a:	dd0c      	ble.n	800a7a6 <_dtoa_r+0x72e>
 800a78c:	f1b8 0f00 	cmp.w	r8, #0
 800a790:	dd09      	ble.n	800a7a6 <_dtoa_r+0x72e>
 800a792:	4545      	cmp	r5, r8
 800a794:	9a05      	ldr	r2, [sp, #20]
 800a796:	462b      	mov	r3, r5
 800a798:	bfa8      	it	ge
 800a79a:	4643      	movge	r3, r8
 800a79c:	1ad2      	subs	r2, r2, r3
 800a79e:	9205      	str	r2, [sp, #20]
 800a7a0:	1aed      	subs	r5, r5, r3
 800a7a2:	eba8 0803 	sub.w	r8, r8, r3
 800a7a6:	9b07      	ldr	r3, [sp, #28]
 800a7a8:	b1eb      	cbz	r3, 800a7e6 <_dtoa_r+0x76e>
 800a7aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d067      	beq.n	800a880 <_dtoa_r+0x808>
 800a7b0:	b18f      	cbz	r7, 800a7d6 <_dtoa_r+0x75e>
 800a7b2:	4631      	mov	r1, r6
 800a7b4:	463a      	mov	r2, r7
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f000 fbb6 	bl	800af28 <__pow5mult>
 800a7bc:	9a04      	ldr	r2, [sp, #16]
 800a7be:	4601      	mov	r1, r0
 800a7c0:	4606      	mov	r6, r0
 800a7c2:	4620      	mov	r0, r4
 800a7c4:	f000 fb19 	bl	800adfa <__multiply>
 800a7c8:	9904      	ldr	r1, [sp, #16]
 800a7ca:	9008      	str	r0, [sp, #32]
 800a7cc:	4620      	mov	r0, r4
 800a7ce:	f000 fa6b 	bl	800aca8 <_Bfree>
 800a7d2:	9b08      	ldr	r3, [sp, #32]
 800a7d4:	9304      	str	r3, [sp, #16]
 800a7d6:	9b07      	ldr	r3, [sp, #28]
 800a7d8:	1bda      	subs	r2, r3, r7
 800a7da:	d004      	beq.n	800a7e6 <_dtoa_r+0x76e>
 800a7dc:	9904      	ldr	r1, [sp, #16]
 800a7de:	4620      	mov	r0, r4
 800a7e0:	f000 fba2 	bl	800af28 <__pow5mult>
 800a7e4:	9004      	str	r0, [sp, #16]
 800a7e6:	2101      	movs	r1, #1
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	f000 fafd 	bl	800ade8 <__i2b>
 800a7ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7f0:	4607      	mov	r7, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f000 81d0 	beq.w	800ab98 <_dtoa_r+0xb20>
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	4601      	mov	r1, r0
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	f000 fb93 	bl	800af28 <__pow5mult>
 800a802:	9b06      	ldr	r3, [sp, #24]
 800a804:	2b01      	cmp	r3, #1
 800a806:	4607      	mov	r7, r0
 800a808:	dc40      	bgt.n	800a88c <_dtoa_r+0x814>
 800a80a:	9b00      	ldr	r3, [sp, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d139      	bne.n	800a884 <_dtoa_r+0x80c>
 800a810:	9b01      	ldr	r3, [sp, #4]
 800a812:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a816:	2b00      	cmp	r3, #0
 800a818:	d136      	bne.n	800a888 <_dtoa_r+0x810>
 800a81a:	9b01      	ldr	r3, [sp, #4]
 800a81c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a820:	0d1b      	lsrs	r3, r3, #20
 800a822:	051b      	lsls	r3, r3, #20
 800a824:	b12b      	cbz	r3, 800a832 <_dtoa_r+0x7ba>
 800a826:	9b05      	ldr	r3, [sp, #20]
 800a828:	3301      	adds	r3, #1
 800a82a:	9305      	str	r3, [sp, #20]
 800a82c:	f108 0801 	add.w	r8, r8, #1
 800a830:	2301      	movs	r3, #1
 800a832:	9307      	str	r3, [sp, #28]
 800a834:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a836:	2b00      	cmp	r3, #0
 800a838:	d12a      	bne.n	800a890 <_dtoa_r+0x818>
 800a83a:	2001      	movs	r0, #1
 800a83c:	e030      	b.n	800a8a0 <_dtoa_r+0x828>
 800a83e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a840:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a844:	e795      	b.n	800a772 <_dtoa_r+0x6fa>
 800a846:	9b07      	ldr	r3, [sp, #28]
 800a848:	f109 37ff 	add.w	r7, r9, #4294967295
 800a84c:	42bb      	cmp	r3, r7
 800a84e:	bfbf      	itttt	lt
 800a850:	9b07      	ldrlt	r3, [sp, #28]
 800a852:	9707      	strlt	r7, [sp, #28]
 800a854:	1afa      	sublt	r2, r7, r3
 800a856:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a858:	bfbb      	ittet	lt
 800a85a:	189b      	addlt	r3, r3, r2
 800a85c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a85e:	1bdf      	subge	r7, r3, r7
 800a860:	2700      	movlt	r7, #0
 800a862:	f1b9 0f00 	cmp.w	r9, #0
 800a866:	bfb5      	itete	lt
 800a868:	9b05      	ldrlt	r3, [sp, #20]
 800a86a:	9d05      	ldrge	r5, [sp, #20]
 800a86c:	eba3 0509 	sublt.w	r5, r3, r9
 800a870:	464b      	movge	r3, r9
 800a872:	bfb8      	it	lt
 800a874:	2300      	movlt	r3, #0
 800a876:	e77e      	b.n	800a776 <_dtoa_r+0x6fe>
 800a878:	9f07      	ldr	r7, [sp, #28]
 800a87a:	9d05      	ldr	r5, [sp, #20]
 800a87c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a87e:	e783      	b.n	800a788 <_dtoa_r+0x710>
 800a880:	9a07      	ldr	r2, [sp, #28]
 800a882:	e7ab      	b.n	800a7dc <_dtoa_r+0x764>
 800a884:	2300      	movs	r3, #0
 800a886:	e7d4      	b.n	800a832 <_dtoa_r+0x7ba>
 800a888:	9b00      	ldr	r3, [sp, #0]
 800a88a:	e7d2      	b.n	800a832 <_dtoa_r+0x7ba>
 800a88c:	2300      	movs	r3, #0
 800a88e:	9307      	str	r3, [sp, #28]
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a896:	6918      	ldr	r0, [r3, #16]
 800a898:	f000 fa58 	bl	800ad4c <__hi0bits>
 800a89c:	f1c0 0020 	rsb	r0, r0, #32
 800a8a0:	4440      	add	r0, r8
 800a8a2:	f010 001f 	ands.w	r0, r0, #31
 800a8a6:	d047      	beq.n	800a938 <_dtoa_r+0x8c0>
 800a8a8:	f1c0 0320 	rsb	r3, r0, #32
 800a8ac:	2b04      	cmp	r3, #4
 800a8ae:	dd3b      	ble.n	800a928 <_dtoa_r+0x8b0>
 800a8b0:	9b05      	ldr	r3, [sp, #20]
 800a8b2:	f1c0 001c 	rsb	r0, r0, #28
 800a8b6:	4403      	add	r3, r0
 800a8b8:	9305      	str	r3, [sp, #20]
 800a8ba:	4405      	add	r5, r0
 800a8bc:	4480      	add	r8, r0
 800a8be:	9b05      	ldr	r3, [sp, #20]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	dd05      	ble.n	800a8d0 <_dtoa_r+0x858>
 800a8c4:	461a      	mov	r2, r3
 800a8c6:	9904      	ldr	r1, [sp, #16]
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f000 fb7b 	bl	800afc4 <__lshift>
 800a8ce:	9004      	str	r0, [sp, #16]
 800a8d0:	f1b8 0f00 	cmp.w	r8, #0
 800a8d4:	dd05      	ble.n	800a8e2 <_dtoa_r+0x86a>
 800a8d6:	4639      	mov	r1, r7
 800a8d8:	4642      	mov	r2, r8
 800a8da:	4620      	mov	r0, r4
 800a8dc:	f000 fb72 	bl	800afc4 <__lshift>
 800a8e0:	4607      	mov	r7, r0
 800a8e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8e4:	b353      	cbz	r3, 800a93c <_dtoa_r+0x8c4>
 800a8e6:	4639      	mov	r1, r7
 800a8e8:	9804      	ldr	r0, [sp, #16]
 800a8ea:	f000 fbbf 	bl	800b06c <__mcmp>
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	da24      	bge.n	800a93c <_dtoa_r+0x8c4>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	220a      	movs	r2, #10
 800a8f6:	9904      	ldr	r1, [sp, #16]
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	f000 f9ec 	bl	800acd6 <__multadd>
 800a8fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a900:	9004      	str	r0, [sp, #16]
 800a902:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a906:	2b00      	cmp	r3, #0
 800a908:	f000 814d 	beq.w	800aba6 <_dtoa_r+0xb2e>
 800a90c:	2300      	movs	r3, #0
 800a90e:	4631      	mov	r1, r6
 800a910:	220a      	movs	r2, #10
 800a912:	4620      	mov	r0, r4
 800a914:	f000 f9df 	bl	800acd6 <__multadd>
 800a918:	9b02      	ldr	r3, [sp, #8]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	4606      	mov	r6, r0
 800a91e:	dc4f      	bgt.n	800a9c0 <_dtoa_r+0x948>
 800a920:	9b06      	ldr	r3, [sp, #24]
 800a922:	2b02      	cmp	r3, #2
 800a924:	dd4c      	ble.n	800a9c0 <_dtoa_r+0x948>
 800a926:	e011      	b.n	800a94c <_dtoa_r+0x8d4>
 800a928:	d0c9      	beq.n	800a8be <_dtoa_r+0x846>
 800a92a:	9a05      	ldr	r2, [sp, #20]
 800a92c:	331c      	adds	r3, #28
 800a92e:	441a      	add	r2, r3
 800a930:	9205      	str	r2, [sp, #20]
 800a932:	441d      	add	r5, r3
 800a934:	4498      	add	r8, r3
 800a936:	e7c2      	b.n	800a8be <_dtoa_r+0x846>
 800a938:	4603      	mov	r3, r0
 800a93a:	e7f6      	b.n	800a92a <_dtoa_r+0x8b2>
 800a93c:	f1b9 0f00 	cmp.w	r9, #0
 800a940:	dc38      	bgt.n	800a9b4 <_dtoa_r+0x93c>
 800a942:	9b06      	ldr	r3, [sp, #24]
 800a944:	2b02      	cmp	r3, #2
 800a946:	dd35      	ble.n	800a9b4 <_dtoa_r+0x93c>
 800a948:	f8cd 9008 	str.w	r9, [sp, #8]
 800a94c:	9b02      	ldr	r3, [sp, #8]
 800a94e:	b963      	cbnz	r3, 800a96a <_dtoa_r+0x8f2>
 800a950:	4639      	mov	r1, r7
 800a952:	2205      	movs	r2, #5
 800a954:	4620      	mov	r0, r4
 800a956:	f000 f9be 	bl	800acd6 <__multadd>
 800a95a:	4601      	mov	r1, r0
 800a95c:	4607      	mov	r7, r0
 800a95e:	9804      	ldr	r0, [sp, #16]
 800a960:	f000 fb84 	bl	800b06c <__mcmp>
 800a964:	2800      	cmp	r0, #0
 800a966:	f73f adcc 	bgt.w	800a502 <_dtoa_r+0x48a>
 800a96a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a96c:	465d      	mov	r5, fp
 800a96e:	ea6f 0a03 	mvn.w	sl, r3
 800a972:	f04f 0900 	mov.w	r9, #0
 800a976:	4639      	mov	r1, r7
 800a978:	4620      	mov	r0, r4
 800a97a:	f000 f995 	bl	800aca8 <_Bfree>
 800a97e:	2e00      	cmp	r6, #0
 800a980:	f43f aeb7 	beq.w	800a6f2 <_dtoa_r+0x67a>
 800a984:	f1b9 0f00 	cmp.w	r9, #0
 800a988:	d005      	beq.n	800a996 <_dtoa_r+0x91e>
 800a98a:	45b1      	cmp	r9, r6
 800a98c:	d003      	beq.n	800a996 <_dtoa_r+0x91e>
 800a98e:	4649      	mov	r1, r9
 800a990:	4620      	mov	r0, r4
 800a992:	f000 f989 	bl	800aca8 <_Bfree>
 800a996:	4631      	mov	r1, r6
 800a998:	4620      	mov	r0, r4
 800a99a:	f000 f985 	bl	800aca8 <_Bfree>
 800a99e:	e6a8      	b.n	800a6f2 <_dtoa_r+0x67a>
 800a9a0:	2700      	movs	r7, #0
 800a9a2:	463e      	mov	r6, r7
 800a9a4:	e7e1      	b.n	800a96a <_dtoa_r+0x8f2>
 800a9a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a9aa:	463e      	mov	r6, r7
 800a9ac:	e5a9      	b.n	800a502 <_dtoa_r+0x48a>
 800a9ae:	bf00      	nop
 800a9b0:	40240000 	.word	0x40240000
 800a9b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f000 80fa 	beq.w	800abb4 <_dtoa_r+0xb3c>
 800a9c0:	2d00      	cmp	r5, #0
 800a9c2:	dd05      	ble.n	800a9d0 <_dtoa_r+0x958>
 800a9c4:	4631      	mov	r1, r6
 800a9c6:	462a      	mov	r2, r5
 800a9c8:	4620      	mov	r0, r4
 800a9ca:	f000 fafb 	bl	800afc4 <__lshift>
 800a9ce:	4606      	mov	r6, r0
 800a9d0:	9b07      	ldr	r3, [sp, #28]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d04c      	beq.n	800aa70 <_dtoa_r+0x9f8>
 800a9d6:	6871      	ldr	r1, [r6, #4]
 800a9d8:	4620      	mov	r0, r4
 800a9da:	f000 f931 	bl	800ac40 <_Balloc>
 800a9de:	6932      	ldr	r2, [r6, #16]
 800a9e0:	3202      	adds	r2, #2
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	0092      	lsls	r2, r2, #2
 800a9e6:	f106 010c 	add.w	r1, r6, #12
 800a9ea:	300c      	adds	r0, #12
 800a9ec:	f7fe fd94 	bl	8009518 <memcpy>
 800a9f0:	2201      	movs	r2, #1
 800a9f2:	4629      	mov	r1, r5
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	f000 fae5 	bl	800afc4 <__lshift>
 800a9fa:	9b00      	ldr	r3, [sp, #0]
 800a9fc:	f8cd b014 	str.w	fp, [sp, #20]
 800aa00:	f003 0301 	and.w	r3, r3, #1
 800aa04:	46b1      	mov	r9, r6
 800aa06:	9307      	str	r3, [sp, #28]
 800aa08:	4606      	mov	r6, r0
 800aa0a:	4639      	mov	r1, r7
 800aa0c:	9804      	ldr	r0, [sp, #16]
 800aa0e:	f7ff faa5 	bl	8009f5c <quorem>
 800aa12:	4649      	mov	r1, r9
 800aa14:	4605      	mov	r5, r0
 800aa16:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800aa1a:	9804      	ldr	r0, [sp, #16]
 800aa1c:	f000 fb26 	bl	800b06c <__mcmp>
 800aa20:	4632      	mov	r2, r6
 800aa22:	9000      	str	r0, [sp, #0]
 800aa24:	4639      	mov	r1, r7
 800aa26:	4620      	mov	r0, r4
 800aa28:	f000 fb3a 	bl	800b0a0 <__mdiff>
 800aa2c:	68c3      	ldr	r3, [r0, #12]
 800aa2e:	4602      	mov	r2, r0
 800aa30:	bb03      	cbnz	r3, 800aa74 <_dtoa_r+0x9fc>
 800aa32:	4601      	mov	r1, r0
 800aa34:	9008      	str	r0, [sp, #32]
 800aa36:	9804      	ldr	r0, [sp, #16]
 800aa38:	f000 fb18 	bl	800b06c <__mcmp>
 800aa3c:	9a08      	ldr	r2, [sp, #32]
 800aa3e:	4603      	mov	r3, r0
 800aa40:	4611      	mov	r1, r2
 800aa42:	4620      	mov	r0, r4
 800aa44:	9308      	str	r3, [sp, #32]
 800aa46:	f000 f92f 	bl	800aca8 <_Bfree>
 800aa4a:	9b08      	ldr	r3, [sp, #32]
 800aa4c:	b9a3      	cbnz	r3, 800aa78 <_dtoa_r+0xa00>
 800aa4e:	9a06      	ldr	r2, [sp, #24]
 800aa50:	b992      	cbnz	r2, 800aa78 <_dtoa_r+0xa00>
 800aa52:	9a07      	ldr	r2, [sp, #28]
 800aa54:	b982      	cbnz	r2, 800aa78 <_dtoa_r+0xa00>
 800aa56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aa5a:	d029      	beq.n	800aab0 <_dtoa_r+0xa38>
 800aa5c:	9b00      	ldr	r3, [sp, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	dd01      	ble.n	800aa66 <_dtoa_r+0x9ee>
 800aa62:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800aa66:	9b05      	ldr	r3, [sp, #20]
 800aa68:	1c5d      	adds	r5, r3, #1
 800aa6a:	f883 8000 	strb.w	r8, [r3]
 800aa6e:	e782      	b.n	800a976 <_dtoa_r+0x8fe>
 800aa70:	4630      	mov	r0, r6
 800aa72:	e7c2      	b.n	800a9fa <_dtoa_r+0x982>
 800aa74:	2301      	movs	r3, #1
 800aa76:	e7e3      	b.n	800aa40 <_dtoa_r+0x9c8>
 800aa78:	9a00      	ldr	r2, [sp, #0]
 800aa7a:	2a00      	cmp	r2, #0
 800aa7c:	db04      	blt.n	800aa88 <_dtoa_r+0xa10>
 800aa7e:	d125      	bne.n	800aacc <_dtoa_r+0xa54>
 800aa80:	9a06      	ldr	r2, [sp, #24]
 800aa82:	bb1a      	cbnz	r2, 800aacc <_dtoa_r+0xa54>
 800aa84:	9a07      	ldr	r2, [sp, #28]
 800aa86:	bb0a      	cbnz	r2, 800aacc <_dtoa_r+0xa54>
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	ddec      	ble.n	800aa66 <_dtoa_r+0x9ee>
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	9904      	ldr	r1, [sp, #16]
 800aa90:	4620      	mov	r0, r4
 800aa92:	f000 fa97 	bl	800afc4 <__lshift>
 800aa96:	4639      	mov	r1, r7
 800aa98:	9004      	str	r0, [sp, #16]
 800aa9a:	f000 fae7 	bl	800b06c <__mcmp>
 800aa9e:	2800      	cmp	r0, #0
 800aaa0:	dc03      	bgt.n	800aaaa <_dtoa_r+0xa32>
 800aaa2:	d1e0      	bne.n	800aa66 <_dtoa_r+0x9ee>
 800aaa4:	f018 0f01 	tst.w	r8, #1
 800aaa8:	d0dd      	beq.n	800aa66 <_dtoa_r+0x9ee>
 800aaaa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aaae:	d1d8      	bne.n	800aa62 <_dtoa_r+0x9ea>
 800aab0:	9b05      	ldr	r3, [sp, #20]
 800aab2:	9a05      	ldr	r2, [sp, #20]
 800aab4:	1c5d      	adds	r5, r3, #1
 800aab6:	2339      	movs	r3, #57	; 0x39
 800aab8:	7013      	strb	r3, [r2, #0]
 800aaba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aabe:	2b39      	cmp	r3, #57	; 0x39
 800aac0:	f105 32ff 	add.w	r2, r5, #4294967295
 800aac4:	d04f      	beq.n	800ab66 <_dtoa_r+0xaee>
 800aac6:	3301      	adds	r3, #1
 800aac8:	7013      	strb	r3, [r2, #0]
 800aaca:	e754      	b.n	800a976 <_dtoa_r+0x8fe>
 800aacc:	9a05      	ldr	r2, [sp, #20]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f102 0501 	add.w	r5, r2, #1
 800aad4:	dd06      	ble.n	800aae4 <_dtoa_r+0xa6c>
 800aad6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aada:	d0e9      	beq.n	800aab0 <_dtoa_r+0xa38>
 800aadc:	f108 0801 	add.w	r8, r8, #1
 800aae0:	9b05      	ldr	r3, [sp, #20]
 800aae2:	e7c2      	b.n	800aa6a <_dtoa_r+0x9f2>
 800aae4:	9a02      	ldr	r2, [sp, #8]
 800aae6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800aaea:	eba5 030b 	sub.w	r3, r5, fp
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d021      	beq.n	800ab36 <_dtoa_r+0xabe>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	220a      	movs	r2, #10
 800aaf6:	9904      	ldr	r1, [sp, #16]
 800aaf8:	4620      	mov	r0, r4
 800aafa:	f000 f8ec 	bl	800acd6 <__multadd>
 800aafe:	45b1      	cmp	r9, r6
 800ab00:	9004      	str	r0, [sp, #16]
 800ab02:	f04f 0300 	mov.w	r3, #0
 800ab06:	f04f 020a 	mov.w	r2, #10
 800ab0a:	4649      	mov	r1, r9
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	d105      	bne.n	800ab1c <_dtoa_r+0xaa4>
 800ab10:	f000 f8e1 	bl	800acd6 <__multadd>
 800ab14:	4681      	mov	r9, r0
 800ab16:	4606      	mov	r6, r0
 800ab18:	9505      	str	r5, [sp, #20]
 800ab1a:	e776      	b.n	800aa0a <_dtoa_r+0x992>
 800ab1c:	f000 f8db 	bl	800acd6 <__multadd>
 800ab20:	4631      	mov	r1, r6
 800ab22:	4681      	mov	r9, r0
 800ab24:	2300      	movs	r3, #0
 800ab26:	220a      	movs	r2, #10
 800ab28:	4620      	mov	r0, r4
 800ab2a:	f000 f8d4 	bl	800acd6 <__multadd>
 800ab2e:	4606      	mov	r6, r0
 800ab30:	e7f2      	b.n	800ab18 <_dtoa_r+0xaa0>
 800ab32:	f04f 0900 	mov.w	r9, #0
 800ab36:	2201      	movs	r2, #1
 800ab38:	9904      	ldr	r1, [sp, #16]
 800ab3a:	4620      	mov	r0, r4
 800ab3c:	f000 fa42 	bl	800afc4 <__lshift>
 800ab40:	4639      	mov	r1, r7
 800ab42:	9004      	str	r0, [sp, #16]
 800ab44:	f000 fa92 	bl	800b06c <__mcmp>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	dcb6      	bgt.n	800aaba <_dtoa_r+0xa42>
 800ab4c:	d102      	bne.n	800ab54 <_dtoa_r+0xadc>
 800ab4e:	f018 0f01 	tst.w	r8, #1
 800ab52:	d1b2      	bne.n	800aaba <_dtoa_r+0xa42>
 800ab54:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab58:	2b30      	cmp	r3, #48	; 0x30
 800ab5a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ab5e:	f47f af0a 	bne.w	800a976 <_dtoa_r+0x8fe>
 800ab62:	4615      	mov	r5, r2
 800ab64:	e7f6      	b.n	800ab54 <_dtoa_r+0xadc>
 800ab66:	4593      	cmp	fp, r2
 800ab68:	d105      	bne.n	800ab76 <_dtoa_r+0xafe>
 800ab6a:	2331      	movs	r3, #49	; 0x31
 800ab6c:	f10a 0a01 	add.w	sl, sl, #1
 800ab70:	f88b 3000 	strb.w	r3, [fp]
 800ab74:	e6ff      	b.n	800a976 <_dtoa_r+0x8fe>
 800ab76:	4615      	mov	r5, r2
 800ab78:	e79f      	b.n	800aaba <_dtoa_r+0xa42>
 800ab7a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800abe0 <_dtoa_r+0xb68>
 800ab7e:	e007      	b.n	800ab90 <_dtoa_r+0xb18>
 800ab80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab82:	f8df b060 	ldr.w	fp, [pc, #96]	; 800abe4 <_dtoa_r+0xb6c>
 800ab86:	b11b      	cbz	r3, 800ab90 <_dtoa_r+0xb18>
 800ab88:	f10b 0308 	add.w	r3, fp, #8
 800ab8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ab8e:	6013      	str	r3, [r2, #0]
 800ab90:	4658      	mov	r0, fp
 800ab92:	b017      	add	sp, #92	; 0x5c
 800ab94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab98:	9b06      	ldr	r3, [sp, #24]
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	f77f ae35 	ble.w	800a80a <_dtoa_r+0x792>
 800aba0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aba2:	9307      	str	r3, [sp, #28]
 800aba4:	e649      	b.n	800a83a <_dtoa_r+0x7c2>
 800aba6:	9b02      	ldr	r3, [sp, #8]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	dc03      	bgt.n	800abb4 <_dtoa_r+0xb3c>
 800abac:	9b06      	ldr	r3, [sp, #24]
 800abae:	2b02      	cmp	r3, #2
 800abb0:	f73f aecc 	bgt.w	800a94c <_dtoa_r+0x8d4>
 800abb4:	465d      	mov	r5, fp
 800abb6:	4639      	mov	r1, r7
 800abb8:	9804      	ldr	r0, [sp, #16]
 800abba:	f7ff f9cf 	bl	8009f5c <quorem>
 800abbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800abc2:	f805 8b01 	strb.w	r8, [r5], #1
 800abc6:	9a02      	ldr	r2, [sp, #8]
 800abc8:	eba5 030b 	sub.w	r3, r5, fp
 800abcc:	429a      	cmp	r2, r3
 800abce:	ddb0      	ble.n	800ab32 <_dtoa_r+0xaba>
 800abd0:	2300      	movs	r3, #0
 800abd2:	220a      	movs	r2, #10
 800abd4:	9904      	ldr	r1, [sp, #16]
 800abd6:	4620      	mov	r0, r4
 800abd8:	f000 f87d 	bl	800acd6 <__multadd>
 800abdc:	9004      	str	r0, [sp, #16]
 800abde:	e7ea      	b.n	800abb6 <_dtoa_r+0xb3e>
 800abe0:	0800b834 	.word	0x0800b834
 800abe4:	0800b858 	.word	0x0800b858

0800abe8 <__locale_ctype_ptr_l>:
 800abe8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800abec:	4770      	bx	lr
	...

0800abf0 <_localeconv_r>:
 800abf0:	4b04      	ldr	r3, [pc, #16]	; (800ac04 <_localeconv_r+0x14>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	6a18      	ldr	r0, [r3, #32]
 800abf6:	4b04      	ldr	r3, [pc, #16]	; (800ac08 <_localeconv_r+0x18>)
 800abf8:	2800      	cmp	r0, #0
 800abfa:	bf08      	it	eq
 800abfc:	4618      	moveq	r0, r3
 800abfe:	30f0      	adds	r0, #240	; 0xf0
 800ac00:	4770      	bx	lr
 800ac02:	bf00      	nop
 800ac04:	20000010 	.word	0x20000010
 800ac08:	20000074 	.word	0x20000074

0800ac0c <malloc>:
 800ac0c:	4b02      	ldr	r3, [pc, #8]	; (800ac18 <malloc+0xc>)
 800ac0e:	4601      	mov	r1, r0
 800ac10:	6818      	ldr	r0, [r3, #0]
 800ac12:	f000 bb4d 	b.w	800b2b0 <_malloc_r>
 800ac16:	bf00      	nop
 800ac18:	20000010 	.word	0x20000010

0800ac1c <__ascii_mbtowc>:
 800ac1c:	b082      	sub	sp, #8
 800ac1e:	b901      	cbnz	r1, 800ac22 <__ascii_mbtowc+0x6>
 800ac20:	a901      	add	r1, sp, #4
 800ac22:	b142      	cbz	r2, 800ac36 <__ascii_mbtowc+0x1a>
 800ac24:	b14b      	cbz	r3, 800ac3a <__ascii_mbtowc+0x1e>
 800ac26:	7813      	ldrb	r3, [r2, #0]
 800ac28:	600b      	str	r3, [r1, #0]
 800ac2a:	7812      	ldrb	r2, [r2, #0]
 800ac2c:	1c10      	adds	r0, r2, #0
 800ac2e:	bf18      	it	ne
 800ac30:	2001      	movne	r0, #1
 800ac32:	b002      	add	sp, #8
 800ac34:	4770      	bx	lr
 800ac36:	4610      	mov	r0, r2
 800ac38:	e7fb      	b.n	800ac32 <__ascii_mbtowc+0x16>
 800ac3a:	f06f 0001 	mvn.w	r0, #1
 800ac3e:	e7f8      	b.n	800ac32 <__ascii_mbtowc+0x16>

0800ac40 <_Balloc>:
 800ac40:	b570      	push	{r4, r5, r6, lr}
 800ac42:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ac44:	4604      	mov	r4, r0
 800ac46:	460e      	mov	r6, r1
 800ac48:	b93d      	cbnz	r5, 800ac5a <_Balloc+0x1a>
 800ac4a:	2010      	movs	r0, #16
 800ac4c:	f7ff ffde 	bl	800ac0c <malloc>
 800ac50:	6260      	str	r0, [r4, #36]	; 0x24
 800ac52:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ac56:	6005      	str	r5, [r0, #0]
 800ac58:	60c5      	str	r5, [r0, #12]
 800ac5a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ac5c:	68eb      	ldr	r3, [r5, #12]
 800ac5e:	b183      	cbz	r3, 800ac82 <_Balloc+0x42>
 800ac60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac62:	68db      	ldr	r3, [r3, #12]
 800ac64:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ac68:	b9b8      	cbnz	r0, 800ac9a <_Balloc+0x5a>
 800ac6a:	2101      	movs	r1, #1
 800ac6c:	fa01 f506 	lsl.w	r5, r1, r6
 800ac70:	1d6a      	adds	r2, r5, #5
 800ac72:	0092      	lsls	r2, r2, #2
 800ac74:	4620      	mov	r0, r4
 800ac76:	f000 fabf 	bl	800b1f8 <_calloc_r>
 800ac7a:	b160      	cbz	r0, 800ac96 <_Balloc+0x56>
 800ac7c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ac80:	e00e      	b.n	800aca0 <_Balloc+0x60>
 800ac82:	2221      	movs	r2, #33	; 0x21
 800ac84:	2104      	movs	r1, #4
 800ac86:	4620      	mov	r0, r4
 800ac88:	f000 fab6 	bl	800b1f8 <_calloc_r>
 800ac8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ac8e:	60e8      	str	r0, [r5, #12]
 800ac90:	68db      	ldr	r3, [r3, #12]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d1e4      	bne.n	800ac60 <_Balloc+0x20>
 800ac96:	2000      	movs	r0, #0
 800ac98:	bd70      	pop	{r4, r5, r6, pc}
 800ac9a:	6802      	ldr	r2, [r0, #0]
 800ac9c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aca0:	2300      	movs	r3, #0
 800aca2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aca6:	e7f7      	b.n	800ac98 <_Balloc+0x58>

0800aca8 <_Bfree>:
 800aca8:	b570      	push	{r4, r5, r6, lr}
 800acaa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800acac:	4606      	mov	r6, r0
 800acae:	460d      	mov	r5, r1
 800acb0:	b93c      	cbnz	r4, 800acc2 <_Bfree+0x1a>
 800acb2:	2010      	movs	r0, #16
 800acb4:	f7ff ffaa 	bl	800ac0c <malloc>
 800acb8:	6270      	str	r0, [r6, #36]	; 0x24
 800acba:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800acbe:	6004      	str	r4, [r0, #0]
 800acc0:	60c4      	str	r4, [r0, #12]
 800acc2:	b13d      	cbz	r5, 800acd4 <_Bfree+0x2c>
 800acc4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800acc6:	686a      	ldr	r2, [r5, #4]
 800acc8:	68db      	ldr	r3, [r3, #12]
 800acca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acce:	6029      	str	r1, [r5, #0]
 800acd0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800acd4:	bd70      	pop	{r4, r5, r6, pc}

0800acd6 <__multadd>:
 800acd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acda:	690d      	ldr	r5, [r1, #16]
 800acdc:	461f      	mov	r7, r3
 800acde:	4606      	mov	r6, r0
 800ace0:	460c      	mov	r4, r1
 800ace2:	f101 0c14 	add.w	ip, r1, #20
 800ace6:	2300      	movs	r3, #0
 800ace8:	f8dc 0000 	ldr.w	r0, [ip]
 800acec:	b281      	uxth	r1, r0
 800acee:	fb02 7101 	mla	r1, r2, r1, r7
 800acf2:	0c0f      	lsrs	r7, r1, #16
 800acf4:	0c00      	lsrs	r0, r0, #16
 800acf6:	fb02 7000 	mla	r0, r2, r0, r7
 800acfa:	b289      	uxth	r1, r1
 800acfc:	3301      	adds	r3, #1
 800acfe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ad02:	429d      	cmp	r5, r3
 800ad04:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ad08:	f84c 1b04 	str.w	r1, [ip], #4
 800ad0c:	dcec      	bgt.n	800ace8 <__multadd+0x12>
 800ad0e:	b1d7      	cbz	r7, 800ad46 <__multadd+0x70>
 800ad10:	68a3      	ldr	r3, [r4, #8]
 800ad12:	42ab      	cmp	r3, r5
 800ad14:	dc12      	bgt.n	800ad3c <__multadd+0x66>
 800ad16:	6861      	ldr	r1, [r4, #4]
 800ad18:	4630      	mov	r0, r6
 800ad1a:	3101      	adds	r1, #1
 800ad1c:	f7ff ff90 	bl	800ac40 <_Balloc>
 800ad20:	6922      	ldr	r2, [r4, #16]
 800ad22:	3202      	adds	r2, #2
 800ad24:	f104 010c 	add.w	r1, r4, #12
 800ad28:	4680      	mov	r8, r0
 800ad2a:	0092      	lsls	r2, r2, #2
 800ad2c:	300c      	adds	r0, #12
 800ad2e:	f7fe fbf3 	bl	8009518 <memcpy>
 800ad32:	4621      	mov	r1, r4
 800ad34:	4630      	mov	r0, r6
 800ad36:	f7ff ffb7 	bl	800aca8 <_Bfree>
 800ad3a:	4644      	mov	r4, r8
 800ad3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad40:	3501      	adds	r5, #1
 800ad42:	615f      	str	r7, [r3, #20]
 800ad44:	6125      	str	r5, [r4, #16]
 800ad46:	4620      	mov	r0, r4
 800ad48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ad4c <__hi0bits>:
 800ad4c:	0c02      	lsrs	r2, r0, #16
 800ad4e:	0412      	lsls	r2, r2, #16
 800ad50:	4603      	mov	r3, r0
 800ad52:	b9b2      	cbnz	r2, 800ad82 <__hi0bits+0x36>
 800ad54:	0403      	lsls	r3, r0, #16
 800ad56:	2010      	movs	r0, #16
 800ad58:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ad5c:	bf04      	itt	eq
 800ad5e:	021b      	lsleq	r3, r3, #8
 800ad60:	3008      	addeq	r0, #8
 800ad62:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ad66:	bf04      	itt	eq
 800ad68:	011b      	lsleq	r3, r3, #4
 800ad6a:	3004      	addeq	r0, #4
 800ad6c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ad70:	bf04      	itt	eq
 800ad72:	009b      	lsleq	r3, r3, #2
 800ad74:	3002      	addeq	r0, #2
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	db06      	blt.n	800ad88 <__hi0bits+0x3c>
 800ad7a:	005b      	lsls	r3, r3, #1
 800ad7c:	d503      	bpl.n	800ad86 <__hi0bits+0x3a>
 800ad7e:	3001      	adds	r0, #1
 800ad80:	4770      	bx	lr
 800ad82:	2000      	movs	r0, #0
 800ad84:	e7e8      	b.n	800ad58 <__hi0bits+0xc>
 800ad86:	2020      	movs	r0, #32
 800ad88:	4770      	bx	lr

0800ad8a <__lo0bits>:
 800ad8a:	6803      	ldr	r3, [r0, #0]
 800ad8c:	f013 0207 	ands.w	r2, r3, #7
 800ad90:	4601      	mov	r1, r0
 800ad92:	d00b      	beq.n	800adac <__lo0bits+0x22>
 800ad94:	07da      	lsls	r2, r3, #31
 800ad96:	d423      	bmi.n	800ade0 <__lo0bits+0x56>
 800ad98:	0798      	lsls	r0, r3, #30
 800ad9a:	bf49      	itett	mi
 800ad9c:	085b      	lsrmi	r3, r3, #1
 800ad9e:	089b      	lsrpl	r3, r3, #2
 800ada0:	2001      	movmi	r0, #1
 800ada2:	600b      	strmi	r3, [r1, #0]
 800ada4:	bf5c      	itt	pl
 800ada6:	600b      	strpl	r3, [r1, #0]
 800ada8:	2002      	movpl	r0, #2
 800adaa:	4770      	bx	lr
 800adac:	b298      	uxth	r0, r3
 800adae:	b9a8      	cbnz	r0, 800addc <__lo0bits+0x52>
 800adb0:	0c1b      	lsrs	r3, r3, #16
 800adb2:	2010      	movs	r0, #16
 800adb4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800adb8:	bf04      	itt	eq
 800adba:	0a1b      	lsreq	r3, r3, #8
 800adbc:	3008      	addeq	r0, #8
 800adbe:	071a      	lsls	r2, r3, #28
 800adc0:	bf04      	itt	eq
 800adc2:	091b      	lsreq	r3, r3, #4
 800adc4:	3004      	addeq	r0, #4
 800adc6:	079a      	lsls	r2, r3, #30
 800adc8:	bf04      	itt	eq
 800adca:	089b      	lsreq	r3, r3, #2
 800adcc:	3002      	addeq	r0, #2
 800adce:	07da      	lsls	r2, r3, #31
 800add0:	d402      	bmi.n	800add8 <__lo0bits+0x4e>
 800add2:	085b      	lsrs	r3, r3, #1
 800add4:	d006      	beq.n	800ade4 <__lo0bits+0x5a>
 800add6:	3001      	adds	r0, #1
 800add8:	600b      	str	r3, [r1, #0]
 800adda:	4770      	bx	lr
 800addc:	4610      	mov	r0, r2
 800adde:	e7e9      	b.n	800adb4 <__lo0bits+0x2a>
 800ade0:	2000      	movs	r0, #0
 800ade2:	4770      	bx	lr
 800ade4:	2020      	movs	r0, #32
 800ade6:	4770      	bx	lr

0800ade8 <__i2b>:
 800ade8:	b510      	push	{r4, lr}
 800adea:	460c      	mov	r4, r1
 800adec:	2101      	movs	r1, #1
 800adee:	f7ff ff27 	bl	800ac40 <_Balloc>
 800adf2:	2201      	movs	r2, #1
 800adf4:	6144      	str	r4, [r0, #20]
 800adf6:	6102      	str	r2, [r0, #16]
 800adf8:	bd10      	pop	{r4, pc}

0800adfa <__multiply>:
 800adfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adfe:	4614      	mov	r4, r2
 800ae00:	690a      	ldr	r2, [r1, #16]
 800ae02:	6923      	ldr	r3, [r4, #16]
 800ae04:	429a      	cmp	r2, r3
 800ae06:	bfb8      	it	lt
 800ae08:	460b      	movlt	r3, r1
 800ae0a:	4688      	mov	r8, r1
 800ae0c:	bfbc      	itt	lt
 800ae0e:	46a0      	movlt	r8, r4
 800ae10:	461c      	movlt	r4, r3
 800ae12:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ae16:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ae1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae1e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ae22:	eb07 0609 	add.w	r6, r7, r9
 800ae26:	42b3      	cmp	r3, r6
 800ae28:	bfb8      	it	lt
 800ae2a:	3101      	addlt	r1, #1
 800ae2c:	f7ff ff08 	bl	800ac40 <_Balloc>
 800ae30:	f100 0514 	add.w	r5, r0, #20
 800ae34:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ae38:	462b      	mov	r3, r5
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	4573      	cmp	r3, lr
 800ae3e:	d316      	bcc.n	800ae6e <__multiply+0x74>
 800ae40:	f104 0214 	add.w	r2, r4, #20
 800ae44:	f108 0114 	add.w	r1, r8, #20
 800ae48:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ae4c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	9b00      	ldr	r3, [sp, #0]
 800ae54:	9201      	str	r2, [sp, #4]
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d80c      	bhi.n	800ae74 <__multiply+0x7a>
 800ae5a:	2e00      	cmp	r6, #0
 800ae5c:	dd03      	ble.n	800ae66 <__multiply+0x6c>
 800ae5e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d05d      	beq.n	800af22 <__multiply+0x128>
 800ae66:	6106      	str	r6, [r0, #16]
 800ae68:	b003      	add	sp, #12
 800ae6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae6e:	f843 2b04 	str.w	r2, [r3], #4
 800ae72:	e7e3      	b.n	800ae3c <__multiply+0x42>
 800ae74:	f8b2 b000 	ldrh.w	fp, [r2]
 800ae78:	f1bb 0f00 	cmp.w	fp, #0
 800ae7c:	d023      	beq.n	800aec6 <__multiply+0xcc>
 800ae7e:	4689      	mov	r9, r1
 800ae80:	46ac      	mov	ip, r5
 800ae82:	f04f 0800 	mov.w	r8, #0
 800ae86:	f859 4b04 	ldr.w	r4, [r9], #4
 800ae8a:	f8dc a000 	ldr.w	sl, [ip]
 800ae8e:	b2a3      	uxth	r3, r4
 800ae90:	fa1f fa8a 	uxth.w	sl, sl
 800ae94:	fb0b a303 	mla	r3, fp, r3, sl
 800ae98:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ae9c:	f8dc 4000 	ldr.w	r4, [ip]
 800aea0:	4443      	add	r3, r8
 800aea2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800aea6:	fb0b 840a 	mla	r4, fp, sl, r8
 800aeaa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800aeae:	46e2      	mov	sl, ip
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aeb6:	454f      	cmp	r7, r9
 800aeb8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800aebc:	f84a 3b04 	str.w	r3, [sl], #4
 800aec0:	d82b      	bhi.n	800af1a <__multiply+0x120>
 800aec2:	f8cc 8004 	str.w	r8, [ip, #4]
 800aec6:	9b01      	ldr	r3, [sp, #4]
 800aec8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800aecc:	3204      	adds	r2, #4
 800aece:	f1ba 0f00 	cmp.w	sl, #0
 800aed2:	d020      	beq.n	800af16 <__multiply+0x11c>
 800aed4:	682b      	ldr	r3, [r5, #0]
 800aed6:	4689      	mov	r9, r1
 800aed8:	46a8      	mov	r8, r5
 800aeda:	f04f 0b00 	mov.w	fp, #0
 800aede:	f8b9 c000 	ldrh.w	ip, [r9]
 800aee2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800aee6:	fb0a 440c 	mla	r4, sl, ip, r4
 800aeea:	445c      	add	r4, fp
 800aeec:	46c4      	mov	ip, r8
 800aeee:	b29b      	uxth	r3, r3
 800aef0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800aef4:	f84c 3b04 	str.w	r3, [ip], #4
 800aef8:	f859 3b04 	ldr.w	r3, [r9], #4
 800aefc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800af00:	0c1b      	lsrs	r3, r3, #16
 800af02:	fb0a b303 	mla	r3, sl, r3, fp
 800af06:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800af0a:	454f      	cmp	r7, r9
 800af0c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800af10:	d805      	bhi.n	800af1e <__multiply+0x124>
 800af12:	f8c8 3004 	str.w	r3, [r8, #4]
 800af16:	3504      	adds	r5, #4
 800af18:	e79b      	b.n	800ae52 <__multiply+0x58>
 800af1a:	46d4      	mov	ip, sl
 800af1c:	e7b3      	b.n	800ae86 <__multiply+0x8c>
 800af1e:	46e0      	mov	r8, ip
 800af20:	e7dd      	b.n	800aede <__multiply+0xe4>
 800af22:	3e01      	subs	r6, #1
 800af24:	e799      	b.n	800ae5a <__multiply+0x60>
	...

0800af28 <__pow5mult>:
 800af28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af2c:	4615      	mov	r5, r2
 800af2e:	f012 0203 	ands.w	r2, r2, #3
 800af32:	4606      	mov	r6, r0
 800af34:	460f      	mov	r7, r1
 800af36:	d007      	beq.n	800af48 <__pow5mult+0x20>
 800af38:	3a01      	subs	r2, #1
 800af3a:	4c21      	ldr	r4, [pc, #132]	; (800afc0 <__pow5mult+0x98>)
 800af3c:	2300      	movs	r3, #0
 800af3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800af42:	f7ff fec8 	bl	800acd6 <__multadd>
 800af46:	4607      	mov	r7, r0
 800af48:	10ad      	asrs	r5, r5, #2
 800af4a:	d035      	beq.n	800afb8 <__pow5mult+0x90>
 800af4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800af4e:	b93c      	cbnz	r4, 800af60 <__pow5mult+0x38>
 800af50:	2010      	movs	r0, #16
 800af52:	f7ff fe5b 	bl	800ac0c <malloc>
 800af56:	6270      	str	r0, [r6, #36]	; 0x24
 800af58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af5c:	6004      	str	r4, [r0, #0]
 800af5e:	60c4      	str	r4, [r0, #12]
 800af60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800af64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800af68:	b94c      	cbnz	r4, 800af7e <__pow5mult+0x56>
 800af6a:	f240 2171 	movw	r1, #625	; 0x271
 800af6e:	4630      	mov	r0, r6
 800af70:	f7ff ff3a 	bl	800ade8 <__i2b>
 800af74:	2300      	movs	r3, #0
 800af76:	f8c8 0008 	str.w	r0, [r8, #8]
 800af7a:	4604      	mov	r4, r0
 800af7c:	6003      	str	r3, [r0, #0]
 800af7e:	f04f 0800 	mov.w	r8, #0
 800af82:	07eb      	lsls	r3, r5, #31
 800af84:	d50a      	bpl.n	800af9c <__pow5mult+0x74>
 800af86:	4639      	mov	r1, r7
 800af88:	4622      	mov	r2, r4
 800af8a:	4630      	mov	r0, r6
 800af8c:	f7ff ff35 	bl	800adfa <__multiply>
 800af90:	4639      	mov	r1, r7
 800af92:	4681      	mov	r9, r0
 800af94:	4630      	mov	r0, r6
 800af96:	f7ff fe87 	bl	800aca8 <_Bfree>
 800af9a:	464f      	mov	r7, r9
 800af9c:	106d      	asrs	r5, r5, #1
 800af9e:	d00b      	beq.n	800afb8 <__pow5mult+0x90>
 800afa0:	6820      	ldr	r0, [r4, #0]
 800afa2:	b938      	cbnz	r0, 800afb4 <__pow5mult+0x8c>
 800afa4:	4622      	mov	r2, r4
 800afa6:	4621      	mov	r1, r4
 800afa8:	4630      	mov	r0, r6
 800afaa:	f7ff ff26 	bl	800adfa <__multiply>
 800afae:	6020      	str	r0, [r4, #0]
 800afb0:	f8c0 8000 	str.w	r8, [r0]
 800afb4:	4604      	mov	r4, r0
 800afb6:	e7e4      	b.n	800af82 <__pow5mult+0x5a>
 800afb8:	4638      	mov	r0, r7
 800afba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afbe:	bf00      	nop
 800afc0:	0800b960 	.word	0x0800b960

0800afc4 <__lshift>:
 800afc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afc8:	460c      	mov	r4, r1
 800afca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800afce:	6923      	ldr	r3, [r4, #16]
 800afd0:	6849      	ldr	r1, [r1, #4]
 800afd2:	eb0a 0903 	add.w	r9, sl, r3
 800afd6:	68a3      	ldr	r3, [r4, #8]
 800afd8:	4607      	mov	r7, r0
 800afda:	4616      	mov	r6, r2
 800afdc:	f109 0501 	add.w	r5, r9, #1
 800afe0:	42ab      	cmp	r3, r5
 800afe2:	db32      	blt.n	800b04a <__lshift+0x86>
 800afe4:	4638      	mov	r0, r7
 800afe6:	f7ff fe2b 	bl	800ac40 <_Balloc>
 800afea:	2300      	movs	r3, #0
 800afec:	4680      	mov	r8, r0
 800afee:	f100 0114 	add.w	r1, r0, #20
 800aff2:	461a      	mov	r2, r3
 800aff4:	4553      	cmp	r3, sl
 800aff6:	db2b      	blt.n	800b050 <__lshift+0x8c>
 800aff8:	6920      	ldr	r0, [r4, #16]
 800affa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800affe:	f104 0314 	add.w	r3, r4, #20
 800b002:	f016 021f 	ands.w	r2, r6, #31
 800b006:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b00a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b00e:	d025      	beq.n	800b05c <__lshift+0x98>
 800b010:	f1c2 0e20 	rsb	lr, r2, #32
 800b014:	2000      	movs	r0, #0
 800b016:	681e      	ldr	r6, [r3, #0]
 800b018:	468a      	mov	sl, r1
 800b01a:	4096      	lsls	r6, r2
 800b01c:	4330      	orrs	r0, r6
 800b01e:	f84a 0b04 	str.w	r0, [sl], #4
 800b022:	f853 0b04 	ldr.w	r0, [r3], #4
 800b026:	459c      	cmp	ip, r3
 800b028:	fa20 f00e 	lsr.w	r0, r0, lr
 800b02c:	d814      	bhi.n	800b058 <__lshift+0x94>
 800b02e:	6048      	str	r0, [r1, #4]
 800b030:	b108      	cbz	r0, 800b036 <__lshift+0x72>
 800b032:	f109 0502 	add.w	r5, r9, #2
 800b036:	3d01      	subs	r5, #1
 800b038:	4638      	mov	r0, r7
 800b03a:	f8c8 5010 	str.w	r5, [r8, #16]
 800b03e:	4621      	mov	r1, r4
 800b040:	f7ff fe32 	bl	800aca8 <_Bfree>
 800b044:	4640      	mov	r0, r8
 800b046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b04a:	3101      	adds	r1, #1
 800b04c:	005b      	lsls	r3, r3, #1
 800b04e:	e7c7      	b.n	800afe0 <__lshift+0x1c>
 800b050:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b054:	3301      	adds	r3, #1
 800b056:	e7cd      	b.n	800aff4 <__lshift+0x30>
 800b058:	4651      	mov	r1, sl
 800b05a:	e7dc      	b.n	800b016 <__lshift+0x52>
 800b05c:	3904      	subs	r1, #4
 800b05e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b062:	f841 2f04 	str.w	r2, [r1, #4]!
 800b066:	459c      	cmp	ip, r3
 800b068:	d8f9      	bhi.n	800b05e <__lshift+0x9a>
 800b06a:	e7e4      	b.n	800b036 <__lshift+0x72>

0800b06c <__mcmp>:
 800b06c:	6903      	ldr	r3, [r0, #16]
 800b06e:	690a      	ldr	r2, [r1, #16]
 800b070:	1a9b      	subs	r3, r3, r2
 800b072:	b530      	push	{r4, r5, lr}
 800b074:	d10c      	bne.n	800b090 <__mcmp+0x24>
 800b076:	0092      	lsls	r2, r2, #2
 800b078:	3014      	adds	r0, #20
 800b07a:	3114      	adds	r1, #20
 800b07c:	1884      	adds	r4, r0, r2
 800b07e:	4411      	add	r1, r2
 800b080:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b084:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b088:	4295      	cmp	r5, r2
 800b08a:	d003      	beq.n	800b094 <__mcmp+0x28>
 800b08c:	d305      	bcc.n	800b09a <__mcmp+0x2e>
 800b08e:	2301      	movs	r3, #1
 800b090:	4618      	mov	r0, r3
 800b092:	bd30      	pop	{r4, r5, pc}
 800b094:	42a0      	cmp	r0, r4
 800b096:	d3f3      	bcc.n	800b080 <__mcmp+0x14>
 800b098:	e7fa      	b.n	800b090 <__mcmp+0x24>
 800b09a:	f04f 33ff 	mov.w	r3, #4294967295
 800b09e:	e7f7      	b.n	800b090 <__mcmp+0x24>

0800b0a0 <__mdiff>:
 800b0a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0a4:	460d      	mov	r5, r1
 800b0a6:	4607      	mov	r7, r0
 800b0a8:	4611      	mov	r1, r2
 800b0aa:	4628      	mov	r0, r5
 800b0ac:	4614      	mov	r4, r2
 800b0ae:	f7ff ffdd 	bl	800b06c <__mcmp>
 800b0b2:	1e06      	subs	r6, r0, #0
 800b0b4:	d108      	bne.n	800b0c8 <__mdiff+0x28>
 800b0b6:	4631      	mov	r1, r6
 800b0b8:	4638      	mov	r0, r7
 800b0ba:	f7ff fdc1 	bl	800ac40 <_Balloc>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b0c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0c8:	bfa4      	itt	ge
 800b0ca:	4623      	movge	r3, r4
 800b0cc:	462c      	movge	r4, r5
 800b0ce:	4638      	mov	r0, r7
 800b0d0:	6861      	ldr	r1, [r4, #4]
 800b0d2:	bfa6      	itte	ge
 800b0d4:	461d      	movge	r5, r3
 800b0d6:	2600      	movge	r6, #0
 800b0d8:	2601      	movlt	r6, #1
 800b0da:	f7ff fdb1 	bl	800ac40 <_Balloc>
 800b0de:	692b      	ldr	r3, [r5, #16]
 800b0e0:	60c6      	str	r6, [r0, #12]
 800b0e2:	6926      	ldr	r6, [r4, #16]
 800b0e4:	f105 0914 	add.w	r9, r5, #20
 800b0e8:	f104 0214 	add.w	r2, r4, #20
 800b0ec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b0f0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b0f4:	f100 0514 	add.w	r5, r0, #20
 800b0f8:	f04f 0e00 	mov.w	lr, #0
 800b0fc:	f852 ab04 	ldr.w	sl, [r2], #4
 800b100:	f859 4b04 	ldr.w	r4, [r9], #4
 800b104:	fa1e f18a 	uxtah	r1, lr, sl
 800b108:	b2a3      	uxth	r3, r4
 800b10a:	1ac9      	subs	r1, r1, r3
 800b10c:	0c23      	lsrs	r3, r4, #16
 800b10e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b112:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b116:	b289      	uxth	r1, r1
 800b118:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b11c:	45c8      	cmp	r8, r9
 800b11e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b122:	4694      	mov	ip, r2
 800b124:	f845 3b04 	str.w	r3, [r5], #4
 800b128:	d8e8      	bhi.n	800b0fc <__mdiff+0x5c>
 800b12a:	45bc      	cmp	ip, r7
 800b12c:	d304      	bcc.n	800b138 <__mdiff+0x98>
 800b12e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b132:	b183      	cbz	r3, 800b156 <__mdiff+0xb6>
 800b134:	6106      	str	r6, [r0, #16]
 800b136:	e7c5      	b.n	800b0c4 <__mdiff+0x24>
 800b138:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b13c:	fa1e f381 	uxtah	r3, lr, r1
 800b140:	141a      	asrs	r2, r3, #16
 800b142:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b146:	b29b      	uxth	r3, r3
 800b148:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b14c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b150:	f845 3b04 	str.w	r3, [r5], #4
 800b154:	e7e9      	b.n	800b12a <__mdiff+0x8a>
 800b156:	3e01      	subs	r6, #1
 800b158:	e7e9      	b.n	800b12e <__mdiff+0x8e>

0800b15a <__d2b>:
 800b15a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b15e:	460e      	mov	r6, r1
 800b160:	2101      	movs	r1, #1
 800b162:	ec59 8b10 	vmov	r8, r9, d0
 800b166:	4615      	mov	r5, r2
 800b168:	f7ff fd6a 	bl	800ac40 <_Balloc>
 800b16c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b170:	4607      	mov	r7, r0
 800b172:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b176:	bb34      	cbnz	r4, 800b1c6 <__d2b+0x6c>
 800b178:	9301      	str	r3, [sp, #4]
 800b17a:	f1b8 0300 	subs.w	r3, r8, #0
 800b17e:	d027      	beq.n	800b1d0 <__d2b+0x76>
 800b180:	a802      	add	r0, sp, #8
 800b182:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b186:	f7ff fe00 	bl	800ad8a <__lo0bits>
 800b18a:	9900      	ldr	r1, [sp, #0]
 800b18c:	b1f0      	cbz	r0, 800b1cc <__d2b+0x72>
 800b18e:	9a01      	ldr	r2, [sp, #4]
 800b190:	f1c0 0320 	rsb	r3, r0, #32
 800b194:	fa02 f303 	lsl.w	r3, r2, r3
 800b198:	430b      	orrs	r3, r1
 800b19a:	40c2      	lsrs	r2, r0
 800b19c:	617b      	str	r3, [r7, #20]
 800b19e:	9201      	str	r2, [sp, #4]
 800b1a0:	9b01      	ldr	r3, [sp, #4]
 800b1a2:	61bb      	str	r3, [r7, #24]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	bf14      	ite	ne
 800b1a8:	2102      	movne	r1, #2
 800b1aa:	2101      	moveq	r1, #1
 800b1ac:	6139      	str	r1, [r7, #16]
 800b1ae:	b1c4      	cbz	r4, 800b1e2 <__d2b+0x88>
 800b1b0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b1b4:	4404      	add	r4, r0
 800b1b6:	6034      	str	r4, [r6, #0]
 800b1b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b1bc:	6028      	str	r0, [r5, #0]
 800b1be:	4638      	mov	r0, r7
 800b1c0:	b003      	add	sp, #12
 800b1c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b1c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b1ca:	e7d5      	b.n	800b178 <__d2b+0x1e>
 800b1cc:	6179      	str	r1, [r7, #20]
 800b1ce:	e7e7      	b.n	800b1a0 <__d2b+0x46>
 800b1d0:	a801      	add	r0, sp, #4
 800b1d2:	f7ff fdda 	bl	800ad8a <__lo0bits>
 800b1d6:	9b01      	ldr	r3, [sp, #4]
 800b1d8:	617b      	str	r3, [r7, #20]
 800b1da:	2101      	movs	r1, #1
 800b1dc:	6139      	str	r1, [r7, #16]
 800b1de:	3020      	adds	r0, #32
 800b1e0:	e7e5      	b.n	800b1ae <__d2b+0x54>
 800b1e2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b1e6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b1ea:	6030      	str	r0, [r6, #0]
 800b1ec:	6918      	ldr	r0, [r3, #16]
 800b1ee:	f7ff fdad 	bl	800ad4c <__hi0bits>
 800b1f2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b1f6:	e7e1      	b.n	800b1bc <__d2b+0x62>

0800b1f8 <_calloc_r>:
 800b1f8:	b538      	push	{r3, r4, r5, lr}
 800b1fa:	fb02 f401 	mul.w	r4, r2, r1
 800b1fe:	4621      	mov	r1, r4
 800b200:	f000 f856 	bl	800b2b0 <_malloc_r>
 800b204:	4605      	mov	r5, r0
 800b206:	b118      	cbz	r0, 800b210 <_calloc_r+0x18>
 800b208:	4622      	mov	r2, r4
 800b20a:	2100      	movs	r1, #0
 800b20c:	f7fe f98f 	bl	800952e <memset>
 800b210:	4628      	mov	r0, r5
 800b212:	bd38      	pop	{r3, r4, r5, pc}

0800b214 <_free_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	4605      	mov	r5, r0
 800b218:	2900      	cmp	r1, #0
 800b21a:	d045      	beq.n	800b2a8 <_free_r+0x94>
 800b21c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b220:	1f0c      	subs	r4, r1, #4
 800b222:	2b00      	cmp	r3, #0
 800b224:	bfb8      	it	lt
 800b226:	18e4      	addlt	r4, r4, r3
 800b228:	f000 fa24 	bl	800b674 <__malloc_lock>
 800b22c:	4a1f      	ldr	r2, [pc, #124]	; (800b2ac <_free_r+0x98>)
 800b22e:	6813      	ldr	r3, [r2, #0]
 800b230:	4610      	mov	r0, r2
 800b232:	b933      	cbnz	r3, 800b242 <_free_r+0x2e>
 800b234:	6063      	str	r3, [r4, #4]
 800b236:	6014      	str	r4, [r2, #0]
 800b238:	4628      	mov	r0, r5
 800b23a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b23e:	f000 ba1a 	b.w	800b676 <__malloc_unlock>
 800b242:	42a3      	cmp	r3, r4
 800b244:	d90c      	bls.n	800b260 <_free_r+0x4c>
 800b246:	6821      	ldr	r1, [r4, #0]
 800b248:	1862      	adds	r2, r4, r1
 800b24a:	4293      	cmp	r3, r2
 800b24c:	bf04      	itt	eq
 800b24e:	681a      	ldreq	r2, [r3, #0]
 800b250:	685b      	ldreq	r3, [r3, #4]
 800b252:	6063      	str	r3, [r4, #4]
 800b254:	bf04      	itt	eq
 800b256:	1852      	addeq	r2, r2, r1
 800b258:	6022      	streq	r2, [r4, #0]
 800b25a:	6004      	str	r4, [r0, #0]
 800b25c:	e7ec      	b.n	800b238 <_free_r+0x24>
 800b25e:	4613      	mov	r3, r2
 800b260:	685a      	ldr	r2, [r3, #4]
 800b262:	b10a      	cbz	r2, 800b268 <_free_r+0x54>
 800b264:	42a2      	cmp	r2, r4
 800b266:	d9fa      	bls.n	800b25e <_free_r+0x4a>
 800b268:	6819      	ldr	r1, [r3, #0]
 800b26a:	1858      	adds	r0, r3, r1
 800b26c:	42a0      	cmp	r0, r4
 800b26e:	d10b      	bne.n	800b288 <_free_r+0x74>
 800b270:	6820      	ldr	r0, [r4, #0]
 800b272:	4401      	add	r1, r0
 800b274:	1858      	adds	r0, r3, r1
 800b276:	4282      	cmp	r2, r0
 800b278:	6019      	str	r1, [r3, #0]
 800b27a:	d1dd      	bne.n	800b238 <_free_r+0x24>
 800b27c:	6810      	ldr	r0, [r2, #0]
 800b27e:	6852      	ldr	r2, [r2, #4]
 800b280:	605a      	str	r2, [r3, #4]
 800b282:	4401      	add	r1, r0
 800b284:	6019      	str	r1, [r3, #0]
 800b286:	e7d7      	b.n	800b238 <_free_r+0x24>
 800b288:	d902      	bls.n	800b290 <_free_r+0x7c>
 800b28a:	230c      	movs	r3, #12
 800b28c:	602b      	str	r3, [r5, #0]
 800b28e:	e7d3      	b.n	800b238 <_free_r+0x24>
 800b290:	6820      	ldr	r0, [r4, #0]
 800b292:	1821      	adds	r1, r4, r0
 800b294:	428a      	cmp	r2, r1
 800b296:	bf04      	itt	eq
 800b298:	6811      	ldreq	r1, [r2, #0]
 800b29a:	6852      	ldreq	r2, [r2, #4]
 800b29c:	6062      	str	r2, [r4, #4]
 800b29e:	bf04      	itt	eq
 800b2a0:	1809      	addeq	r1, r1, r0
 800b2a2:	6021      	streq	r1, [r4, #0]
 800b2a4:	605c      	str	r4, [r3, #4]
 800b2a6:	e7c7      	b.n	800b238 <_free_r+0x24>
 800b2a8:	bd38      	pop	{r3, r4, r5, pc}
 800b2aa:	bf00      	nop
 800b2ac:	20001b94 	.word	0x20001b94

0800b2b0 <_malloc_r>:
 800b2b0:	b570      	push	{r4, r5, r6, lr}
 800b2b2:	1ccd      	adds	r5, r1, #3
 800b2b4:	f025 0503 	bic.w	r5, r5, #3
 800b2b8:	3508      	adds	r5, #8
 800b2ba:	2d0c      	cmp	r5, #12
 800b2bc:	bf38      	it	cc
 800b2be:	250c      	movcc	r5, #12
 800b2c0:	2d00      	cmp	r5, #0
 800b2c2:	4606      	mov	r6, r0
 800b2c4:	db01      	blt.n	800b2ca <_malloc_r+0x1a>
 800b2c6:	42a9      	cmp	r1, r5
 800b2c8:	d903      	bls.n	800b2d2 <_malloc_r+0x22>
 800b2ca:	230c      	movs	r3, #12
 800b2cc:	6033      	str	r3, [r6, #0]
 800b2ce:	2000      	movs	r0, #0
 800b2d0:	bd70      	pop	{r4, r5, r6, pc}
 800b2d2:	f000 f9cf 	bl	800b674 <__malloc_lock>
 800b2d6:	4a21      	ldr	r2, [pc, #132]	; (800b35c <_malloc_r+0xac>)
 800b2d8:	6814      	ldr	r4, [r2, #0]
 800b2da:	4621      	mov	r1, r4
 800b2dc:	b991      	cbnz	r1, 800b304 <_malloc_r+0x54>
 800b2de:	4c20      	ldr	r4, [pc, #128]	; (800b360 <_malloc_r+0xb0>)
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	b91b      	cbnz	r3, 800b2ec <_malloc_r+0x3c>
 800b2e4:	4630      	mov	r0, r6
 800b2e6:	f000 f98f 	bl	800b608 <_sbrk_r>
 800b2ea:	6020      	str	r0, [r4, #0]
 800b2ec:	4629      	mov	r1, r5
 800b2ee:	4630      	mov	r0, r6
 800b2f0:	f000 f98a 	bl	800b608 <_sbrk_r>
 800b2f4:	1c43      	adds	r3, r0, #1
 800b2f6:	d124      	bne.n	800b342 <_malloc_r+0x92>
 800b2f8:	230c      	movs	r3, #12
 800b2fa:	6033      	str	r3, [r6, #0]
 800b2fc:	4630      	mov	r0, r6
 800b2fe:	f000 f9ba 	bl	800b676 <__malloc_unlock>
 800b302:	e7e4      	b.n	800b2ce <_malloc_r+0x1e>
 800b304:	680b      	ldr	r3, [r1, #0]
 800b306:	1b5b      	subs	r3, r3, r5
 800b308:	d418      	bmi.n	800b33c <_malloc_r+0x8c>
 800b30a:	2b0b      	cmp	r3, #11
 800b30c:	d90f      	bls.n	800b32e <_malloc_r+0x7e>
 800b30e:	600b      	str	r3, [r1, #0]
 800b310:	50cd      	str	r5, [r1, r3]
 800b312:	18cc      	adds	r4, r1, r3
 800b314:	4630      	mov	r0, r6
 800b316:	f000 f9ae 	bl	800b676 <__malloc_unlock>
 800b31a:	f104 000b 	add.w	r0, r4, #11
 800b31e:	1d23      	adds	r3, r4, #4
 800b320:	f020 0007 	bic.w	r0, r0, #7
 800b324:	1ac3      	subs	r3, r0, r3
 800b326:	d0d3      	beq.n	800b2d0 <_malloc_r+0x20>
 800b328:	425a      	negs	r2, r3
 800b32a:	50e2      	str	r2, [r4, r3]
 800b32c:	e7d0      	b.n	800b2d0 <_malloc_r+0x20>
 800b32e:	428c      	cmp	r4, r1
 800b330:	684b      	ldr	r3, [r1, #4]
 800b332:	bf16      	itet	ne
 800b334:	6063      	strne	r3, [r4, #4]
 800b336:	6013      	streq	r3, [r2, #0]
 800b338:	460c      	movne	r4, r1
 800b33a:	e7eb      	b.n	800b314 <_malloc_r+0x64>
 800b33c:	460c      	mov	r4, r1
 800b33e:	6849      	ldr	r1, [r1, #4]
 800b340:	e7cc      	b.n	800b2dc <_malloc_r+0x2c>
 800b342:	1cc4      	adds	r4, r0, #3
 800b344:	f024 0403 	bic.w	r4, r4, #3
 800b348:	42a0      	cmp	r0, r4
 800b34a:	d005      	beq.n	800b358 <_malloc_r+0xa8>
 800b34c:	1a21      	subs	r1, r4, r0
 800b34e:	4630      	mov	r0, r6
 800b350:	f000 f95a 	bl	800b608 <_sbrk_r>
 800b354:	3001      	adds	r0, #1
 800b356:	d0cf      	beq.n	800b2f8 <_malloc_r+0x48>
 800b358:	6025      	str	r5, [r4, #0]
 800b35a:	e7db      	b.n	800b314 <_malloc_r+0x64>
 800b35c:	20001b94 	.word	0x20001b94
 800b360:	20001b98 	.word	0x20001b98

0800b364 <__ssputs_r>:
 800b364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b368:	688e      	ldr	r6, [r1, #8]
 800b36a:	429e      	cmp	r6, r3
 800b36c:	4682      	mov	sl, r0
 800b36e:	460c      	mov	r4, r1
 800b370:	4690      	mov	r8, r2
 800b372:	4699      	mov	r9, r3
 800b374:	d837      	bhi.n	800b3e6 <__ssputs_r+0x82>
 800b376:	898a      	ldrh	r2, [r1, #12]
 800b378:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b37c:	d031      	beq.n	800b3e2 <__ssputs_r+0x7e>
 800b37e:	6825      	ldr	r5, [r4, #0]
 800b380:	6909      	ldr	r1, [r1, #16]
 800b382:	1a6f      	subs	r7, r5, r1
 800b384:	6965      	ldr	r5, [r4, #20]
 800b386:	2302      	movs	r3, #2
 800b388:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b38c:	fb95 f5f3 	sdiv	r5, r5, r3
 800b390:	f109 0301 	add.w	r3, r9, #1
 800b394:	443b      	add	r3, r7
 800b396:	429d      	cmp	r5, r3
 800b398:	bf38      	it	cc
 800b39a:	461d      	movcc	r5, r3
 800b39c:	0553      	lsls	r3, r2, #21
 800b39e:	d530      	bpl.n	800b402 <__ssputs_r+0x9e>
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	f7ff ff85 	bl	800b2b0 <_malloc_r>
 800b3a6:	4606      	mov	r6, r0
 800b3a8:	b950      	cbnz	r0, 800b3c0 <__ssputs_r+0x5c>
 800b3aa:	230c      	movs	r3, #12
 800b3ac:	f8ca 3000 	str.w	r3, [sl]
 800b3b0:	89a3      	ldrh	r3, [r4, #12]
 800b3b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3b6:	81a3      	strh	r3, [r4, #12]
 800b3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3c0:	463a      	mov	r2, r7
 800b3c2:	6921      	ldr	r1, [r4, #16]
 800b3c4:	f7fe f8a8 	bl	8009518 <memcpy>
 800b3c8:	89a3      	ldrh	r3, [r4, #12]
 800b3ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	6126      	str	r6, [r4, #16]
 800b3d6:	6165      	str	r5, [r4, #20]
 800b3d8:	443e      	add	r6, r7
 800b3da:	1bed      	subs	r5, r5, r7
 800b3dc:	6026      	str	r6, [r4, #0]
 800b3de:	60a5      	str	r5, [r4, #8]
 800b3e0:	464e      	mov	r6, r9
 800b3e2:	454e      	cmp	r6, r9
 800b3e4:	d900      	bls.n	800b3e8 <__ssputs_r+0x84>
 800b3e6:	464e      	mov	r6, r9
 800b3e8:	4632      	mov	r2, r6
 800b3ea:	4641      	mov	r1, r8
 800b3ec:	6820      	ldr	r0, [r4, #0]
 800b3ee:	f000 f928 	bl	800b642 <memmove>
 800b3f2:	68a3      	ldr	r3, [r4, #8]
 800b3f4:	1b9b      	subs	r3, r3, r6
 800b3f6:	60a3      	str	r3, [r4, #8]
 800b3f8:	6823      	ldr	r3, [r4, #0]
 800b3fa:	441e      	add	r6, r3
 800b3fc:	6026      	str	r6, [r4, #0]
 800b3fe:	2000      	movs	r0, #0
 800b400:	e7dc      	b.n	800b3bc <__ssputs_r+0x58>
 800b402:	462a      	mov	r2, r5
 800b404:	f000 f938 	bl	800b678 <_realloc_r>
 800b408:	4606      	mov	r6, r0
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d1e2      	bne.n	800b3d4 <__ssputs_r+0x70>
 800b40e:	6921      	ldr	r1, [r4, #16]
 800b410:	4650      	mov	r0, sl
 800b412:	f7ff feff 	bl	800b214 <_free_r>
 800b416:	e7c8      	b.n	800b3aa <__ssputs_r+0x46>

0800b418 <_svfiprintf_r>:
 800b418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b41c:	461d      	mov	r5, r3
 800b41e:	898b      	ldrh	r3, [r1, #12]
 800b420:	061f      	lsls	r7, r3, #24
 800b422:	b09d      	sub	sp, #116	; 0x74
 800b424:	4680      	mov	r8, r0
 800b426:	460c      	mov	r4, r1
 800b428:	4616      	mov	r6, r2
 800b42a:	d50f      	bpl.n	800b44c <_svfiprintf_r+0x34>
 800b42c:	690b      	ldr	r3, [r1, #16]
 800b42e:	b96b      	cbnz	r3, 800b44c <_svfiprintf_r+0x34>
 800b430:	2140      	movs	r1, #64	; 0x40
 800b432:	f7ff ff3d 	bl	800b2b0 <_malloc_r>
 800b436:	6020      	str	r0, [r4, #0]
 800b438:	6120      	str	r0, [r4, #16]
 800b43a:	b928      	cbnz	r0, 800b448 <_svfiprintf_r+0x30>
 800b43c:	230c      	movs	r3, #12
 800b43e:	f8c8 3000 	str.w	r3, [r8]
 800b442:	f04f 30ff 	mov.w	r0, #4294967295
 800b446:	e0c8      	b.n	800b5da <_svfiprintf_r+0x1c2>
 800b448:	2340      	movs	r3, #64	; 0x40
 800b44a:	6163      	str	r3, [r4, #20]
 800b44c:	2300      	movs	r3, #0
 800b44e:	9309      	str	r3, [sp, #36]	; 0x24
 800b450:	2320      	movs	r3, #32
 800b452:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b456:	2330      	movs	r3, #48	; 0x30
 800b458:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b45c:	9503      	str	r5, [sp, #12]
 800b45e:	f04f 0b01 	mov.w	fp, #1
 800b462:	4637      	mov	r7, r6
 800b464:	463d      	mov	r5, r7
 800b466:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b46a:	b10b      	cbz	r3, 800b470 <_svfiprintf_r+0x58>
 800b46c:	2b25      	cmp	r3, #37	; 0x25
 800b46e:	d13e      	bne.n	800b4ee <_svfiprintf_r+0xd6>
 800b470:	ebb7 0a06 	subs.w	sl, r7, r6
 800b474:	d00b      	beq.n	800b48e <_svfiprintf_r+0x76>
 800b476:	4653      	mov	r3, sl
 800b478:	4632      	mov	r2, r6
 800b47a:	4621      	mov	r1, r4
 800b47c:	4640      	mov	r0, r8
 800b47e:	f7ff ff71 	bl	800b364 <__ssputs_r>
 800b482:	3001      	adds	r0, #1
 800b484:	f000 80a4 	beq.w	800b5d0 <_svfiprintf_r+0x1b8>
 800b488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b48a:	4453      	add	r3, sl
 800b48c:	9309      	str	r3, [sp, #36]	; 0x24
 800b48e:	783b      	ldrb	r3, [r7, #0]
 800b490:	2b00      	cmp	r3, #0
 800b492:	f000 809d 	beq.w	800b5d0 <_svfiprintf_r+0x1b8>
 800b496:	2300      	movs	r3, #0
 800b498:	f04f 32ff 	mov.w	r2, #4294967295
 800b49c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4a0:	9304      	str	r3, [sp, #16]
 800b4a2:	9307      	str	r3, [sp, #28]
 800b4a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4a8:	931a      	str	r3, [sp, #104]	; 0x68
 800b4aa:	462f      	mov	r7, r5
 800b4ac:	2205      	movs	r2, #5
 800b4ae:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b4b2:	4850      	ldr	r0, [pc, #320]	; (800b5f4 <_svfiprintf_r+0x1dc>)
 800b4b4:	f7f4 fe9c 	bl	80001f0 <memchr>
 800b4b8:	9b04      	ldr	r3, [sp, #16]
 800b4ba:	b9d0      	cbnz	r0, 800b4f2 <_svfiprintf_r+0xda>
 800b4bc:	06d9      	lsls	r1, r3, #27
 800b4be:	bf44      	itt	mi
 800b4c0:	2220      	movmi	r2, #32
 800b4c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b4c6:	071a      	lsls	r2, r3, #28
 800b4c8:	bf44      	itt	mi
 800b4ca:	222b      	movmi	r2, #43	; 0x2b
 800b4cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b4d0:	782a      	ldrb	r2, [r5, #0]
 800b4d2:	2a2a      	cmp	r2, #42	; 0x2a
 800b4d4:	d015      	beq.n	800b502 <_svfiprintf_r+0xea>
 800b4d6:	9a07      	ldr	r2, [sp, #28]
 800b4d8:	462f      	mov	r7, r5
 800b4da:	2000      	movs	r0, #0
 800b4dc:	250a      	movs	r5, #10
 800b4de:	4639      	mov	r1, r7
 800b4e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4e4:	3b30      	subs	r3, #48	; 0x30
 800b4e6:	2b09      	cmp	r3, #9
 800b4e8:	d94d      	bls.n	800b586 <_svfiprintf_r+0x16e>
 800b4ea:	b1b8      	cbz	r0, 800b51c <_svfiprintf_r+0x104>
 800b4ec:	e00f      	b.n	800b50e <_svfiprintf_r+0xf6>
 800b4ee:	462f      	mov	r7, r5
 800b4f0:	e7b8      	b.n	800b464 <_svfiprintf_r+0x4c>
 800b4f2:	4a40      	ldr	r2, [pc, #256]	; (800b5f4 <_svfiprintf_r+0x1dc>)
 800b4f4:	1a80      	subs	r0, r0, r2
 800b4f6:	fa0b f000 	lsl.w	r0, fp, r0
 800b4fa:	4318      	orrs	r0, r3
 800b4fc:	9004      	str	r0, [sp, #16]
 800b4fe:	463d      	mov	r5, r7
 800b500:	e7d3      	b.n	800b4aa <_svfiprintf_r+0x92>
 800b502:	9a03      	ldr	r2, [sp, #12]
 800b504:	1d11      	adds	r1, r2, #4
 800b506:	6812      	ldr	r2, [r2, #0]
 800b508:	9103      	str	r1, [sp, #12]
 800b50a:	2a00      	cmp	r2, #0
 800b50c:	db01      	blt.n	800b512 <_svfiprintf_r+0xfa>
 800b50e:	9207      	str	r2, [sp, #28]
 800b510:	e004      	b.n	800b51c <_svfiprintf_r+0x104>
 800b512:	4252      	negs	r2, r2
 800b514:	f043 0302 	orr.w	r3, r3, #2
 800b518:	9207      	str	r2, [sp, #28]
 800b51a:	9304      	str	r3, [sp, #16]
 800b51c:	783b      	ldrb	r3, [r7, #0]
 800b51e:	2b2e      	cmp	r3, #46	; 0x2e
 800b520:	d10c      	bne.n	800b53c <_svfiprintf_r+0x124>
 800b522:	787b      	ldrb	r3, [r7, #1]
 800b524:	2b2a      	cmp	r3, #42	; 0x2a
 800b526:	d133      	bne.n	800b590 <_svfiprintf_r+0x178>
 800b528:	9b03      	ldr	r3, [sp, #12]
 800b52a:	1d1a      	adds	r2, r3, #4
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	9203      	str	r2, [sp, #12]
 800b530:	2b00      	cmp	r3, #0
 800b532:	bfb8      	it	lt
 800b534:	f04f 33ff 	movlt.w	r3, #4294967295
 800b538:	3702      	adds	r7, #2
 800b53a:	9305      	str	r3, [sp, #20]
 800b53c:	4d2e      	ldr	r5, [pc, #184]	; (800b5f8 <_svfiprintf_r+0x1e0>)
 800b53e:	7839      	ldrb	r1, [r7, #0]
 800b540:	2203      	movs	r2, #3
 800b542:	4628      	mov	r0, r5
 800b544:	f7f4 fe54 	bl	80001f0 <memchr>
 800b548:	b138      	cbz	r0, 800b55a <_svfiprintf_r+0x142>
 800b54a:	2340      	movs	r3, #64	; 0x40
 800b54c:	1b40      	subs	r0, r0, r5
 800b54e:	fa03 f000 	lsl.w	r0, r3, r0
 800b552:	9b04      	ldr	r3, [sp, #16]
 800b554:	4303      	orrs	r3, r0
 800b556:	3701      	adds	r7, #1
 800b558:	9304      	str	r3, [sp, #16]
 800b55a:	7839      	ldrb	r1, [r7, #0]
 800b55c:	4827      	ldr	r0, [pc, #156]	; (800b5fc <_svfiprintf_r+0x1e4>)
 800b55e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b562:	2206      	movs	r2, #6
 800b564:	1c7e      	adds	r6, r7, #1
 800b566:	f7f4 fe43 	bl	80001f0 <memchr>
 800b56a:	2800      	cmp	r0, #0
 800b56c:	d038      	beq.n	800b5e0 <_svfiprintf_r+0x1c8>
 800b56e:	4b24      	ldr	r3, [pc, #144]	; (800b600 <_svfiprintf_r+0x1e8>)
 800b570:	bb13      	cbnz	r3, 800b5b8 <_svfiprintf_r+0x1a0>
 800b572:	9b03      	ldr	r3, [sp, #12]
 800b574:	3307      	adds	r3, #7
 800b576:	f023 0307 	bic.w	r3, r3, #7
 800b57a:	3308      	adds	r3, #8
 800b57c:	9303      	str	r3, [sp, #12]
 800b57e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b580:	444b      	add	r3, r9
 800b582:	9309      	str	r3, [sp, #36]	; 0x24
 800b584:	e76d      	b.n	800b462 <_svfiprintf_r+0x4a>
 800b586:	fb05 3202 	mla	r2, r5, r2, r3
 800b58a:	2001      	movs	r0, #1
 800b58c:	460f      	mov	r7, r1
 800b58e:	e7a6      	b.n	800b4de <_svfiprintf_r+0xc6>
 800b590:	2300      	movs	r3, #0
 800b592:	3701      	adds	r7, #1
 800b594:	9305      	str	r3, [sp, #20]
 800b596:	4619      	mov	r1, r3
 800b598:	250a      	movs	r5, #10
 800b59a:	4638      	mov	r0, r7
 800b59c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5a0:	3a30      	subs	r2, #48	; 0x30
 800b5a2:	2a09      	cmp	r2, #9
 800b5a4:	d903      	bls.n	800b5ae <_svfiprintf_r+0x196>
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d0c8      	beq.n	800b53c <_svfiprintf_r+0x124>
 800b5aa:	9105      	str	r1, [sp, #20]
 800b5ac:	e7c6      	b.n	800b53c <_svfiprintf_r+0x124>
 800b5ae:	fb05 2101 	mla	r1, r5, r1, r2
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	4607      	mov	r7, r0
 800b5b6:	e7f0      	b.n	800b59a <_svfiprintf_r+0x182>
 800b5b8:	ab03      	add	r3, sp, #12
 800b5ba:	9300      	str	r3, [sp, #0]
 800b5bc:	4622      	mov	r2, r4
 800b5be:	4b11      	ldr	r3, [pc, #68]	; (800b604 <_svfiprintf_r+0x1ec>)
 800b5c0:	a904      	add	r1, sp, #16
 800b5c2:	4640      	mov	r0, r8
 800b5c4:	f7fe f850 	bl	8009668 <_printf_float>
 800b5c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b5cc:	4681      	mov	r9, r0
 800b5ce:	d1d6      	bne.n	800b57e <_svfiprintf_r+0x166>
 800b5d0:	89a3      	ldrh	r3, [r4, #12]
 800b5d2:	065b      	lsls	r3, r3, #25
 800b5d4:	f53f af35 	bmi.w	800b442 <_svfiprintf_r+0x2a>
 800b5d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b5da:	b01d      	add	sp, #116	; 0x74
 800b5dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5e0:	ab03      	add	r3, sp, #12
 800b5e2:	9300      	str	r3, [sp, #0]
 800b5e4:	4622      	mov	r2, r4
 800b5e6:	4b07      	ldr	r3, [pc, #28]	; (800b604 <_svfiprintf_r+0x1ec>)
 800b5e8:	a904      	add	r1, sp, #16
 800b5ea:	4640      	mov	r0, r8
 800b5ec:	f7fe faf2 	bl	8009bd4 <_printf_i>
 800b5f0:	e7ea      	b.n	800b5c8 <_svfiprintf_r+0x1b0>
 800b5f2:	bf00      	nop
 800b5f4:	0800b96c 	.word	0x0800b96c
 800b5f8:	0800b972 	.word	0x0800b972
 800b5fc:	0800b976 	.word	0x0800b976
 800b600:	08009669 	.word	0x08009669
 800b604:	0800b365 	.word	0x0800b365

0800b608 <_sbrk_r>:
 800b608:	b538      	push	{r3, r4, r5, lr}
 800b60a:	4c06      	ldr	r4, [pc, #24]	; (800b624 <_sbrk_r+0x1c>)
 800b60c:	2300      	movs	r3, #0
 800b60e:	4605      	mov	r5, r0
 800b610:	4608      	mov	r0, r1
 800b612:	6023      	str	r3, [r4, #0]
 800b614:	f7f6 fcbc 	bl	8001f90 <_sbrk>
 800b618:	1c43      	adds	r3, r0, #1
 800b61a:	d102      	bne.n	800b622 <_sbrk_r+0x1a>
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	b103      	cbz	r3, 800b622 <_sbrk_r+0x1a>
 800b620:	602b      	str	r3, [r5, #0]
 800b622:	bd38      	pop	{r3, r4, r5, pc}
 800b624:	20001d78 	.word	0x20001d78

0800b628 <__ascii_wctomb>:
 800b628:	b149      	cbz	r1, 800b63e <__ascii_wctomb+0x16>
 800b62a:	2aff      	cmp	r2, #255	; 0xff
 800b62c:	bf85      	ittet	hi
 800b62e:	238a      	movhi	r3, #138	; 0x8a
 800b630:	6003      	strhi	r3, [r0, #0]
 800b632:	700a      	strbls	r2, [r1, #0]
 800b634:	f04f 30ff 	movhi.w	r0, #4294967295
 800b638:	bf98      	it	ls
 800b63a:	2001      	movls	r0, #1
 800b63c:	4770      	bx	lr
 800b63e:	4608      	mov	r0, r1
 800b640:	4770      	bx	lr

0800b642 <memmove>:
 800b642:	4288      	cmp	r0, r1
 800b644:	b510      	push	{r4, lr}
 800b646:	eb01 0302 	add.w	r3, r1, r2
 800b64a:	d807      	bhi.n	800b65c <memmove+0x1a>
 800b64c:	1e42      	subs	r2, r0, #1
 800b64e:	4299      	cmp	r1, r3
 800b650:	d00a      	beq.n	800b668 <memmove+0x26>
 800b652:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b656:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b65a:	e7f8      	b.n	800b64e <memmove+0xc>
 800b65c:	4283      	cmp	r3, r0
 800b65e:	d9f5      	bls.n	800b64c <memmove+0xa>
 800b660:	1881      	adds	r1, r0, r2
 800b662:	1ad2      	subs	r2, r2, r3
 800b664:	42d3      	cmn	r3, r2
 800b666:	d100      	bne.n	800b66a <memmove+0x28>
 800b668:	bd10      	pop	{r4, pc}
 800b66a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b66e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b672:	e7f7      	b.n	800b664 <memmove+0x22>

0800b674 <__malloc_lock>:
 800b674:	4770      	bx	lr

0800b676 <__malloc_unlock>:
 800b676:	4770      	bx	lr

0800b678 <_realloc_r>:
 800b678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b67a:	4607      	mov	r7, r0
 800b67c:	4614      	mov	r4, r2
 800b67e:	460e      	mov	r6, r1
 800b680:	b921      	cbnz	r1, 800b68c <_realloc_r+0x14>
 800b682:	4611      	mov	r1, r2
 800b684:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b688:	f7ff be12 	b.w	800b2b0 <_malloc_r>
 800b68c:	b922      	cbnz	r2, 800b698 <_realloc_r+0x20>
 800b68e:	f7ff fdc1 	bl	800b214 <_free_r>
 800b692:	4625      	mov	r5, r4
 800b694:	4628      	mov	r0, r5
 800b696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b698:	f000 f814 	bl	800b6c4 <_malloc_usable_size_r>
 800b69c:	42a0      	cmp	r0, r4
 800b69e:	d20f      	bcs.n	800b6c0 <_realloc_r+0x48>
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	f7ff fe04 	bl	800b2b0 <_malloc_r>
 800b6a8:	4605      	mov	r5, r0
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	d0f2      	beq.n	800b694 <_realloc_r+0x1c>
 800b6ae:	4631      	mov	r1, r6
 800b6b0:	4622      	mov	r2, r4
 800b6b2:	f7fd ff31 	bl	8009518 <memcpy>
 800b6b6:	4631      	mov	r1, r6
 800b6b8:	4638      	mov	r0, r7
 800b6ba:	f7ff fdab 	bl	800b214 <_free_r>
 800b6be:	e7e9      	b.n	800b694 <_realloc_r+0x1c>
 800b6c0:	4635      	mov	r5, r6
 800b6c2:	e7e7      	b.n	800b694 <_realloc_r+0x1c>

0800b6c4 <_malloc_usable_size_r>:
 800b6c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6c8:	1f18      	subs	r0, r3, #4
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	bfbc      	itt	lt
 800b6ce:	580b      	ldrlt	r3, [r1, r0]
 800b6d0:	18c0      	addlt	r0, r0, r3
 800b6d2:	4770      	bx	lr

0800b6d4 <_init>:
 800b6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6d6:	bf00      	nop
 800b6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6da:	bc08      	pop	{r3}
 800b6dc:	469e      	mov	lr, r3
 800b6de:	4770      	bx	lr

0800b6e0 <_fini>:
 800b6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e2:	bf00      	nop
 800b6e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b6e6:	bc08      	pop	{r3}
 800b6e8:	469e      	mov	lr, r3
 800b6ea:	4770      	bx	lr
