INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "E:/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling fir_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir.cpp
   Compiling fir.cpp_pre.cpp.tb.cpp
   Compiling apatb_fir_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
signal : 22871552
iteration : 0 Signal: 100  output : 5300
signal : 22871552
iteration : 1 Signal: -2  output : -106
signal : 22871552
iteration : 2 Signal: -100  output : -14400
signal : 22871552
iteration : 3 Signal: 13  output : 22171
signal : 22871552
iteration : 4 Signal: 97  output : 25015
signal : 22871552
iteration : 5 Signal: -36  output : -24615
signal : 22871552
iteration : 6 Signal: -86  output : 9484
signal : 22871552
iteration : 7 Signal: 66  output : 78265
signal : 22871552
iteration : 8 Signal: 59  output : 3149
signal : 22871552
iteration : 9 Signal: -93  output : -48342
signal : 22871552
iteration : 10 Signal: -10  output : 13462
signal : 22871552
iteration : 11 Signal: 98  output : 33217
signal : 22871552
iteration : 12 Signal: -52  output : 14947
signal : 22871552
iteration : 13 Signal: -61  output : -16246
signal : 22871552
iteration : 14 Signal: 97  output : -8775
signal : 22871552
iteration : 15 Signal: -17  output : 21236
signal : 22871552
iteration : 16 Signal: -81  output : 11908
signal : 22871552
iteration : 17 Signal: 90  output : -7279
signal : 22871552
iteration : 18 Signal: -6  output : -32501
signal : 22871552
iteration : 19 Signal: -82  output : 11220
signal : 22871552
iteration : 20 Signal: 92  output : 63017
signal : 22871552
iteration : 21 Signal: -21  output : -57591
signal : 22871552
iteration : 22 Signal: -66  output : -52505
signal : 22871552
iteration : 23 Signal: 100  output : 118613
signal : 22871552
iteration : 24 Signal: -59  output : -29954
signal : 22871552
iteration : 25 Signal: -22  output : -114771
signal : 22871552
iteration : 26 Signal: 86  output : 135566
signal : 22871552
iteration : 27 Signal: -97  output : -296
signal : 22871552
iteration : 28 Signal: 52  output : -139650
signal : 22871552
iteration : 29 Signal: 18  output : 135638
signal : 22871552
iteration : 30 Signal: -77  output : 367
signal : 22871552
iteration : 31 Signal: 100  output : -126845
signal : 22871552
iteration : 32 Signal: -81  output : 130338
signal : 22871552
iteration : 33 Signal: 32  output : -24743
signal : 22871552
iteration : 34 Signal: 25  output : -88041
signal : 22871552
iteration : 35 Signal: -72  output : 116502
signal : 22871552
iteration : 36 Signal: 97  output : -54697
signal : 22871552
iteration : 37 Signal: -97  output : -38072
signal : 22871552
iteration : 38 Signal: 75  output : 91775
signal : 22871552
iteration : 39 Signal: -40  output : -78785
signal : 22871552
iteration : 40 Signal: 0  output : 18302
signal : 22871552
iteration : 41 Signal: 37  output : 44560
signal : 22871552
iteration : 42 Signal: -66  output : -77734
signal : 22871552
iteration : 43 Signal: 87  output : 70409
signal : 22871552
iteration : 44 Signal: -97  output : -35540
signal : 22871552
iteration : 45 Signal: 100  output : -7200
signal : 22871552
iteration : 46 Signal: -97  output : 39280
signal : 22871552
iteration : 47 Signal: 90  output : -53842
signal : 22871552
iteration : 48 Signal: -81  output : 52179
signal : 22871552
iteration : 49 Signal: 72  output : -40000
signal : 22871552
iteration : 50 Signal: -63  output : 25572
signal : 22871552
iteration : 51 Signal: 57  output : -11422
signal : 22871552
iteration : 52 Signal: -52  output : 2774
signal : 22871552
iteration : 53 Signal: 50  output : 1695
signal : 22871552
iteration : 54 Signal: -51  output : -2069
signal : 22871552
iteration : 55 Signal: 54  output : 1459
signal : 22871552
iteration : 56 Signal: -59  output : 1140
signal : 22871552
iteration : 57 Signal: 66  output : -2223
signal : 22871552
iteration : 58 Signal: -75  output : 4526
signal : 22871552
iteration : 59 Signal: 84  output : -5124
signal : 22871552
iteration : 60 Signal: -92  output : 6861
signal : 22871552
iteration : 61 Signal: 98  output : -8637
signal : 22871552
iteration : 62 Signal: -100  output : 10497
signal : 22871552
iteration : 63 Signal: 95  output : -11920
signal : 22871552
iteration : 64 Signal: -81  output : 13625
signal : 22871552
iteration : 65 Signal: 58  output : -14636
signal : 22871552
iteration : 66 Signal: -25  output : 14282
signal : 22871552
iteration : 67 Signal: -13  output : -12397
signal : 22871552
iteration : 68 Signal: 52  output : 8968
signal : 22871552
iteration : 69 Signal: -84  output : -3584
signal : 22871552
iteration : 70 Signal: 100  output : -3659
signal : 22871552
iteration : 71 Signal: -92  output : 12167
signal : 22871552
iteration : 72 Signal: 59  output : -19436
signal : 22871552
iteration : 73 Signal: -6  output : 25590
signal : 22871552
iteration : 74 Signal: -51  output : -26977
signal : 22871552
iteration : 75 Signal: 91  output : 24226
signal : 22871552
iteration : 76 Signal: -97  output : -16486
signal : 22871552
iteration : 77 Signal: 61  output : 7159
signal : 22871552
iteration : 78 Signal: 6  output : 2286
signal : 22871552
iteration : 79 Signal: -72  output : -8079
signal : 22871552
iteration : 80 Signal: 100  output : 11819
signal : 22871552
iteration : 81 Signal: -70  output : -14212
signal : 22871552
iteration : 82 Signal: -6  output : 18316
signal : 22871552
iteration : 83 Signal: 79  output : -24294
signal : 22871552
iteration : 84 Signal: -97  output : 26407
signal : 22871552
iteration : 85 Signal: 41  output : -15146
signal : 22871552
iteration : 86 Signal: 51  output : -14190
signal : 22871552
iteration : 87 Signal: -100  output : 53576
signal : 22871552
iteration : 88 Signal: 59  output : -79375
signal : 22871552
iteration : 89 Signal: 40  output : 60257
signal : 22871552
iteration : 90 Signal: -100  output : 10229
signal : 22871552
iteration : 91 Signal: 54  output : -96818
signal : 22871552
iteration : 92 Signal: 52  output : 131446
signal : 22871552
iteration : 93 Signal: -99  output : -66783
signal : 22871552
iteration : 94 Signal: 25  output : -63459
signal : 22871552
iteration : 95 Signal: 82  output : 155846
signal : 22871552
iteration : 96 Signal: -81  output : -118589
signal : 22871552
iteration : 97 Signal: -32  output : -27156
signal : 22871552
iteration : 98 Signal: 100  output : 147257
signal : 22871552
iteration : 99 Signal: -18  output : -123521
signal : 22871552
iteration : 100 Signal: -92  output : -17016
signal : 22871552
iteration : 101 Signal: 54  output : 122748
signal : 22871552
iteration : 102 Signal: 75  output : -90757
signal : 22871552
iteration : 103 Signal: -75  output : -21099
signal : 22871552
iteration : 104 Signal: -59  output : 83391
signal : 22871552
iteration : 105 Signal: 85  output : -53108
signal : 22871552
iteration : 106 Signal: 51  output : -9320
signal : 22871552
iteration : 107 Signal: -87  output : 49931
signal : 22871552
iteration : 108 Signal: -52  output : -51719
signal : 22871552
iteration : 109 Signal: 82  output : 2770
signal : 22871552
iteration : 110 Signal: 63  output : 68602
signal : 22871552
iteration : 111 Signal: -70  output : -57978
signal : 22871552
iteration : 112 Signal: -81  output : -52130
signal : 22871552
iteration : 113 Signal: 44  output : 94042
signal : 22871552
iteration : 114 Signal: 97  output : 28032
signal : 22871552
iteration : 115 Signal: -3  output : -108795
signal : 22871552
iteration : 116 Signal: -97  output : -11476
signal : 22871552
iteration : 117 Signal: -50  output : 109569
signal : 22871552
iteration : 118 Signal: 66  output : 6803
signal : 22871552
iteration : 119 Signal: 93  output : -102370
signal : 22871552
iteration : 120 Signal: 0  output : -15020
signal : 22871552
iteration : 121 Signal: -92  output : 87240
signal : 22871552
iteration : 122 Signal: -75  output : 30307
signal : 22871552
iteration : 123 Signal: 26  output : -65765
signal : 22871552
iteration : 124 Signal: 97  output : -47523
signal : 22871552
iteration : 125 Signal: 69  output : 35493
signal : 22871552
iteration : 126 Signal: -25  output : 55910
signal : 22871552
iteration : 127 Signal: -95  output : 513
signal : 22871552
iteration : 128 Signal: -81  output : -46119
signal : 22871552
iteration : 129 Signal: -2  output : -34727
signal : 22871552
iteration : 130 Signal: 77  output : 11135
signal : 22871552
iteration : 131 Signal: 98  output : 43837
signal : 22871552
iteration : 132 Signal: 52  output : 33855
signal : 22871552
iteration : 133 Signal: -26  output : -9608
signal : 22871552
iteration : 134 Signal: -86  output : -47721
signal : 22871552
iteration : 135 Signal: -98  output : -46073
signal : 22871552
iteration : 136 Signal: -59  output : -3617
signal : 22871552
iteration : 137 Signal: 6  output : 47264
signal : 22871552
iteration : 138 Signal: 66  output : 63240
signal : 22871552
iteration : 139 Signal: 98  output : 29844
signal : 22871552
iteration : 140 Signal: 92  output : -27415
signal : 22871552
iteration : 141 Signal: 57  output : -68739
signal : 22871552
iteration : 142 Signal: 6  output : -67631
signal : 22871552
iteration : 143 Signal: -44  output : -27332
signal : 22871552
iteration : 144 Signal: -81  output : 26076
signal : 22871552
iteration : 145 Signal: -99  output : 65249
signal : 22871552
iteration : 146 Signal: -97  output : 75011
signal : 22871552
iteration : 147 Signal: -79  output : 55912
signal : 22871552
iteration : 148 Signal: -52  output : 21365
signal : 22871552
iteration : 149 Signal: -21  output : -16052
signal : 22871552
iteration : 150 Signal: 10  output : -46764
signal : 22871552
iteration : 151 Signal: 37  output : -66970
signal : 22871552
iteration : 152 Signal: 59  output : -77921
signal : 22871552
iteration : 153 Signal: 75  output : -79412
signal : 22871552
iteration : 154 Signal: 86  output : -73601
signal : 22871552
iteration : 155 Signal: 93  output : -61654
signal : 22871552
iteration : 156 Signal: 97  output : -42891
signal : 22871552
iteration : 157 Signal: 99  output : -18635
signal : 22871552
iteration : 158 Signal: 100  output : 10415
signal : 22871552
iteration : 159 Signal: 100  output : 42717
signal : 22871552
iteration : 160 Signal: 100  output : 74790
signal : 22871552
iteration : 161 Signal: 100  output : 105596
signal : 22871552
iteration : 162 Signal: 100  output : 133708
signal : 22871552
iteration : 163 Signal: 99  output : 157207
signal : 22871552
iteration : 164 Signal: 97  output : 176351
signal : 22871552
iteration : 165 Signal: 93  output : 191150
signal : 22871552
iteration : 166 Signal: 86  output : 201509
signal : 22871552
iteration : 167 Signal: 75  output : 208453
signal : 22871552
iteration : 168 Signal: 59  output : 212177
signal : 22871552
iteration : 169 Signal: 37  output : 212904
signal : 22871552
iteration : 170 Signal: 10  output : 210713
signal : 22871552
iteration : 171 Signal: -21  output : 204884
signal : 22871552
iteration : 172 Signal: -52  output : 194771
signal : 22871552
iteration : 173 Signal: -79  output : 179845
signal : 22871552
iteration : 174 Signal: -97  output : 158955
signal : 22871552
iteration : 175 Signal: -99  output : 131508
signal : 22871552
iteration : 176 Signal: -81  output : 97992
signal : 22871552
iteration : 177 Signal: -44  output : 59108
signal : 22871552
iteration : 178 Signal: 6  output : 17208
signal : 22871552
iteration : 179 Signal: 57  output : -23157
signal : 22871552
iteration : 180 Signal: 92  output : -57917
signal : 22871552
iteration : 181 Signal: 98  output : -82130
signal : 22871552
iteration : 182 Signal: 66  output : -90607
signal : 22871552
iteration : 183 Signal: 6  output : -81905
signal : 22871552
iteration : 184 Signal: -59  output : -56724
signal : 22871552
iteration : 185 Signal: -98  output : -21616
signal : 22871552
iteration : 186 Signal: -86  output : 12711
signal : 22871552
iteration : 187 Signal: -26  output : 36173
signal : 22871552
iteration : 188 Signal: 52  output : 40240
signal : 22871552
iteration : 189 Signal: 98  output : 22535
signal : 22871552
iteration : 190 Signal: 77  output : -7926
signal : 22871552
iteration : 191 Signal: -2  output : -35679
signal : 22871552
iteration : 192 Signal: -81  output : -44577
signal : 22871552
iteration : 193 Signal: -95  output : -26146
signal : 22871552
iteration : 194 Signal: -25  output : 10162
signal : 22871552
iteration : 195 Signal: 69  output : 44412
signal : 22871552
iteration : 196 Signal: 97  output : 53365
signal : 22871552
iteration : 197 Signal: 26  output : 27745
signal : 22871552
iteration : 198 Signal: -75  output : -17612
signal : 22871552
iteration : 199 Signal: -92  output : -53506
signal : 22871552
iteration : 200 Signal: 0  output : -52791
signal : 22871552
iteration : 201 Signal: 93  output : -13125
signal : 22871552
iteration : 202 Signal: 66  output : 36906
signal : 22871552
iteration : 203 Signal: -50  output : 58454
signal : 22871552
iteration : 204 Signal: -97  output : 30065
signal : 22871552
iteration : 205 Signal: -3  output : -28584
signal : 22871552
iteration : 206 Signal: 97  output : -61323
signal : 22871552
iteration : 207 Signal: 44  output : -30466
signal : 22871552
iteration : 208 Signal: -81  output : 36676
signal : 22871552
iteration : 209 Signal: -70  output : 62756
signal : 22871552
iteration : 210 Signal: 63  output : 6746
signal : 22871552
iteration : 211 Signal: 82  output : -61805
signal : 22871552
iteration : 212 Signal: -52  output : -41025
signal : 22871552
iteration : 213 Signal: -87  output : 44999
signal : 22871552
iteration : 214 Signal: 51  output : 59855
signal : 22871552
iteration : 215 Signal: 85  output : -28580
signal : 22871552
iteration : 216 Signal: -59  output : -71612
signal : 22871552
iteration : 217 Signal: -75  output : 16317
signal : 22871552
iteration : 218 Signal: 75  output : 78604
signal : 22871552
iteration : 219 Signal: 54  output : -11200
signal : 22871552
iteration : 220 Signal: -92  output : -83079
signal : 22871552
iteration : 221 Signal: -18  output : 10806
signal : 22871552
iteration : 222 Signal: 100  output : 81552
signal : 22871552
iteration : 223 Signal: -32  output : -14750
signal : 22871552
iteration : 224 Signal: -81  output : -72107
signal : 22871552
iteration : 225 Signal: 82  output : 20321
signal : 22871552
iteration : 226 Signal: 25  output : 54024
signal : 22871552
iteration : 227 Signal: -99  output : -20136
signal : 22871552
iteration : 228 Signal: 52  output : -30189
signal : 22871552
iteration : 229 Signal: 54  output : 6715
signal : 22871552
iteration : 230 Signal: -100  output : 15715
signal : 22871552
iteration : 231 Signal: 40  output : 21322
signal : 22871552
iteration : 232 Signal: 59  output : -28585
signal : 22871552
iteration : 233 Signal: -100  output : -40231
signal : 22871552
iteration : 234 Signal: 51  output : 74305
signal : 22871552
iteration : 235 Signal: 41  output : 11373
signal : 22871552
iteration : 236 Signal: -97  output : -112320
signal : 22871552
iteration : 237 Signal: 79  output : 74588
signal : 22871552
iteration : 238 Signal: -6  output : 72649
signal : 22871552
iteration : 239 Signal: -70  output : -148649
signal : 22871552
iteration : 240 Signal: 100  output : 55548
signal : 22871552
iteration : 241 Signal: -72  output : 104233
signal : 22871552
iteration : 242 Signal: 6  output : -155776
signal : 22871552
iteration : 243 Signal: 61  output : 52232
signal : 22871552
iteration : 244 Signal: -97  output : 94907
signal : 22871552
iteration : 245 Signal: 91  output : -145518
signal : 22871552
iteration : 246 Signal: -51  output : 66300
signal : 22871552
iteration : 247 Signal: -6  output : 57104
signal : 22871552
iteration : 248 Signal: 59  output : -119015
signal : 22871552
iteration : 249 Signal: -92  output : 82085
signal : 22871552
iteration : 250 Signal: 100  output : 9079
signal : 22871552
iteration : 251 Signal: -84  output : -80922
signal : 22871552
iteration : 252 Signal: 52  output : 89434
signal : 22871552
iteration : 253 Signal: -13  output : -41459
signal : 22871552
iteration : 254 Signal: -25  output : -25553
signal : 22871552
iteration : 255 Signal: 58  output : 71300
signal : 22871552
iteration : 256 Signal: -81  output : -76785
signal : 22871552
iteration : 257 Signal: 95  output : 49213
signal : 22871552
iteration : 258 Signal: -100  output : -6777
signal : 22871552
iteration : 259 Signal: 98  output : -30242
signal : 22871552
iteration : 260 Signal: -92  output : 51609
signal : 22871552
iteration : 261 Signal: 84  output : -54422
signal : 22871552
iteration : 262 Signal: -75  output : 45299
signal : 22871552
iteration : 263 Signal: 66  output : -29431
signal : 22871552
iteration : 264 Signal: -59  output : 15517
signal : 22871552
iteration : 265 Signal: 54  output : -5123
signal : 22871552
iteration : 266 Signal: -51  output : -340
signal : 22871552
iteration : 267 Signal: 50  output : 2281
signal : 22871552
iteration : 268 Signal: -52  output : -1613
signal : 22871552
iteration : 269 Signal: 57  output : 223
signal : 22871552
iteration : 270 Signal: -63  output : 1727
signal : 22871552
iteration : 271 Signal: 72  output : -3902
signal : 22871552
iteration : 272 Signal: -81  output : 5473
signal : 22871552
iteration : 273 Signal: 90  output : -6580
signal : 22871552
iteration : 274 Signal: -97  output : 7875
signal : 22871552
iteration : 275 Signal: 100  output : -9487
signal : 22871552
iteration : 276 Signal: -97  output : 11624
signal : 22871552
iteration : 277 Signal: 87  output : -12443
signal : 22871552
iteration : 278 Signal: -66  output : 14291
signal : 22871552
iteration : 279 Signal: 37  output : -14502
signal : 22871552
iteration : 280 Signal: 0  output : 13970
signal : 22871552
iteration : 281 Signal: -40  output : -10597
signal : 22871552
iteration : 282 Signal: 75  output : 5901
signal : 22871552
iteration : 283 Signal: -97  output : 1724
signal : 22871552
iteration : 284 Signal: 97  output : -9092
signal : 22871552
iteration : 285 Signal: -72  output : 18195
signal : 22871552
iteration : 286 Signal: 25  output : -23726
signal : 22871552
iteration : 287 Signal: 32  output : 26786
signal : 22871552
iteration : 288 Signal: -81  output : -25295
signal : 22871552
iteration : 289 Signal: 100  output : 19500
signal : 22871552
iteration : 290 Signal: -77  output : -10501
signal : 22871552
iteration : 291 Signal: 18  output : 782
signal : 22871552
iteration : 292 Signal: 52  output : 6752
signal : 22871552
iteration : 293 Signal: -97  output : -11162
signal : 22871552
iteration : 294 Signal: 86  output : 13322
signal : 22871552
iteration : 295 Signal: -22  output : -16876
signal : 22871552
iteration : 296 Signal: -59  output : 21714
signal : 22871552
iteration : 297 Signal: 100  output : -26175
signal : 22871552
iteration : 298 Signal: -66  output : 21032
signal : 22871552
iteration : 299 Signal: -21  output : 1467
signal : 22871552
iteration : 300 Signal: 92  output : -40907
signal : 22871552
iteration : 301 Signal: -82  output : 74388
signal : 22871552
iteration : 302 Signal: -6  output : -73123
signal : 22871552
iteration : 303 Signal: 90  output : 17232
signal : 22871552
iteration : 304 Signal: -81  output : 70527
signal : 22871552
iteration : 305 Signal: -17  output : -129291
signal : 22871552
iteration : 306 Signal: 97  output : 99059
signal : 22871552
iteration : 307 Signal: -61  output : 18123
signal : 22871552
iteration : 308 Signal: -52  output : -136637
signal : 22871552
iteration : 309 Signal: 98  output : 147150
signal : 22871552
iteration : 310 Signal: -10  output : -26247
signal : 22871552
iteration : 311 Signal: -93  output : -119690
signal : 22871552
iteration : 312 Signal: 59  output : 149193
signal : 22871552
iteration : 313 Signal: 66  output : -33758
signal : 22871552
iteration : 314 Signal: -86  output : -100654
signal : 22871552
iteration : 315 Signal: -36  output : 116214
signal : 22871552
iteration : 316 Signal: 97  output : -16326
signal : 22871552
iteration : 317 Signal: 13  output : -73352
signal : 22871552
iteration : 318 Signal: -100  output : 71014
signal : 22871552
iteration : 319 Signal: -2  output : -10815
signal : 22871552
iteration : 320 Signal: 100  output : -40001
signal : 22871552
iteration : 321 Signal: 2  output : 56664
signal : 22871552
iteration : 322 Signal: -100  output : -24969
signal : 22871552
iteration : 323 Signal: -13  output : -48603
signal : 22871552
iteration : 324 Signal: 97  output : 76230
signal : 22871552
iteration : 325 Signal: 36  output : 12177
signal : 22871552
iteration : 326 Signal: -86  output : -100161
signal : 22871552
iteration : 327 Signal: -66  output : 23069
signal : 22871552
iteration : 328 Signal: 59  output : 103593
signal : 22871552
iteration : 329 Signal: 93  output : -44034
signal : 22871552
iteration : 330 Signal: -10  output : -99194
signal : 22871552
iteration : 331 Signal: -98  output : 47619
signal : 22871552
iteration : 332 Signal: -52  output : 93950
signal : 22871552
iteration : 333 Signal: 61  output : -36945
signal : 22871552
iteration : 334 Signal: 97  output : -88289
signal : 22871552
iteration : 335 Signal: 17  output : 16511
signal : 22871552
iteration : 336 Signal: -81  output : 79160
signal : 22871552
iteration : 337 Signal: -90  output : 10281
signal : 22871552
iteration : 338 Signal: -6  output : -61531
signal : 22871552
iteration : 339 Signal: 82  output : -35802
signal : 22871552
iteration : 340 Signal: 92  output : 32305
signal : 22871552
iteration : 341 Signal: 21  output : 49813
signal : 22871552
iteration : 342 Signal: -66  output : 7581
signal : 22871552
iteration : 343 Signal: -100  output : -37649
signal : 22871552
iteration : 344 Signal: -59  output : -41238
signal : 22871552
iteration : 345 Signal: 22  output : -4703
signal : 22871552
iteration : 346 Signal: 86  output : 37258
signal : 22871552
iteration : 347 Signal: 97  output : 47416
signal : 22871552
iteration : 348 Signal: 52  output : 14456
signal : 22871552
iteration : 349 Signal: -18  output : -36132
signal : 22871552
iteration : 350 Signal: -77  output : -60549
signal : 22871552
iteration : 351 Signal: -100  output : -36423
signal : 22871552
iteration : 352 Signal: -81  output : 18814
signal : 22871552
iteration : 353 Signal: -32  output : 64005
signal : 22871552
iteration : 354 Signal: 25  output : 66043
signal : 22871552
iteration : 355 Signal: 72  output : 24250
signal : 22871552
iteration : 356 Signal: 97  output : -31389
signal : 22871552
iteration : 357 Signal: 97  output : -69438
signal : 22871552
iteration : 358 Signal: 75  output : -72897
signal : 22871552
iteration : 359 Signal: 40  output : -43481
signal : 22871552
iteration : 360 Signal: 0  output : 272
signal : 22871552
iteration : 361 Signal: -37  output : 40272
signal : 22871552
iteration : 362 Signal: -66  output : 66192
signal : 22871552
iteration : 363 Signal: -87  output : 73883
signal : 22871552
iteration : 364 Signal: -97  output : 67672
signal : 22871552
iteration : 365 Signal: -100  output : 52590
signal : 22871552
iteration : 366 Signal: -97  output : 30512
signal : 22871552
iteration : 367 Signal: -90  output : 5124
signal : 22871552
iteration : 368 Signal: -81  output : -21867
signal : 22871552
iteration : 369 Signal: -72  output : -50580
signal : 22871552
iteration : 370 Signal: -63  output : -79314
signal : 22871552
iteration : 371 Signal: -57  output : -105228
signal : 22871552
iteration : 372 Signal: -52  output : -128008
signal : 22871552
iteration : 373 Signal: -50  output : -144947
signal : 22871552
iteration : 374 Signal: -51  output : -155731
signal : 22871552
iteration : 375 Signal: -54  output : -161329
signal : 22871552
iteration : 376 Signal: -59  output : -160742
signal : 22871552
iteration : 377 Signal: -66  output : -156871
signal : 22871552
iteration : 378 Signal: -75  output : -151898
signal : 22871552
iteration : 379 Signal: -84  output : -145416
signal : 22871552
iteration : 380 Signal: -92  output : -140599
signal : 22871552
iteration : 381 Signal: -98  output : -138467
signal : 22871552
iteration : 382 Signal: -100  output : -138353
signal : 22871552
iteration : 383 Signal: -95  output : -141786
signal : 22871552
iteration : 384 Signal: -81  output : -147519
signal : 22871552
iteration : 385 Signal: -58  output : -155312
signal : 22871552
iteration : 386 Signal: -25  output : -164254
signal : 22871552
iteration : 387 Signal: 13  output : -171407
signal : 22871552
iteration : 388 Signal: 52  output : -175238
signal : 22871552
iteration : 389 Signal: 84  output : -173470
signal : 22871552
iteration : 390 Signal: 100  output : -163885
signal : 22871552
iteration : 391 Signal: 92  output : -144523
signal : 22871552
iteration : 392 Signal: 59  output : -114774
signal : 22871552
iteration : 393 Signal: 6  output : -76708
signal : 22871552
iteration : 394 Signal: -51  output : -34375
signal : 22871552
iteration : 395 Signal: -91  output : 8058
signal : 22871552
iteration : 396 Signal: -97  output : 42704
signal : 22871552
iteration : 397 Signal: -61  output : 62361
signal : 22871552
iteration : 398 Signal: 6  output : 64104
signal : 22871552
iteration : 399 Signal: 72  output : 46387
signal : 22871552
iteration : 400 Signal: 100  output : 15119
signal : 22871552
iteration : 401 Signal: 70  output : -16406
signal : 22871552
iteration : 402 Signal: -6  output : -36306
signal : 22871552
iteration : 403 Signal: -79  output : -35668
signal : 22871552
iteration : 404 Signal: -97  output : -12613
signal : 22871552
iteration : 405 Signal: -41  output : 20286
signal : 22871552
iteration : 406 Signal: 51  output : 44836
signal : 22871552
iteration : 407 Signal: 100  output : 45246
signal : 22871552
iteration : 408 Signal: 59  output : 16345
signal : 22871552
iteration : 409 Signal: -40  output : -25687
signal : 22871552
iteration : 410 Signal: -100  output : -53513
signal : 22871552
iteration : 411 Signal: -54  output : -48444
signal : 22871552
iteration : 412 Signal: 52  output : -10412
signal : 22871552
iteration : 413 Signal: 99  output : 36963
signal : 22871552
iteration : 414 Signal: 25  output : 58423
signal : 22871552
iteration : 415 Signal: -82  output : 36394
signal : 22871552
iteration : 416 Signal: -81  output : -15637
signal : 22871552
iteration : 417 Signal: 32  output : -56498
signal : 22871552
iteration : 418 Signal: 100  output : -47109
signal : 22871552
iteration : 419 Signal: 18  output : 8047
signal : 22871552
iteration : 420 Signal: -92  output : 57804
signal : 22871552
iteration : 421 Signal: -54  output : 45184
signal : 22871552
iteration : 422 Signal: 75  output : -23225
signal : 22871552
iteration : 423 Signal: 75  output : -65255
signal : 22871552
iteration : 424 Signal: -59  output : -20203
signal : 22871552
iteration : 425 Signal: -85  output : 56464
signal : 22871552
iteration : 426 Signal: 51  output : 49062
signal : 22871552
iteration : 427 Signal: 87  output : -38971
signal : 22871552
iteration : 428 Signal: -52  output : -64683
signal : 22871552
iteration : 429 Signal: -82  output : 24350
signal : 22871552
iteration : 430 Signal: 63  output : 74234
signal : 22871552
iteration : 431 Signal: 70  output : -14736
signal : 22871552
iteration : 432 Signal: -81  output : -80328
signal : 22871552
iteration : 433 Signal: -44  output : 10554
signal : 22871552
iteration : 434 Signal: 97  output : 83436
signal : 22871552
iteration : 435 Signal: 3  output : -10839
signal : 22871552
iteration : 436 Signal: -97  output : -79368
signal : 22871552
iteration : 437 Signal: 50  output : 16613
signal : 22871552
iteration : 438 Signal: 66  output : 67693
signal : 22871552
iteration : 439 Signal: -93  output : -21634
signal : 22871552
iteration : 440 Signal: 0  output : -45836
signal : 22871552
iteration : 441 Signal: 92  output : 18368
signal : 22871552
iteration : 442 Signal: -75  output : 23337
signal : 22871552
iteration : 443 Signal: -26  output : 2395
signal : 22871552
iteration : 444 Signal: 97  output : -15611
signal : 22871552
iteration : 445 Signal: -69  output : -30917
signal : 22871552
iteration : 446 Signal: -25  output : 41332
signal : 22871552
iteration : 447 Signal: 95  output : 37607
signal : 22871552
iteration : 448 Signal: -81  output : -91115
signal : 22871552
iteration : 449 Signal: 2  output : 12529
signal : 22871552
iteration : 450 Signal: 77  output : 110009
signal : 22871552
iteration : 451 Signal: -98  output : -106669
signal : 22871552
iteration : 452 Signal: 52  output : -36559
signal : 22871552
iteration : 453 Signal: 26  output : 150752
signal : 22871552
iteration : 454 Signal: -86  output : -100249
signal : 22871552
iteration : 455 Signal: 98  output : -58091
signal : 22871552
iteration : 456 Signal: -59  output : 156005
signal : 22871552
iteration : 457 Signal: -6  output : -100006
signal : 22871552
iteration : 458 Signal: 66  output : -42070
signal : 22871552
iteration : 459 Signal: -98  output : 134338
signal : 22871552
iteration : 460 Signal: 92  output : -104145
signal : 22871552
iteration : 461 Signal: -57  output : -3911
signal : 22871552
iteration : 462 Signal: 6  output : 94761
signal : 22871552
iteration : 463 Signal: 44  output : -101932
signal : 22871552
iteration : 464 Signal: -81  output : 36372
signal : 22871552
iteration : 465 Signal: 99  output : 44969
signal : 22871552
iteration : 466 Signal: -97  output : -87549
signal : 22871552
iteration : 467 Signal: 79  output : 72174
signal : 22871552
iteration : 468 Signal: -52  output : -19605
signal : 22871552
iteration : 469 Signal: 21  output : -36990
signal : 22871552
iteration : 470 Signal: 10  output : 69660
signal : 22871552
iteration : 471 Signal: -37  output : -70452
signal : 22871552
iteration : 472 Signal: 59  output : 46351
signal : 22871552
iteration : 473 Signal: -75  output : -13072
signal : 22871552
iteration : 474 Signal: 86  output : -16653
signal : 22871552
iteration : 475 Signal: -93  output : 34388
signal : 22871552
iteration : 476 Signal: 97  output : -40251
signal : 22871552
iteration : 477 Signal: -99  output : 37385
signal : 22871552
iteration : 478 Signal: 100  output : -29517
signal : 22871552
iteration : 479 Signal: -100  output : 21531
signal : 22871552
iteration : 480 Signal: 100  output : -15402
signal : 22871552
iteration : 481 Signal: -100  output : 12138
signal : 22871552
iteration : 482 Signal: 100  output : -10672
signal : 22871552
iteration : 483 Signal: -99  output : 10593
signal : 22871552
iteration : 484 Signal: 97  output : -11049
signal : 22871552
iteration : 485 Signal: -93  output : 12244
signal : 22871552
iteration : 486 Signal: 86  output : -12697
signal : 22871552
iteration : 487 Signal: -75  output : 12929
signal : 22871552
iteration : 488 Signal: 59  output : -12239
signal : 22871552
iteration : 489 Signal: -37  output : 11230
signal : 22871552
iteration : 490 Signal: 10  output : -9205
signal : 22871552
iteration : 491 Signal: 21  output : 6720
signal : 22871552
iteration : 492 Signal: -52  output : -2813
signal : 22871552
iteration : 493 Signal: 79  output : -2117
signal : 22871552
iteration : 494 Signal: -97  output : 8119
signal : 22871552
iteration : 495 Signal: 99  output : -14078
signal : 22871552
iteration : 496 Signal: -81  output : 20222
signal : 22871552
iteration : 497 Signal: 44  output : -24748
signal : 22871552
iteration : 498 Signal: 6  output : 27096
signal : 22871552
iteration : 499 Signal: -57  output : -25305
signal : 22871552
iteration : 500 Signal: 92  output : 19507
signal : 22871552
iteration : 501 Signal: -98  output : -10504
signal : 22871552
iteration : 502 Signal: 66  output : -281
signal : 22871552
iteration : 503 Signal: -6  output : 10121
signal : 22871552
iteration : 504 Signal: -59  output : -16388
signal : 22871552
iteration : 505 Signal: 98  output : 18202
signal : 22871552
iteration : 506 Signal: -86  output : -17439
signal : 22871552
iteration : 507 Signal: 26  output : 14819
signal : 22871552
iteration : 508 Signal: 52  output : -14070
signal : 22871552
iteration : 509 Signal: -98  output : 12071
signal : 22871552
iteration : 510 Signal: 77  output : -6228
signal : 22871552
iteration : 511 Signal: 2  output : -9649
signal : 22871552
iteration : 512 Signal: -81  output : 35281
signal : 22871552
iteration : 513 Signal: 95  output : -57500
signal : 22871552
iteration : 514 Signal: -25  output : 55764
signal : 22871552
iteration : 515 Signal: -69  output : -13516
signal : 22871552
iteration : 516 Signal: 97  output : -56699
signal : 22871552
iteration : 517 Signal: -26  output : 111381
signal : 22871552
iteration : 518 Signal: -75  output : -97006
signal : 22871552
iteration : 519 Signal: 92  output : 3620
signal : 22871552
iteration : 520 Signal: 0  output : 112661
signal : 22871552
iteration : 521 Signal: -93  output : -151643
signal : 22871552
iteration : 522 Signal: 66  output : 64644
signal : 22871552
iteration : 523 Signal: 50  output : 85842
signal : 22871552
iteration : 524 Signal: -97  output : -162117
signal : 22871552
iteration : 525 Signal: 3  output : 85710
signal : 22871552
iteration : 526 Signal: 97  output : 67347
signal : 22871552
iteration : 527 Signal: -44  output : -140180
signal : 22871552
iteration : 528 Signal: -81  output : 66384
signal : 22871552
iteration : 529 Signal: 70  output : 57308
signal : 22871552
iteration : 530 Signal: 63  output : -97444
signal : 22871552
iteration : 531 Signal: -82  output : 36887
signal : 22871552
iteration : 532 Signal: -52  output : 36303
signal : 22871552
iteration : 533 Signal: 87  output : -58499
signal : 22871552
iteration : 534 Signal: 51  output : 36025
signal : 22871552
iteration : 535 Signal: -85  output : 17454
signal : 22871552
iteration : 536 Signal: -59  output : -67602
signal : 22871552
iteration : 537 Signal: 75  output : 41365
signal : 22871552
iteration : 538 Signal: 75  output : 60448
signal : 22871552
iteration : 539 Signal: -54  output : -84488
signal : 22871552
iteration : 540 Signal: -92  output : -35423
signal : 22871552
iteration : 541 Signal: 18  output : 106502
signal : 22871552
iteration : 542 Signal: 100  output : 14844
signal : 22871552
iteration : 543 Signal: 32  output : -110412
signal : 22871552
iteration : 544 Signal: -81  output : -6655
signal : 22871552
iteration : 545 Signal: -82  output : 105243
signal : 22871552
iteration : 546 Signal: 25  output : 12004
signal : 22871552
iteration : 547 Signal: 99  output : -92700
signal : 22871552
iteration : 548 Signal: 52  output : -25189
signal : 22871552
iteration : 549 Signal: -54  output : 74083
signal : 22871552
iteration : 550 Signal: -100  output : 41941
signal : 22871552
iteration : 551 Signal: -40  output : -47042
signal : 22871552
iteration : 552 Signal: 59  output : -54413
signal : 22871552
iteration : 553 Signal: 100  output : 11413
signal : 22871552
iteration : 554 Signal: 51  output : 51655
signal : 22871552
iteration : 555 Signal: -41  output : 24911
signal : 22871552
iteration : 556 Signal: -97  output : -25726
signal : 22871552
iteration : 557 Signal: -79  output : -45516
signal : 22871552
iteration : 558 Signal: -6  output : -19883
signal : 22871552
iteration : 559 Signal: 70  output : 25357
signal : 22871552
iteration : 560 Signal: 100  output : 49526
signal : 22871552
iteration : 561 Signal: 72  output : 29737
signal : 22871552
iteration : 562 Signal: 6  output : -20178
signal : 22871552
iteration : 563 Signal: -61  output : -57442
signal : 22871552
iteration : 564 Signal: -97  output : -49109
signal : 22871552
iteration : 565 Signal: -91  output : 6
signal : 22871552
iteration : 566 Signal: -51  output : 53110
signal : 22871552
iteration : 567 Signal: 6  output : 70606
signal : 22871552
iteration : 568 Signal: 59  output : 42297
signal : 22871552
iteration : 569 Signal: 92  output : -12931
signal : 22871552
iteration : 570 Signal: 100  output : -60899
signal : 22871552
iteration : 571 Signal: 84  output : -75392
signal : 22871552
iteration : 572 Signal: 52  output : -55656
signal : 22871552
iteration : 573 Signal: 13  output : -14857
signal : 22871552
iteration : 574 Signal: -25  output : 28565
signal : 22871552
iteration : 575 Signal: -58  output : 59272
signal : 22871552
iteration : 576 Signal: -81  output : 73403
signal : 22871552
iteration : 577 Signal: -95  output : 71909
signal : 22871552
iteration : 578 Signal: -100  output : 57725
signal : 22871552
iteration : 579 Signal: -98  output : 37784
signal : 22871552
iteration : 580 Signal: -92  output : 14115
signal : 22871552
iteration : 581 Signal: -84  output : -13098
signal : 22871552
iteration : 582 Signal: -75  output : -41281
signal : 22871552
iteration : 583 Signal: -66  output : -69659
signal : 22871552
iteration : 584 Signal: -59  output : -97441
signal : 22871552
iteration : 585 Signal: -54  output : -121121
signal : 22871552
iteration : 586 Signal: -51  output : -139530
signal : 22871552
iteration : 587 Signal: -50  output : -152921
signal : 22871552
iteration : 588 Signal: -52  output : -159825
signal : 22871552
iteration : 589 Signal: -57  output : -161455
signal : 22871552
iteration : 590 Signal: -63  output : -158995
signal : 22871552
iteration : 591 Signal: -72  output : -153612
signal : 22871552
iteration : 592 Signal: -81  output : -147751
signal : 22871552
iteration : 593 Signal: -90  output : -142400
signal : 22871552
iteration : 594 Signal: -97  output : -138647
signal : 22871552
iteration : 595 Signal: -100  output : -137599
signal : 22871552
iteration : 596 Signal: -97  output : -139936
signal : 22871552
iteration : 597 Signal: -87  output : -145355
signal : 22871552
iteration : 598 Signal: -66  output : -152919
signal : 22871552
iteration : 599 Signal: -37  output : -161078
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************

E:\Tapped_FIR\Tapped_fir\solution1\sim\verilog>set PATH= 

E:\Tapped_FIR\Tapped_fir\solution1\sim\verilog>call E:/Vivado/2020.2/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib "ieee_proposed=./ieee_proposed" -s fir -debug wave 
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s fir -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir_fir_int_int_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_int_int_c_rom
INFO: [VRFC 10-311] analyzing module fir_fir_int_int_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir_mul_11s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_11s_32s_32_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module fir_mul_11s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir_mul_32s_7ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_32s_7ns_32_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module fir_mul_32s_7ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_fir_int_int_c_rom
Compiling module xil_defaultlib.fir_fir_int_int_c(DataWidth=32,A...
Compiling module xil_defaultlib.fir_mul_32s_7ns_32_1_1_Multiplie...
Compiling module xil_defaultlib.fir_mul_32s_7ns_32_1_1(ID=1,NUM_...
Compiling module xil_defaultlib.fir_mul_11s_32s_32_1_1_Multiplie...
Compiling module xil_defaultlib.fir_mul_11s_32s_32_1_1(ID=1,NUM_...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 21 11:30:02 2025...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -view {{fir_dataflow_ana.wcfg}} -tclbatch {fir.tcl} -protoinst {fir.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file fir.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_fir_top/AESL_inst_fir//AESL_inst_fir_activity
Time resolution is 1 ps
open_wave_config fir_dataflow_ana.wcfg
source fir.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/y_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/AESL_inst_fir/y -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x_group [add_wave_group x(wire) -into $cinputgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/x -into $x_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_start -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_done -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_top/AESL_inst_fir/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_top/AESL_inst_fir/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_top/LENGTH_x -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_fir_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_fir_top/y -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]
## add_wave /apatb_fir_top/x -into $tb_x_group -radix hex
## save_wave_config fir.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 600 [0.00%] @ "125000"
// RTL Simulation : 1 / 600 [100.00%] @ "545000"
// RTL Simulation : 2 / 600 [100.00%] @ "955000"
// RTL Simulation : 3 / 600 [100.00%] @ "1365000"
// RTL Simulation : 4 / 600 [100.00%] @ "1775000"
// RTL Simulation : 5 / 600 [100.00%] @ "2185000"
// RTL Simulation : 6 / 600 [100.00%] @ "2595000"
// RTL Simulation : 7 / 600 [100.00%] @ "3005000"
// RTL Simulation : 8 / 600 [100.00%] @ "3415000"
// RTL Simulation : 9 / 600 [100.00%] @ "3825000"
// RTL Simulation : 10 / 600 [100.00%] @ "4235000"
// RTL Simulation : 11 / 600 [100.00%] @ "4645000"
// RTL Simulation : 12 / 600 [100.00%] @ "5055000"
// RTL Simulation : 13 / 600 [100.00%] @ "5465000"
// RTL Simulation : 14 / 600 [100.00%] @ "5875000"
// RTL Simulation : 15 / 600 [100.00%] @ "6285000"
// RTL Simulation : 16 / 600 [100.00%] @ "6695000"
// RTL Simulation : 17 / 600 [100.00%] @ "7105000"
// RTL Simulation : 18 / 600 [100.00%] @ "7515000"
// RTL Simulation : 19 / 600 [100.00%] @ "7925000"
// RTL Simulation : 20 / 600 [100.00%] @ "8335000"
// RTL Simulation : 21 / 600 [100.00%] @ "8745000"
// RTL Simulation : 22 / 600 [100.00%] @ "9155000"
// RTL Simulation : 23 / 600 [100.00%] @ "9565000"
// RTL Simulation : 24 / 600 [100.00%] @ "9975000"
// RTL Simulation : 25 / 600 [100.00%] @ "10385000"
// RTL Simulation : 26 / 600 [100.00%] @ "10795000"
// RTL Simulation : 27 / 600 [100.00%] @ "11205000"
// RTL Simulation : 28 / 600 [100.00%] @ "11615000"
// RTL Simulation : 29 / 600 [100.00%] @ "12025000"
// RTL Simulation : 30 / 600 [100.00%] @ "12435000"
// RTL Simulation : 31 / 600 [100.00%] @ "12845000"
// RTL Simulation : 32 / 600 [100.00%] @ "13255000"
// RTL Simulation : 33 / 600 [100.00%] @ "13665000"
// RTL Simulation : 34 / 600 [100.00%] @ "14075000"
// RTL Simulation : 35 / 600 [100.00%] @ "14485000"
// RTL Simulation : 36 / 600 [100.00%] @ "14895000"
// RTL Simulation : 37 / 600 [100.00%] @ "15305000"
// RTL Simulation : 38 / 600 [100.00%] @ "15715000"
// RTL Simulation : 39 / 600 [100.00%] @ "16125000"
// RTL Simulation : 40 / 600 [100.00%] @ "16535000"
// RTL Simulation : 41 / 600 [100.00%] @ "16945000"
// RTL Simulation : 42 / 600 [100.00%] @ "17355000"
// RTL Simulation : 43 / 600 [100.00%] @ "17765000"
// RTL Simulation : 44 / 600 [100.00%] @ "18175000"
// RTL Simulation : 45 / 600 [100.00%] @ "18585000"
// RTL Simulation : 46 / 600 [100.00%] @ "18995000"
// RTL Simulation : 47 / 600 [100.00%] @ "19405000"
// RTL Simulation : 48 / 600 [100.00%] @ "19815000"
// RTL Simulation : 49 / 600 [100.00%] @ "20225000"
// RTL Simulation : 50 / 600 [100.00%] @ "20635000"
// RTL Simulation : 51 / 600 [100.00%] @ "21045000"
// RTL Simulation : 52 / 600 [100.00%] @ "21455000"
// RTL Simulation : 53 / 600 [100.00%] @ "21865000"
// RTL Simulation : 54 / 600 [100.00%] @ "22275000"
// RTL Simulation : 55 / 600 [100.00%] @ "22685000"
// RTL Simulation : 56 / 600 [100.00%] @ "23095000"
// RTL Simulation : 57 / 600 [100.00%] @ "23505000"
// RTL Simulation : 58 / 600 [100.00%] @ "23915000"
// RTL Simulation : 59 / 600 [100.00%] @ "24325000"
// RTL Simulation : 60 / 600 [100.00%] @ "24735000"
// RTL Simulation : 61 / 600 [100.00%] @ "25145000"
// RTL Simulation : 62 / 600 [100.00%] @ "25555000"
// RTL Simulation : 63 / 600 [100.00%] @ "25965000"
// RTL Simulation : 64 / 600 [100.00%] @ "26375000"
// RTL Simulation : 65 / 600 [100.00%] @ "26785000"
// RTL Simulation : 66 / 600 [100.00%] @ "27195000"
// RTL Simulation : 67 / 600 [100.00%] @ "27605000"
// RTL Simulation : 68 / 600 [100.00%] @ "28015000"
// RTL Simulation : 69 / 600 [100.00%] @ "28425000"
// RTL Simulation : 70 / 600 [100.00%] @ "28835000"
// RTL Simulation : 71 / 600 [100.00%] @ "29245000"
// RTL Simulation : 72 / 600 [100.00%] @ "29655000"
// RTL Simulation : 73 / 600 [100.00%] @ "30065000"
// RTL Simulation : 74 / 600 [100.00%] @ "30475000"
// RTL Simulation : 75 / 600 [100.00%] @ "30885000"
// RTL Simulation : 76 / 600 [100.00%] @ "31295000"
// RTL Simulation : 77 / 600 [100.00%] @ "31705000"
// RTL Simulation : 78 / 600 [100.00%] @ "32115000"
// RTL Simulation : 79 / 600 [100.00%] @ "32525000"
// RTL Simulation : 80 / 600 [100.00%] @ "32935000"
// RTL Simulation : 81 / 600 [100.00%] @ "33345000"
// RTL Simulation : 82 / 600 [100.00%] @ "33755000"
// RTL Simulation : 83 / 600 [100.00%] @ "34165000"
// RTL Simulation : 84 / 600 [100.00%] @ "34575000"
// RTL Simulation : 85 / 600 [100.00%] @ "34985000"
// RTL Simulation : 86 / 600 [100.00%] @ "35395000"
// RTL Simulation : 87 / 600 [100.00%] @ "35805000"
// RTL Simulation : 88 / 600 [100.00%] @ "36215000"
// RTL Simulation : 89 / 600 [100.00%] @ "36625000"
// RTL Simulation : 90 / 600 [100.00%] @ "37035000"
// RTL Simulation : 91 / 600 [100.00%] @ "37445000"
// RTL Simulation : 92 / 600 [100.00%] @ "37855000"
// RTL Simulation : 93 / 600 [100.00%] @ "38265000"
// RTL Simulation : 94 / 600 [100.00%] @ "38675000"
// RTL Simulation : 95 / 600 [100.00%] @ "39085000"
// RTL Simulation : 96 / 600 [100.00%] @ "39495000"
// RTL Simulation : 97 / 600 [100.00%] @ "39905000"
// RTL Simulation : 98 / 600 [100.00%] @ "40315000"
// RTL Simulation : 99 / 600 [100.00%] @ "40725000"
// RTL Simulation : 100 / 600 [100.00%] @ "41135000"
// RTL Simulation : 101 / 600 [100.00%] @ "41545000"
// RTL Simulation : 102 / 600 [100.00%] @ "41955000"
// RTL Simulation : 103 / 600 [100.00%] @ "42365000"
// RTL Simulation : 104 / 600 [100.00%] @ "42775000"
// RTL Simulation : 105 / 600 [100.00%] @ "43185000"
// RTL Simulation : 106 / 600 [100.00%] @ "43595000"
// RTL Simulation : 107 / 600 [100.00%] @ "44005000"
// RTL Simulation : 108 / 600 [100.00%] @ "44415000"
// RTL Simulation : 109 / 600 [100.00%] @ "44825000"
// RTL Simulation : 110 / 600 [100.00%] @ "45235000"
// RTL Simulation : 111 / 600 [100.00%] @ "45645000"
// RTL Simulation : 112 / 600 [100.00%] @ "46055000"
// RTL Simulation : 113 / 600 [100.00%] @ "46465000"
// RTL Simulation : 114 / 600 [100.00%] @ "46875000"
// RTL Simulation : 115 / 600 [100.00%] @ "47285000"
// RTL Simulation : 116 / 600 [100.00%] @ "47695000"
// RTL Simulation : 117 / 600 [100.00%] @ "48105000"
// RTL Simulation : 118 / 600 [100.00%] @ "48515000"
// RTL Simulation : 119 / 600 [100.00%] @ "48925000"
// RTL Simulation : 120 / 600 [100.00%] @ "49335000"
// RTL Simulation : 121 / 600 [100.00%] @ "49745000"
// RTL Simulation : 122 / 600 [100.00%] @ "50155000"
// RTL Simulation : 123 / 600 [100.00%] @ "50565000"
// RTL Simulation : 124 / 600 [100.00%] @ "50975000"
// RTL Simulation : 125 / 600 [100.00%] @ "51385000"
// RTL Simulation : 126 / 600 [100.00%] @ "51795000"
// RTL Simulation : 127 / 600 [100.00%] @ "52205000"
// RTL Simulation : 128 / 600 [100.00%] @ "52615000"
// RTL Simulation : 129 / 600 [100.00%] @ "53025000"
// RTL Simulation : 130 / 600 [100.00%] @ "53435000"
// RTL Simulation : 131 / 600 [100.00%] @ "53845000"
// RTL Simulation : 132 / 600 [100.00%] @ "54255000"
// RTL Simulation : 133 / 600 [100.00%] @ "54665000"
// RTL Simulation : 134 / 600 [100.00%] @ "55075000"
// RTL Simulation : 135 / 600 [100.00%] @ "55485000"
// RTL Simulation : 136 / 600 [100.00%] @ "55895000"
// RTL Simulation : 137 / 600 [100.00%] @ "56305000"
// RTL Simulation : 138 / 600 [100.00%] @ "56715000"
// RTL Simulation : 139 / 600 [100.00%] @ "57125000"
// RTL Simulation : 140 / 600 [100.00%] @ "57535000"
// RTL Simulation : 141 / 600 [100.00%] @ "57945000"
// RTL Simulation : 142 / 600 [100.00%] @ "58355000"
// RTL Simulation : 143 / 600 [100.00%] @ "58765000"
// RTL Simulation : 144 / 600 [100.00%] @ "59175000"
// RTL Simulation : 145 / 600 [100.00%] @ "59585000"
// RTL Simulation : 146 / 600 [100.00%] @ "59995000"
// RTL Simulation : 147 / 600 [100.00%] @ "60405000"
// RTL Simulation : 148 / 600 [100.00%] @ "60815000"
// RTL Simulation : 149 / 600 [100.00%] @ "61225000"
// RTL Simulation : 150 / 600 [100.00%] @ "61635000"
// RTL Simulation : 151 / 600 [100.00%] @ "62045000"
// RTL Simulation : 152 / 600 [100.00%] @ "62455000"
// RTL Simulation : 153 / 600 [100.00%] @ "62865000"
// RTL Simulation : 154 / 600 [100.00%] @ "63275000"
// RTL Simulation : 155 / 600 [100.00%] @ "63685000"
// RTL Simulation : 156 / 600 [100.00%] @ "64095000"
// RTL Simulation : 157 / 600 [100.00%] @ "64505000"
// RTL Simulation : 158 / 600 [100.00%] @ "64915000"
// RTL Simulation : 159 / 600 [100.00%] @ "65325000"
// RTL Simulation : 160 / 600 [100.00%] @ "65735000"
// RTL Simulation : 161 / 600 [100.00%] @ "66145000"
// RTL Simulation : 162 / 600 [100.00%] @ "66555000"
// RTL Simulation : 163 / 600 [100.00%] @ "66965000"
// RTL Simulation : 164 / 600 [100.00%] @ "67375000"
// RTL Simulation : 165 / 600 [100.00%] @ "67785000"
// RTL Simulation : 166 / 600 [100.00%] @ "68195000"
// RTL Simulation : 167 / 600 [100.00%] @ "68605000"
// RTL Simulation : 168 / 600 [100.00%] @ "69015000"
// RTL Simulation : 169 / 600 [100.00%] @ "69425000"
// RTL Simulation : 170 / 600 [100.00%] @ "69835000"
// RTL Simulation : 171 / 600 [100.00%] @ "70245000"
// RTL Simulation : 172 / 600 [100.00%] @ "70655000"
// RTL Simulation : 173 / 600 [100.00%] @ "71065000"
// RTL Simulation : 174 / 600 [100.00%] @ "71475000"
// RTL Simulation : 175 / 600 [100.00%] @ "71885000"
// RTL Simulation : 176 / 600 [100.00%] @ "72295000"
// RTL Simulation : 177 / 600 [100.00%] @ "72705000"
// RTL Simulation : 178 / 600 [100.00%] @ "73115000"
// RTL Simulation : 179 / 600 [100.00%] @ "73525000"
// RTL Simulation : 180 / 600 [100.00%] @ "73935000"
// RTL Simulation : 181 / 600 [100.00%] @ "74345000"
// RTL Simulation : 182 / 600 [100.00%] @ "74755000"
// RTL Simulation : 183 / 600 [100.00%] @ "75165000"
// RTL Simulation : 184 / 600 [100.00%] @ "75575000"
// RTL Simulation : 185 / 600 [100.00%] @ "75985000"
// RTL Simulation : 186 / 600 [100.00%] @ "76395000"
// RTL Simulation : 187 / 600 [100.00%] @ "76805000"
// RTL Simulation : 188 / 600 [100.00%] @ "77215000"
// RTL Simulation : 189 / 600 [100.00%] @ "77625000"
// RTL Simulation : 190 / 600 [100.00%] @ "78035000"
// RTL Simulation : 191 / 600 [100.00%] @ "78445000"
// RTL Simulation : 192 / 600 [100.00%] @ "78855000"
// RTL Simulation : 193 / 600 [100.00%] @ "79265000"
// RTL Simulation : 194 / 600 [100.00%] @ "79675000"
// RTL Simulation : 195 / 600 [100.00%] @ "80085000"
// RTL Simulation : 196 / 600 [100.00%] @ "80495000"
// RTL Simulation : 197 / 600 [100.00%] @ "80905000"
// RTL Simulation : 198 / 600 [100.00%] @ "81315000"
// RTL Simulation : 199 / 600 [100.00%] @ "81725000"
// RTL Simulation : 200 / 600 [100.00%] @ "82135000"
// RTL Simulation : 201 / 600 [100.00%] @ "82545000"
// RTL Simulation : 202 / 600 [100.00%] @ "82955000"
// RTL Simulation : 203 / 600 [100.00%] @ "83365000"
// RTL Simulation : 204 / 600 [100.00%] @ "83775000"
// RTL Simulation : 205 / 600 [100.00%] @ "84185000"
// RTL Simulation : 206 / 600 [100.00%] @ "84595000"
// RTL Simulation : 207 / 600 [100.00%] @ "85005000"
// RTL Simulation : 208 / 600 [100.00%] @ "85415000"
// RTL Simulation : 209 / 600 [100.00%] @ "85825000"
// RTL Simulation : 210 / 600 [100.00%] @ "86235000"
// RTL Simulation : 211 / 600 [100.00%] @ "86645000"
// RTL Simulation : 212 / 600 [100.00%] @ "87055000"
// RTL Simulation : 213 / 600 [100.00%] @ "87465000"
// RTL Simulation : 214 / 600 [100.00%] @ "87875000"
// RTL Simulation : 215 / 600 [100.00%] @ "88285000"
// RTL Simulation : 216 / 600 [100.00%] @ "88695000"
// RTL Simulation : 217 / 600 [100.00%] @ "89105000"
// RTL Simulation : 218 / 600 [100.00%] @ "89515000"
// RTL Simulation : 219 / 600 [100.00%] @ "89925000"
// RTL Simulation : 220 / 600 [100.00%] @ "90335000"
// RTL Simulation : 221 / 600 [100.00%] @ "90745000"
// RTL Simulation : 222 / 600 [100.00%] @ "91155000"
// RTL Simulation : 223 / 600 [100.00%] @ "91565000"
// RTL Simulation : 224 / 600 [100.00%] @ "91975000"
// RTL Simulation : 225 / 600 [100.00%] @ "92385000"
// RTL Simulation : 226 / 600 [100.00%] @ "92795000"
// RTL Simulation : 227 / 600 [100.00%] @ "93205000"
// RTL Simulation : 228 / 600 [100.00%] @ "93615000"
// RTL Simulation : 229 / 600 [100.00%] @ "94025000"
// RTL Simulation : 230 / 600 [100.00%] @ "94435000"
// RTL Simulation : 231 / 600 [100.00%] @ "94845000"
// RTL Simulation : 232 / 600 [100.00%] @ "95255000"
// RTL Simulation : 233 / 600 [100.00%] @ "95665000"
// RTL Simulation : 234 / 600 [100.00%] @ "96075000"
// RTL Simulation : 235 / 600 [100.00%] @ "96485000"
// RTL Simulation : 236 / 600 [100.00%] @ "96895000"
// RTL Simulation : 237 / 600 [100.00%] @ "97305000"
// RTL Simulation : 238 / 600 [100.00%] @ "97715000"
// RTL Simulation : 239 / 600 [100.00%] @ "98125000"
// RTL Simulation : 240 / 600 [100.00%] @ "98535000"
// RTL Simulation : 241 / 600 [100.00%] @ "98945000"
// RTL Simulation : 242 / 600 [100.00%] @ "99355000"
// RTL Simulation : 243 / 600 [100.00%] @ "99765000"
// RTL Simulation : 244 / 600 [100.00%] @ "100175000"
// RTL Simulation : 245 / 600 [100.00%] @ "100585000"
// RTL Simulation : 246 / 600 [100.00%] @ "100995000"
// RTL Simulation : 247 / 600 [100.00%] @ "101405000"
// RTL Simulation : 248 / 600 [100.00%] @ "101815000"
// RTL Simulation : 249 / 600 [100.00%] @ "102225000"
// RTL Simulation : 250 / 600 [100.00%] @ "102635000"
// RTL Simulation : 251 / 600 [100.00%] @ "103045000"
// RTL Simulation : 252 / 600 [100.00%] @ "103455000"
// RTL Simulation : 253 / 600 [100.00%] @ "103865000"
// RTL Simulation : 254 / 600 [100.00%] @ "104275000"
// RTL Simulation : 255 / 600 [100.00%] @ "104685000"
// RTL Simulation : 256 / 600 [100.00%] @ "105095000"
// RTL Simulation : 257 / 600 [100.00%] @ "105505000"
// RTL Simulation : 258 / 600 [100.00%] @ "105915000"
// RTL Simulation : 259 / 600 [100.00%] @ "106325000"
// RTL Simulation : 260 / 600 [100.00%] @ "106735000"
// RTL Simulation : 261 / 600 [100.00%] @ "107145000"
// RTL Simulation : 262 / 600 [100.00%] @ "107555000"
// RTL Simulation : 263 / 600 [100.00%] @ "107965000"
// RTL Simulation : 264 / 600 [100.00%] @ "108375000"
// RTL Simulation : 265 / 600 [100.00%] @ "108785000"
// RTL Simulation : 266 / 600 [100.00%] @ "109195000"
// RTL Simulation : 267 / 600 [100.00%] @ "109605000"
// RTL Simulation : 268 / 600 [100.00%] @ "110015000"
// RTL Simulation : 269 / 600 [100.00%] @ "110425000"
// RTL Simulation : 270 / 600 [100.00%] @ "110835000"
// RTL Simulation : 271 / 600 [100.00%] @ "111245000"
// RTL Simulation : 272 / 600 [100.00%] @ "111655000"
// RTL Simulation : 273 / 600 [100.00%] @ "112065000"
// RTL Simulation : 274 / 600 [100.00%] @ "112475000"
// RTL Simulation : 275 / 600 [100.00%] @ "112885000"
// RTL Simulation : 276 / 600 [100.00%] @ "113295000"
// RTL Simulation : 277 / 600 [100.00%] @ "113705000"
// RTL Simulation : 278 / 600 [100.00%] @ "114115000"
// RTL Simulation : 279 / 600 [100.00%] @ "114525000"
// RTL Simulation : 280 / 600 [100.00%] @ "114935000"
// RTL Simulation : 281 / 600 [100.00%] @ "115345000"
// RTL Simulation : 282 / 600 [100.00%] @ "115755000"
// RTL Simulation : 283 / 600 [100.00%] @ "116165000"
// RTL Simulation : 284 / 600 [100.00%] @ "116575000"
// RTL Simulation : 285 / 600 [100.00%] @ "116985000"
// RTL Simulation : 286 / 600 [100.00%] @ "117395000"
// RTL Simulation : 287 / 600 [100.00%] @ "117805000"
// RTL Simulation : 288 / 600 [100.00%] @ "118215000"
// RTL Simulation : 289 / 600 [100.00%] @ "118625000"
// RTL Simulation : 290 / 600 [100.00%] @ "119035000"
// RTL Simulation : 291 / 600 [100.00%] @ "119445000"
// RTL Simulation : 292 / 600 [100.00%] @ "119855000"
// RTL Simulation : 293 / 600 [100.00%] @ "120265000"
// RTL Simulation : 294 / 600 [100.00%] @ "120675000"
// RTL Simulation : 295 / 600 [100.00%] @ "121085000"
// RTL Simulation : 296 / 600 [100.00%] @ "121495000"
// RTL Simulation : 297 / 600 [100.00%] @ "121905000"
// RTL Simulation : 298 / 600 [100.00%] @ "122315000"
// RTL Simulation : 299 / 600 [100.00%] @ "122725000"
// RTL Simulation : 300 / 600 [100.00%] @ "123135000"
// RTL Simulation : 301 / 600 [100.00%] @ "123545000"
// RTL Simulation : 302 / 600 [100.00%] @ "123955000"
// RTL Simulation : 303 / 600 [100.00%] @ "124365000"
// RTL Simulation : 304 / 600 [100.00%] @ "124775000"
// RTL Simulation : 305 / 600 [100.00%] @ "125185000"
// RTL Simulation : 306 / 600 [100.00%] @ "125595000"
// RTL Simulation : 307 / 600 [100.00%] @ "126005000"
// RTL Simulation : 308 / 600 [100.00%] @ "126415000"
// RTL Simulation : 309 / 600 [100.00%] @ "126825000"
// RTL Simulation : 310 / 600 [100.00%] @ "127235000"
// RTL Simulation : 311 / 600 [100.00%] @ "127645000"
// RTL Simulation : 312 / 600 [100.00%] @ "128055000"
// RTL Simulation : 313 / 600 [100.00%] @ "128465000"
// RTL Simulation : 314 / 600 [100.00%] @ "128875000"
// RTL Simulation : 315 / 600 [100.00%] @ "129285000"
// RTL Simulation : 316 / 600 [100.00%] @ "129695000"
// RTL Simulation : 317 / 600 [100.00%] @ "130105000"
// RTL Simulation : 318 / 600 [100.00%] @ "130515000"
// RTL Simulation : 319 / 600 [100.00%] @ "130925000"
// RTL Simulation : 320 / 600 [100.00%] @ "131335000"
// RTL Simulation : 321 / 600 [100.00%] @ "131745000"
// RTL Simulation : 322 / 600 [100.00%] @ "132155000"
// RTL Simulation : 323 / 600 [100.00%] @ "132565000"
// RTL Simulation : 324 / 600 [100.00%] @ "132975000"
// RTL Simulation : 325 / 600 [100.00%] @ "133385000"
// RTL Simulation : 326 / 600 [100.00%] @ "133795000"
// RTL Simulation : 327 / 600 [100.00%] @ "134205000"
// RTL Simulation : 328 / 600 [100.00%] @ "134615000"
// RTL Simulation : 329 / 600 [100.00%] @ "135025000"
// RTL Simulation : 330 / 600 [100.00%] @ "135435000"
// RTL Simulation : 331 / 600 [100.00%] @ "135845000"
// RTL Simulation : 332 / 600 [100.00%] @ "136255000"
// RTL Simulation : 333 / 600 [100.00%] @ "136665000"
// RTL Simulation : 334 / 600 [100.00%] @ "137075000"
// RTL Simulation : 335 / 600 [100.00%] @ "137485000"
// RTL Simulation : 336 / 600 [100.00%] @ "137895000"
// RTL Simulation : 337 / 600 [100.00%] @ "138305000"
// RTL Simulation : 338 / 600 [100.00%] @ "138715000"
// RTL Simulation : 339 / 600 [100.00%] @ "139125000"
// RTL Simulation : 340 / 600 [100.00%] @ "139535000"
// RTL Simulation : 341 / 600 [100.00%] @ "139945000"
// RTL Simulation : 342 / 600 [100.00%] @ "140355000"
// RTL Simulation : 343 / 600 [100.00%] @ "140765000"
// RTL Simulation : 344 / 600 [100.00%] @ "141175000"
// RTL Simulation : 345 / 600 [100.00%] @ "141585000"
// RTL Simulation : 346 / 600 [100.00%] @ "141995000"
// RTL Simulation : 347 / 600 [100.00%] @ "142405000"
// RTL Simulation : 348 / 600 [100.00%] @ "142815000"
// RTL Simulation : 349 / 600 [100.00%] @ "143225000"
// RTL Simulation : 350 / 600 [100.00%] @ "143635000"
// RTL Simulation : 351 / 600 [100.00%] @ "144045000"
// RTL Simulation : 352 / 600 [100.00%] @ "144455000"
// RTL Simulation : 353 / 600 [100.00%] @ "144865000"
// RTL Simulation : 354 / 600 [100.00%] @ "145275000"
// RTL Simulation : 355 / 600 [100.00%] @ "145685000"
// RTL Simulation : 356 / 600 [100.00%] @ "146095000"
// RTL Simulation : 357 / 600 [100.00%] @ "146505000"
// RTL Simulation : 358 / 600 [100.00%] @ "146915000"
// RTL Simulation : 359 / 600 [100.00%] @ "147325000"
// RTL Simulation : 360 / 600 [100.00%] @ "147735000"
// RTL Simulation : 361 / 600 [100.00%] @ "148145000"
// RTL Simulation : 362 / 600 [100.00%] @ "148555000"
// RTL Simulation : 363 / 600 [100.00%] @ "148965000"
// RTL Simulation : 364 / 600 [100.00%] @ "149375000"
// RTL Simulation : 365 / 600 [100.00%] @ "149785000"
// RTL Simulation : 366 / 600 [100.00%] @ "150195000"
// RTL Simulation : 367 / 600 [100.00%] @ "150605000"
// RTL Simulation : 368 / 600 [100.00%] @ "151015000"
// RTL Simulation : 369 / 600 [100.00%] @ "151425000"
// RTL Simulation : 370 / 600 [100.00%] @ "151835000"
// RTL Simulation : 371 / 600 [100.00%] @ "152245000"
// RTL Simulation : 372 / 600 [100.00%] @ "152655000"
// RTL Simulation : 373 / 600 [100.00%] @ "153065000"
// RTL Simulation : 374 / 600 [100.00%] @ "153475000"
// RTL Simulation : 375 / 600 [100.00%] @ "153885000"
// RTL Simulation : 376 / 600 [100.00%] @ "154295000"
// RTL Simulation : 377 / 600 [100.00%] @ "154705000"
// RTL Simulation : 378 / 600 [100.00%] @ "155115000"
// RTL Simulation : 379 / 600 [100.00%] @ "155525000"
// RTL Simulation : 380 / 600 [100.00%] @ "155935000"
// RTL Simulation : 381 / 600 [100.00%] @ "156345000"
// RTL Simulation : 382 / 600 [100.00%] @ "156755000"
// RTL Simulation : 383 / 600 [100.00%] @ "157165000"
// RTL Simulation : 384 / 600 [100.00%] @ "157575000"
// RTL Simulation : 385 / 600 [100.00%] @ "157985000"
// RTL Simulation : 386 / 600 [100.00%] @ "158395000"
// RTL Simulation : 387 / 600 [100.00%] @ "158805000"
// RTL Simulation : 388 / 600 [100.00%] @ "159215000"
// RTL Simulation : 389 / 600 [100.00%] @ "159625000"
// RTL Simulation : 390 / 600 [100.00%] @ "160035000"
// RTL Simulation : 391 / 600 [100.00%] @ "160445000"
// RTL Simulation : 392 / 600 [100.00%] @ "160855000"
// RTL Simulation : 393 / 600 [100.00%] @ "161265000"
// RTL Simulation : 394 / 600 [100.00%] @ "161675000"
// RTL Simulation : 395 / 600 [100.00%] @ "162085000"
// RTL Simulation : 396 / 600 [100.00%] @ "162495000"
// RTL Simulation : 397 / 600 [100.00%] @ "162905000"
// RTL Simulation : 398 / 600 [100.00%] @ "163315000"
// RTL Simulation : 399 / 600 [100.00%] @ "163725000"
// RTL Simulation : 400 / 600 [100.00%] @ "164135000"
// RTL Simulation : 401 / 600 [100.00%] @ "164545000"
// RTL Simulation : 402 / 600 [100.00%] @ "164955000"
// RTL Simulation : 403 / 600 [100.00%] @ "165365000"
// RTL Simulation : 404 / 600 [100.00%] @ "165775000"
// RTL Simulation : 405 / 600 [100.00%] @ "166185000"
// RTL Simulation : 406 / 600 [100.00%] @ "166595000"
// RTL Simulation : 407 / 600 [100.00%] @ "167005000"
// RTL Simulation : 408 / 600 [100.00%] @ "167415000"
// RTL Simulation : 409 / 600 [100.00%] @ "167825000"
// RTL Simulation : 410 / 600 [100.00%] @ "168235000"
// RTL Simulation : 411 / 600 [100.00%] @ "168645000"
// RTL Simulation : 412 / 600 [100.00%] @ "169055000"
// RTL Simulation : 413 / 600 [100.00%] @ "169465000"
// RTL Simulation : 414 / 600 [100.00%] @ "169875000"
// RTL Simulation : 415 / 600 [100.00%] @ "170285000"
// RTL Simulation : 416 / 600 [100.00%] @ "170695000"
// RTL Simulation : 417 / 600 [100.00%] @ "171105000"
// RTL Simulation : 418 / 600 [100.00%] @ "171515000"
// RTL Simulation : 419 / 600 [100.00%] @ "171925000"
// RTL Simulation : 420 / 600 [100.00%] @ "172335000"
// RTL Simulation : 421 / 600 [100.00%] @ "172745000"
// RTL Simulation : 422 / 600 [100.00%] @ "173155000"
// RTL Simulation : 423 / 600 [100.00%] @ "173565000"
// RTL Simulation : 424 / 600 [100.00%] @ "173975000"
// RTL Simulation : 425 / 600 [100.00%] @ "174385000"
// RTL Simulation : 426 / 600 [100.00%] @ "174795000"
// RTL Simulation : 427 / 600 [100.00%] @ "175205000"
// RTL Simulation : 428 / 600 [100.00%] @ "175615000"
// RTL Simulation : 429 / 600 [100.00%] @ "176025000"
// RTL Simulation : 430 / 600 [100.00%] @ "176435000"
// RTL Simulation : 431 / 600 [100.00%] @ "176845000"
// RTL Simulation : 432 / 600 [100.00%] @ "177255000"
// RTL Simulation : 433 / 600 [100.00%] @ "177665000"
// RTL Simulation : 434 / 600 [100.00%] @ "178075000"
// RTL Simulation : 435 / 600 [100.00%] @ "178485000"
// RTL Simulation : 436 / 600 [100.00%] @ "178895000"
// RTL Simulation : 437 / 600 [100.00%] @ "179305000"
// RTL Simulation : 438 / 600 [100.00%] @ "179715000"
// RTL Simulation : 439 / 600 [100.00%] @ "180125000"
// RTL Simulation : 440 / 600 [100.00%] @ "180535000"
// RTL Simulation : 441 / 600 [100.00%] @ "180945000"
// RTL Simulation : 442 / 600 [100.00%] @ "181355000"
// RTL Simulation : 443 / 600 [100.00%] @ "181765000"
// RTL Simulation : 444 / 600 [100.00%] @ "182175000"
// RTL Simulation : 445 / 600 [100.00%] @ "182585000"
// RTL Simulation : 446 / 600 [100.00%] @ "182995000"
// RTL Simulation : 447 / 600 [100.00%] @ "183405000"
// RTL Simulation : 448 / 600 [100.00%] @ "183815000"
// RTL Simulation : 449 / 600 [100.00%] @ "184225000"
// RTL Simulation : 450 / 600 [100.00%] @ "184635000"
// RTL Simulation : 451 / 600 [100.00%] @ "185045000"
// RTL Simulation : 452 / 600 [100.00%] @ "185455000"
// RTL Simulation : 453 / 600 [100.00%] @ "185865000"
// RTL Simulation : 454 / 600 [100.00%] @ "186275000"
// RTL Simulation : 455 / 600 [100.00%] @ "186685000"
// RTL Simulation : 456 / 600 [100.00%] @ "187095000"
// RTL Simulation : 457 / 600 [100.00%] @ "187505000"
// RTL Simulation : 458 / 600 [100.00%] @ "187915000"
// RTL Simulation : 459 / 600 [100.00%] @ "188325000"
// RTL Simulation : 460 / 600 [100.00%] @ "188735000"
// RTL Simulation : 461 / 600 [100.00%] @ "189145000"
// RTL Simulation : 462 / 600 [100.00%] @ "189555000"
// RTL Simulation : 463 / 600 [100.00%] @ "189965000"
// RTL Simulation : 464 / 600 [100.00%] @ "190375000"
// RTL Simulation : 465 / 600 [100.00%] @ "190785000"
// RTL Simulation : 466 / 600 [100.00%] @ "191195000"
// RTL Simulation : 467 / 600 [100.00%] @ "191605000"
// RTL Simulation : 468 / 600 [100.00%] @ "192015000"
// RTL Simulation : 469 / 600 [100.00%] @ "192425000"
// RTL Simulation : 470 / 600 [100.00%] @ "192835000"
// RTL Simulation : 471 / 600 [100.00%] @ "193245000"
// RTL Simulation : 472 / 600 [100.00%] @ "193655000"
// RTL Simulation : 473 / 600 [100.00%] @ "194065000"
// RTL Simulation : 474 / 600 [100.00%] @ "194475000"
// RTL Simulation : 475 / 600 [100.00%] @ "194885000"
// RTL Simulation : 476 / 600 [100.00%] @ "195295000"
// RTL Simulation : 477 / 600 [100.00%] @ "195705000"
// RTL Simulation : 478 / 600 [100.00%] @ "196115000"
// RTL Simulation : 479 / 600 [100.00%] @ "196525000"
// RTL Simulation : 480 / 600 [100.00%] @ "196935000"
// RTL Simulation : 481 / 600 [100.00%] @ "197345000"
// RTL Simulation : 482 / 600 [100.00%] @ "197755000"
// RTL Simulation : 483 / 600 [100.00%] @ "198165000"
// RTL Simulation : 484 / 600 [100.00%] @ "198575000"
// RTL Simulation : 485 / 600 [100.00%] @ "198985000"
// RTL Simulation : 486 / 600 [100.00%] @ "199395000"
// RTL Simulation : 487 / 600 [100.00%] @ "199805000"
// RTL Simulation : 488 / 600 [100.00%] @ "200215000"
// RTL Simulation : 489 / 600 [100.00%] @ "200625000"
// RTL Simulation : 490 / 600 [100.00%] @ "201035000"
// RTL Simulation : 491 / 600 [100.00%] @ "201445000"
// RTL Simulation : 492 / 600 [100.00%] @ "201855000"
// RTL Simulation : 493 / 600 [100.00%] @ "202265000"
// RTL Simulation : 494 / 600 [100.00%] @ "202675000"
// RTL Simulation : 495 / 600 [100.00%] @ "203085000"
// RTL Simulation : 496 / 600 [100.00%] @ "203495000"
// RTL Simulation : 497 / 600 [100.00%] @ "203905000"
// RTL Simulation : 498 / 600 [100.00%] @ "204315000"
// RTL Simulation : 499 / 600 [100.00%] @ "204725000"
// RTL Simulation : 500 / 600 [100.00%] @ "205135000"
// RTL Simulation : 501 / 600 [100.00%] @ "205545000"
// RTL Simulation : 502 / 600 [100.00%] @ "205955000"
// RTL Simulation : 503 / 600 [100.00%] @ "206365000"
// RTL Simulation : 504 / 600 [100.00%] @ "206775000"
// RTL Simulation : 505 / 600 [100.00%] @ "207185000"
// RTL Simulation : 506 / 600 [100.00%] @ "207595000"
// RTL Simulation : 507 / 600 [100.00%] @ "208005000"
// RTL Simulation : 508 / 600 [100.00%] @ "208415000"
// RTL Simulation : 509 / 600 [100.00%] @ "208825000"
// RTL Simulation : 510 / 600 [100.00%] @ "209235000"
// RTL Simulation : 511 / 600 [100.00%] @ "209645000"
// RTL Simulation : 512 / 600 [100.00%] @ "210055000"
// RTL Simulation : 513 / 600 [100.00%] @ "210465000"
// RTL Simulation : 514 / 600 [100.00%] @ "210875000"
// RTL Simulation : 515 / 600 [100.00%] @ "211285000"
// RTL Simulation : 516 / 600 [100.00%] @ "211695000"
// RTL Simulation : 517 / 600 [100.00%] @ "212105000"
// RTL Simulation : 518 / 600 [100.00%] @ "212515000"
// RTL Simulation : 519 / 600 [100.00%] @ "212925000"
// RTL Simulation : 520 / 600 [100.00%] @ "213335000"
// RTL Simulation : 521 / 600 [100.00%] @ "213745000"
// RTL Simulation : 522 / 600 [100.00%] @ "214155000"
// RTL Simulation : 523 / 600 [100.00%] @ "214565000"
// RTL Simulation : 524 / 600 [100.00%] @ "214975000"
// RTL Simulation : 525 / 600 [100.00%] @ "215385000"
// RTL Simulation : 526 / 600 [100.00%] @ "215795000"
// RTL Simulation : 527 / 600 [100.00%] @ "216205000"
// RTL Simulation : 528 / 600 [100.00%] @ "216615000"
// RTL Simulation : 529 / 600 [100.00%] @ "217025000"
// RTL Simulation : 530 / 600 [100.00%] @ "217435000"
// RTL Simulation : 531 / 600 [100.00%] @ "217845000"
// RTL Simulation : 532 / 600 [100.00%] @ "218255000"
// RTL Simulation : 533 / 600 [100.00%] @ "218665000"
// RTL Simulation : 534 / 600 [100.00%] @ "219075000"
// RTL Simulation : 535 / 600 [100.00%] @ "219485000"
// RTL Simulation : 536 / 600 [100.00%] @ "219895000"
// RTL Simulation : 537 / 600 [100.00%] @ "220305000"
// RTL Simulation : 538 / 600 [100.00%] @ "220715000"
// RTL Simulation : 539 / 600 [100.00%] @ "221125000"
// RTL Simulation : 540 / 600 [100.00%] @ "221535000"
// RTL Simulation : 541 / 600 [100.00%] @ "221945000"
// RTL Simulation : 542 / 600 [100.00%] @ "222355000"
// RTL Simulation : 543 / 600 [100.00%] @ "222765000"
// RTL Simulation : 544 / 600 [100.00%] @ "223175000"
// RTL Simulation : 545 / 600 [100.00%] @ "223585000"
// RTL Simulation : 546 / 600 [100.00%] @ "223995000"
// RTL Simulation : 547 / 600 [100.00%] @ "224405000"
// RTL Simulation : 548 / 600 [100.00%] @ "224815000"
// RTL Simulation : 549 / 600 [100.00%] @ "225225000"
// RTL Simulation : 550 / 600 [100.00%] @ "225635000"
// RTL Simulation : 551 / 600 [100.00%] @ "226045000"
// RTL Simulation : 552 / 600 [100.00%] @ "226455000"
// RTL Simulation : 553 / 600 [100.00%] @ "226865000"
// RTL Simulation : 554 / 600 [100.00%] @ "227275000"
// RTL Simulation : 555 / 600 [100.00%] @ "227685000"
// RTL Simulation : 556 / 600 [100.00%] @ "228095000"
// RTL Simulation : 557 / 600 [100.00%] @ "228505000"
// RTL Simulation : 558 / 600 [100.00%] @ "228915000"
// RTL Simulation : 559 / 600 [100.00%] @ "229325000"
// RTL Simulation : 560 / 600 [100.00%] @ "229735000"
// RTL Simulation : 561 / 600 [100.00%] @ "230145000"
// RTL Simulation : 562 / 600 [100.00%] @ "230555000"
// RTL Simulation : 563 / 600 [100.00%] @ "230965000"
// RTL Simulation : 564 / 600 [100.00%] @ "231375000"
// RTL Simulation : 565 / 600 [100.00%] @ "231785000"
// RTL Simulation : 566 / 600 [100.00%] @ "232195000"
// RTL Simulation : 567 / 600 [100.00%] @ "232605000"
// RTL Simulation : 568 / 600 [100.00%] @ "233015000"
// RTL Simulation : 569 / 600 [100.00%] @ "233425000"
// RTL Simulation : 570 / 600 [100.00%] @ "233835000"
// RTL Simulation : 571 / 600 [100.00%] @ "234245000"
// RTL Simulation : 572 / 600 [100.00%] @ "234655000"
// RTL Simulation : 573 / 600 [100.00%] @ "235065000"
// RTL Simulation : 574 / 600 [100.00%] @ "235475000"
// RTL Simulation : 575 / 600 [100.00%] @ "235885000"
// RTL Simulation : 576 / 600 [100.00%] @ "236295000"
// RTL Simulation : 577 / 600 [100.00%] @ "236705000"
// RTL Simulation : 578 / 600 [100.00%] @ "237115000"
// RTL Simulation : 579 / 600 [100.00%] @ "237525000"
// RTL Simulation : 580 / 600 [100.00%] @ "237935000"
// RTL Simulation : 581 / 600 [100.00%] @ "238345000"
// RTL Simulation : 582 / 600 [100.00%] @ "238755000"
// RTL Simulation : 583 / 600 [100.00%] @ "239165000"
// RTL Simulation : 584 / 600 [100.00%] @ "239575000"
// RTL Simulation : 585 / 600 [100.00%] @ "239985000"
// RTL Simulation : 586 / 600 [100.00%] @ "240395000"
// RTL Simulation : 587 / 600 [100.00%] @ "240805000"
// RTL Simulation : 588 / 600 [100.00%] @ "241215000"
// RTL Simulation : 589 / 600 [100.00%] @ "241625000"
// RTL Simulation : 590 / 600 [100.00%] @ "242035000"
// RTL Simulation : 591 / 600 [100.00%] @ "242445000"
// RTL Simulation : 592 / 600 [100.00%] @ "242855000"
// RTL Simulation : 593 / 600 [100.00%] @ "243265000"
// RTL Simulation : 594 / 600 [100.00%] @ "243675000"
// RTL Simulation : 595 / 600 [100.00%] @ "244085000"
// RTL Simulation : 596 / 600 [100.00%] @ "244495000"
// RTL Simulation : 597 / 600 [100.00%] @ "244905000"
// RTL Simulation : 598 / 600 [100.00%] @ "245315000"
// RTL Simulation : 599 / 600 [100.00%] @ "245725000"
// RTL Simulation : 600 / 600 [100.00%] @ "246135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 246175 ns : File "E:/Tapped_FIR/Tapped_fir/solution1/sim/verilog/fir.autotb.v" Line 282
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 21 11:30:07 2025...
signal : 22871552
iteration : 0 Signal: 100  output : 5300
signal : 22871552
iteration : 1 Signal: -2  output : -106
signal : 22871552
iteration : 2 Signal: -100  output : -14400
signal : 22871552
iteration : 3 Signal: 13  output : 22171
signal : 22871552
iteration : 4 Signal: 97  output : 25015
signal : 22871552
iteration : 5 Signal: -36  output : -24615
signal : 22871552
iteration : 6 Signal: -86  output : 9484
signal : 22871552
iteration : 7 Signal: 66  output : 78265
signal : 22871552
iteration : 8 Signal: 59  output : 3149
signal : 22871552
iteration : 9 Signal: -93  output : -48342
signal : 22871552
iteration : 10 Signal: -10  output : 13462
signal : 22871552
iteration : 11 Signal: 98  output : 33217
signal : 22871552
iteration : 12 Signal: -52  output : 14947
signal : 22871552
iteration : 13 Signal: -61  output : -16246
signal : 22871552
iteration : 14 Signal: 97  output : -8775
signal : 22871552
iteration : 15 Signal: -17  output : 21236
signal : 22871552
iteration : 16 Signal: -81  output : 11908
signal : 22871552
iteration : 17 Signal: 90  output : -7279
signal : 22871552
iteration : 18 Signal: -6  output : -32501
signal : 22871552
iteration : 19 Signal: -82  output : 11220
signal : 22871552
iteration : 20 Signal: 92  output : 63017
signal : 22871552
iteration : 21 Signal: -21  output : -57591
signal : 22871552
iteration : 22 Signal: -66  output : -52505
signal : 22871552
iteration : 23 Signal: 100  output : 118613
signal : 22871552
iteration : 24 Signal: -59  output : -29954
signal : 22871552
iteration : 25 Signal: -22  output : -114771
signal : 22871552
iteration : 26 Signal: 86  output : 135566
signal : 22871552
iteration : 27 Signal: -97  output : -296
signal : 22871552
iteration : 28 Signal: 52  output : -139650
signal : 22871552
iteration : 29 Signal: 18  output : 135638
signal : 22871552
iteration : 30 Signal: -77  output : 367
signal : 22871552
iteration : 31 Signal: 100  output : -126845
signal : 22871552
iteration : 32 Signal: -81  output : 130338
signal : 22871552
iteration : 33 Signal: 32  output : -24743
signal : 22871552
iteration : 34 Signal: 25  output : -88041
signal : 22871552
iteration : 35 Signal: -72  output : 116502
signal : 22871552
iteration : 36 Signal: 97  output : -54697
signal : 22871552
iteration : 37 Signal: -97  output : -38072
signal : 22871552
iteration : 38 Signal: 75  output : 91775
signal : 22871552
iteration : 39 Signal: -40  output : -78785
signal : 22871552
iteration : 40 Signal: 0  output : 18302
signal : 22871552
iteration : 41 Signal: 37  output : 44560
signal : 22871552
iteration : 42 Signal: -66  output : -77734
signal : 22871552
iteration : 43 Signal: 87  output : 70409
signal : 22871552
iteration : 44 Signal: -97  output : -35540
signal : 22871552
iteration : 45 Signal: 100  output : -7200
signal : 22871552
iteration : 46 Signal: -97  output : 39280
signal : 22871552
iteration : 47 Signal: 90  output : -53842
signal : 22871552
iteration : 48 Signal: -81  output : 52179
signal : 22871552
iteration : 49 Signal: 72  output : -40000
signal : 22871552
iteration : 50 Signal: -63  output : 25572
signal : 22871552
iteration : 51 Signal: 57  output : -11422
signal : 22871552
iteration : 52 Signal: -52  output : 2774
signal : 22871552
iteration : 53 Signal: 50  output : 1695
signal : 22871552
iteration : 54 Signal: -51  output : -2069
signal : 22871552
iteration : 55 Signal: 54  output : 1459
signal : 22871552
iteration : 56 Signal: -59  output : 1140
signal : 22871552
iteration : 57 Signal: 66  output : -2223
signal : 22871552
iteration : 58 Signal: -75  output : 4526
signal : 22871552
iteration : 59 Signal: 84  output : -5124
signal : 22871552
iteration : 60 Signal: -92  output : 6861
signal : 22871552
iteration : 61 Signal: 98  output : -8637
signal : 22871552
iteration : 62 Signal: -100  output : 10497
signal : 22871552
iteration : 63 Signal: 95  output : -11920
signal : 22871552
iteration : 64 Signal: -81  output : 13625
signal : 22871552
iteration : 65 Signal: 58  output : -14636
signal : 22871552
iteration : 66 Signal: -25  output : 14282
signal : 22871552
iteration : 67 Signal: -13  output : -12397
signal : 22871552
iteration : 68 Signal: 52  output : 8968
signal : 22871552
iteration : 69 Signal: -84  output : -3584
signal : 22871552
iteration : 70 Signal: 100  output : -3659
signal : 22871552
iteration : 71 Signal: -92  output : 12167
signal : 22871552
iteration : 72 Signal: 59  output : -19436
signal : 22871552
iteration : 73 Signal: -6  output : 25590
signal : 22871552
iteration : 74 Signal: -51  output : -26977
signal : 22871552
iteration : 75 Signal: 91  output : 24226
signal : 22871552
iteration : 76 Signal: -97  output : -16486
signal : 22871552
iteration : 77 Signal: 61  output : 7159
signal : 22871552
iteration : 78 Signal: 6  output : 2286
signal : 22871552
iteration : 79 Signal: -72  output : -8079
signal : 22871552
iteration : 80 Signal: 100  output : 11819
signal : 22871552
iteration : 81 Signal: -70  output : -14212
signal : 22871552
iteration : 82 Signal: -6  output : 18316
signal : 22871552
iteration : 83 Signal: 79  output : -24294
signal : 22871552
iteration : 84 Signal: -97  output : 26407
signal : 22871552
iteration : 85 Signal: 41  output : -15146
signal : 22871552
iteration : 86 Signal: 51  output : -14190
signal : 22871552
iteration : 87 Signal: -100  output : 53576
signal : 22871552
iteration : 88 Signal: 59  output : -79375
signal : 22871552
iteration : 89 Signal: 40  output : 60257
signal : 22871552
iteration : 90 Signal: -100  output : 10229
signal : 22871552
iteration : 91 Signal: 54  output : -96818
signal : 22871552
iteration : 92 Signal: 52  output : 131446
signal : 22871552
iteration : 93 Signal: -99  output : -66783
signal : 22871552
iteration : 94 Signal: 25  output : -63459
signal : 22871552
iteration : 95 Signal: 82  output : 155846
signal : 22871552
iteration : 96 Signal: -81  output : -118589
signal : 22871552
iteration : 97 Signal: -32  output : -27156
signal : 22871552
iteration : 98 Signal: 100  output : 147257
signal : 22871552
iteration : 99 Signal: -18  output : -123521
signal : 22871552
iteration : 100 Signal: -92  output : -17016
signal : 22871552
iteration : 101 Signal: 54  output : 122748
signal : 22871552
iteration : 102 Signal: 75  output : -90757
signal : 22871552
iteration : 103 Signal: -75  output : -21099
signal : 22871552
iteration : 104 Signal: -59  output : 83391
signal : 22871552
iteration : 105 Signal: 85  output : -53108
signal : 22871552
iteration : 106 Signal: 51  output : -9320
signal : 22871552
iteration : 107 Signal: -87  output : 49931
signal : 22871552
iteration : 108 Signal: -52  output : -51719
signal : 22871552
iteration : 109 Signal: 82  output : 2770
signal : 22871552
iteration : 110 Signal: 63  output : 68602
signal : 22871552
iteration : 111 Signal: -70  output : -57978
signal : 22871552
iteration : 112 Signal: -81  output : -52130
signal : 22871552
iteration : 113 Signal: 44  output : 94042
signal : 22871552
iteration : 114 Signal: 97  output : 28032
signal : 22871552
iteration : 115 Signal: -3  output : -108795
signal : 22871552
iteration : 116 Signal: -97  output : -11476
signal : 22871552
iteration : 117 Signal: -50  output : 109569
signal : 22871552
iteration : 118 Signal: 66  output : 6803
signal : 22871552
iteration : 119 Signal: 93  output : -102370
signal : 22871552
iteration : 120 Signal: 0  output : -15020
signal : 22871552
iteration : 121 Signal: -92  output : 87240
signal : 22871552
iteration : 122 Signal: -75  output : 30307
signal : 22871552
iteration : 123 Signal: 26  output : -65765
signal : 22871552
iteration : 124 Signal: 97  output : -47523
signal : 22871552
iteration : 125 Signal: 69  output : 35493
signal : 22871552
iteration : 126 Signal: -25  output : 55910
signal : 22871552
iteration : 127 Signal: -95  output : 513
signal : 22871552
iteration : 128 Signal: -81  output : -46119
signal : 22871552
iteration : 129 Signal: -2  output : -34727
signal : 22871552
iteration : 130 Signal: 77  output : 11135
signal : 22871552
iteration : 131 Signal: 98  output : 43837
signal : 22871552
iteration : 132 Signal: 52  output : 33855
signal : 22871552
iteration : 133 Signal: -26  output : -9608
signal : 22871552
iteration : 134 Signal: -86  output : -47721
signal : 22871552
iteration : 135 Signal: -98  output : -46073
signal : 22871552
iteration : 136 Signal: -59  output : -3617
signal : 22871552
iteration : 137 Signal: 6  output : 47264
signal : 22871552
iteration : 138 Signal: 66  output : 63240
signal : 22871552
iteration : 139 Signal: 98  output : 29844
signal : 22871552
iteration : 140 Signal: 92  output : -27415
signal : 22871552
iteration : 141 Signal: 57  output : -68739
signal : 22871552
iteration : 142 Signal: 6  output : -67631
signal : 22871552
iteration : 143 Signal: -44  output : -27332
signal : 22871552
iteration : 144 Signal: -81  output : 26076
signal : 22871552
iteration : 145 Signal: -99  output : 65249
signal : 22871552
iteration : 146 Signal: -97  output : 75011
signal : 22871552
iteration : 147 Signal: -79  output : 55912
signal : 22871552
iteration : 148 Signal: -52  output : 21365
signal : 22871552
iteration : 149 Signal: -21  output : -16052
signal : 22871552
iteration : 150 Signal: 10  output : -46764
signal : 22871552
iteration : 151 Signal: 37  output : -66970
signal : 22871552
iteration : 152 Signal: 59  output : -77921
signal : 22871552
iteration : 153 Signal: 75  output : -79412
signal : 22871552
iteration : 154 Signal: 86  output : -73601
signal : 22871552
iteration : 155 Signal: 93  output : -61654
signal : 22871552
iteration : 156 Signal: 97  output : -42891
signal : 22871552
iteration : 157 Signal: 99  output : -18635
signal : 22871552
iteration : 158 Signal: 100  output : 10415
signal : 22871552
iteration : 159 Signal: 100  output : 42717
signal : 22871552
iteration : 160 Signal: 100  output : 74790
signal : 22871552
iteration : 161 Signal: 100  output : 105596
signal : 22871552
iteration : 162 Signal: 100  output : 133708
signal : 22871552
iteration : 163 Signal: 99  output : 157207
signal : 22871552
iteration : 164 Signal: 97  output : 176351
signal : 22871552
iteration : 165 Signal: 93  output : 191150
signal : 22871552
iteration : 166 Signal: 86  output : 201509
signal : 22871552
iteration : 167 Signal: 75  output : 208453
signal : 22871552
iteration : 168 Signal: 59  output : 212177
signal : 22871552
iteration : 169 Signal: 37  output : 212904
signal : 22871552
iteration : 170 Signal: 10  output : 210713
signal : 22871552
iteration : 171 Signal: -21  output : 204884
signal : 22871552
iteration : 172 Signal: -52  output : 194771
signal : 22871552
iteration : 173 Signal: -79  output : 179845
signal : 22871552
iteration : 174 Signal: -97  output : 158955
signal : 22871552
iteration : 175 Signal: -99  output : 131508
signal : 22871552
iteration : 176 Signal: -81  output : 97992
signal : 22871552
iteration : 177 Signal: -44  output : 59108
signal : 22871552
iteration : 178 Signal: 6  output : 17208
signal : 22871552
iteration : 179 Signal: 57  output : -23157
signal : 22871552
iteration : 180 Signal: 92  output : -57917
signal : 22871552
iteration : 181 Signal: 98  output : -82130
signal : 22871552
iteration : 182 Signal: 66  output : -90607
signal : 22871552
iteration : 183 Signal: 6  output : -81905
signal : 22871552
iteration : 184 Signal: -59  output : -56724
signal : 22871552
iteration : 185 Signal: -98  output : -21616
signal : 22871552
iteration : 186 Signal: -86  output : 12711
signal : 22871552
iteration : 187 Signal: -26  output : 36173
signal : 22871552
iteration : 188 Signal: 52  output : 40240
signal : 22871552
iteration : 189 Signal: 98  output : 22535
signal : 22871552
iteration : 190 Signal: 77  output : -7926
signal : 22871552
iteration : 191 Signal: -2  output : -35679
signal : 22871552
iteration : 192 Signal: -81  output : -44577
signal : 22871552
iteration : 193 Signal: -95  output : -26146
signal : 22871552
iteration : 194 Signal: -25  output : 10162
signal : 22871552
iteration : 195 Signal: 69  output : 44412
signal : 22871552
iteration : 196 Signal: 97  output : 53365
signal : 22871552
iteration : 197 Signal: 26  output : 27745
signal : 22871552
iteration : 198 Signal: -75  output : -17612
signal : 22871552
iteration : 199 Signal: -92  output : -53506
signal : 22871552
iteration : 200 Signal: 0  output : -52791
signal : 22871552
iteration : 201 Signal: 93  output : -13125
signal : 22871552
iteration : 202 Signal: 66  output : 36906
signal : 22871552
iteration : 203 Signal: -50  output : 58454
signal : 22871552
iteration : 204 Signal: -97  output : 30065
signal : 22871552
iteration : 205 Signal: -3  output : -28584
signal : 22871552
iteration : 206 Signal: 97  output : -61323
signal : 22871552
iteration : 207 Signal: 44  output : -30466
signal : 22871552
iteration : 208 Signal: -81  output : 36676
signal : 22871552
iteration : 209 Signal: -70  output : 62756
signal : 22871552
iteration : 210 Signal: 63  output : 6746
signal : 22871552
iteration : 211 Signal: 82  output : -61805
signal : 22871552
iteration : 212 Signal: -52  output : -41025
signal : 22871552
iteration : 213 Signal: -87  output : 44999
signal : 22871552
iteration : 214 Signal: 51  output : 59855
signal : 22871552
iteration : 215 Signal: 85  output : -28580
signal : 22871552
iteration : 216 Signal: -59  output : -71612
signal : 22871552
iteration : 217 Signal: -75  output : 16317
signal : 22871552
iteration : 218 Signal: 75  output : 78604
signal : 22871552
iteration : 219 Signal: 54  output : -11200
signal : 22871552
iteration : 220 Signal: -92  output : -83079
signal : 22871552
iteration : 221 Signal: -18  output : 10806
signal : 22871552
iteration : 222 Signal: 100  output : 81552
signal : 22871552
iteration : 223 Signal: -32  output : -14750
signal : 22871552
iteration : 224 Signal: -81  output : -72107
signal : 22871552
iteration : 225 Signal: 82  output : 20321
signal : 22871552
iteration : 226 Signal: 25  output : 54024
signal : 22871552
iteration : 227 Signal: -99  output : -20136
signal : 22871552
iteration : 228 Signal: 52  output : -30189
signal : 22871552
iteration : 229 Signal: 54  output : 6715
signal : 22871552
iteration : 230 Signal: -100  output : 15715
signal : 22871552
iteration : 231 Signal: 40  output : 21322
signal : 22871552
iteration : 232 Signal: 59  output : -28585
signal : 22871552
iteration : 233 Signal: -100  output : -40231
signal : 22871552
iteration : 234 Signal: 51  output : 74305
signal : 22871552
iteration : 235 Signal: 41  output : 11373
signal : 22871552
iteration : 236 Signal: -97  output : -112320
signal : 22871552
iteration : 237 Signal: 79  output : 74588
signal : 22871552
iteration : 238 Signal: -6  output : 72649
signal : 22871552
iteration : 239 Signal: -70  output : -148649
signal : 22871552
iteration : 240 Signal: 100  output : 55548
signal : 22871552
iteration : 241 Signal: -72  output : 104233
signal : 22871552
iteration : 242 Signal: 6  output : -155776
signal : 22871552
iteration : 243 Signal: 61  output : 52232
signal : 22871552
iteration : 244 Signal: -97  output : 94907
signal : 22871552
iteration : 245 Signal: 91  output : -145518
signal : 22871552
iteration : 246 Signal: -51  output : 66300
signal : 22871552
iteration : 247 Signal: -6  output : 57104
signal : 22871552
iteration : 248 Signal: 59  output : -119015
signal : 22871552
iteration : 249 Signal: -92  output : 82085
signal : 22871552
iteration : 250 Signal: 100  output : 9079
signal : 22871552
iteration : 251 Signal: -84  output : -80922
signal : 22871552
iteration : 252 Signal: 52  output : 89434
signal : 22871552
iteration : 253 Signal: -13  output : -41459
signal : 22871552
iteration : 254 Signal: -25  output : -25553
signal : 22871552
iteration : 255 Signal: 58  output : 71300
signal : 22871552
iteration : 256 Signal: -81  output : -76785
signal : 22871552
iteration : 257 Signal: 95  output : 49213
signal : 22871552
iteration : 258 Signal: -100  output : -6777
signal : 22871552
iteration : 259 Signal: 98  output : -30242
signal : 22871552
iteration : 260 Signal: -92  output : 51609
signal : 22871552
iteration : 261 Signal: 84  output : -54422
signal : 22871552
iteration : 262 Signal: -75  output : 45299
signal : 22871552
iteration : 263 Signal: 66  output : -29431
signal : 22871552
iteration : 264 Signal: -59  output : 15517
signal : 22871552
iteration : 265 Signal: 54  output : -5123
signal : 22871552
iteration : 266 Signal: -51  output : -340
signal : 22871552
iteration : 267 Signal: 50  output : 2281
signal : 22871552
iteration : 268 Signal: -52  output : -1613
signal : 22871552
iteration : 269 Signal: 57  output : 223
signal : 22871552
iteration : 270 Signal: -63  output : 1727
signal : 22871552
iteration : 271 Signal: 72  output : -3902
signal : 22871552
iteration : 272 Signal: -81  output : 5473
signal : 22871552
iteration : 273 Signal: 90  output : -6580
signal : 22871552
iteration : 274 Signal: -97  output : 7875
signal : 22871552
iteration : 275 Signal: 100  output : -9487
signal : 22871552
iteration : 276 Signal: -97  output : 11624
signal : 22871552
iteration : 277 Signal: 87  output : -12443
signal : 22871552
iteration : 278 Signal: -66  output : 14291
signal : 22871552
iteration : 279 Signal: 37  output : -14502
signal : 22871552
iteration : 280 Signal: 0  output : 13970
signal : 22871552
iteration : 281 Signal: -40  output : -10597
signal : 22871552
iteration : 282 Signal: 75  output : 5901
signal : 22871552
iteration : 283 Signal: -97  output : 1724
signal : 22871552
iteration : 284 Signal: 97  output : -9092
signal : 22871552
iteration : 285 Signal: -72  output : 18195
signal : 22871552
iteration : 286 Signal: 25  output : -23726
signal : 22871552
iteration : 287 Signal: 32  output : 26786
signal : 22871552
iteration : 288 Signal: -81  output : -25295
signal : 22871552
iteration : 289 Signal: 100  output : 19500
signal : 22871552
iteration : 290 Signal: -77  output : -10501
signal : 22871552
iteration : 291 Signal: 18  output : 782
signal : 22871552
iteration : 292 Signal: 52  output : 6752
signal : 22871552
iteration : 293 Signal: -97  output : -11162
signal : 22871552
iteration : 294 Signal: 86  output : 13322
signal : 22871552
iteration : 295 Signal: -22  output : -16876
signal : 22871552
iteration : 296 Signal: -59  output : 21714
signal : 22871552
iteration : 297 Signal: 100  output : -26175
signal : 22871552
iteration : 298 Signal: -66  output : 21032
signal : 22871552
iteration : 299 Signal: -21  output : 1467
signal : 22871552
iteration : 300 Signal: 92  output : -40907
signal : 22871552
iteration : 301 Signal: -82  output : 74388
signal : 22871552
iteration : 302 Signal: -6  output : -73123
signal : 22871552
iteration : 303 Signal: 90  output : 17232
signal : 22871552
iteration : 304 Signal: -81  output : 70527
signal : 22871552
iteration : 305 Signal: -17  output : -129291
signal : 22871552
iteration : 306 Signal: 97  output : 99059
signal : 22871552
iteration : 307 Signal: -61  output : 18123
signal : 22871552
iteration : 308 Signal: -52  output : -136637
signal : 22871552
iteration : 309 Signal: 98  output : 147150
signal : 22871552
iteration : 310 Signal: -10  output : -26247
signal : 22871552
iteration : 311 Signal: -93  output : -119690
signal : 22871552
iteration : 312 Signal: 59  output : 149193
signal : 22871552
iteration : 313 Signal: 66  output : -33758
signal : 22871552
iteration : 314 Signal: -86  output : -100654
signal : 22871552
iteration : 315 Signal: -36  output : 116214
signal : 22871552
iteration : 316 Signal: 97  output : -16326
signal : 22871552
iteration : 317 Signal: 13  output : -73352
signal : 22871552
iteration : 318 Signal: -100  output : 71014
signal : 22871552
iteration : 319 Signal: -2  output : -10815
signal : 22871552
iteration : 320 Signal: 100  output : -40001
signal : 22871552
iteration : 321 Signal: 2  output : 56664
signal : 22871552
iteration : 322 Signal: -100  output : -24969
signal : 22871552
iteration : 323 Signal: -13  output : -48603
signal : 22871552
iteration : 324 Signal: 97  output : 76230
signal : 22871552
iteration : 325 Signal: 36  output : 12177
signal : 22871552
iteration : 326 Signal: -86  output : -100161
signal : 22871552
iteration : 327 Signal: -66  output : 23069
signal : 22871552
iteration : 328 Signal: 59  output : 103593
signal : 22871552
iteration : 329 Signal: 93  output : -44034
signal : 22871552
iteration : 330 Signal: -10  output : -99194
signal : 22871552
iteration : 331 Signal: -98  output : 47619
signal : 22871552
iteration : 332 Signal: -52  output : 93950
signal : 22871552
iteration : 333 Signal: 61  output : -36945
signal : 22871552
iteration : 334 Signal: 97  output : -88289
signal : 22871552
iteration : 335 Signal: 17  output : 16511
signal : 22871552
iteration : 336 Signal: -81  output : 79160
signal : 22871552
iteration : 337 Signal: -90  output : 10281
signal : 22871552
iteration : 338 Signal: -6  output : -61531
signal : 22871552
iteration : 339 Signal: 82  output : -35802
signal : 22871552
iteration : 340 Signal: 92  output : 32305
signal : 22871552
iteration : 341 Signal: 21  output : 49813
signal : 22871552
iteration : 342 Signal: -66  output : 7581
signal : 22871552
iteration : 343 Signal: -100  output : -37649
signal : 22871552
iteration : 344 Signal: -59  output : -41238
signal : 22871552
iteration : 345 Signal: 22  output : -4703
signal : 22871552
iteration : 346 Signal: 86  output : 37258
signal : 22871552
iteration : 347 Signal: 97  output : 47416
signal : 22871552
iteration : 348 Signal: 52  output : 14456
signal : 22871552
iteration : 349 Signal: -18  output : -36132
signal : 22871552
iteration : 350 Signal: -77  output : -60549
signal : 22871552
iteration : 351 Signal: -100  output : -36423
signal : 22871552
iteration : 352 Signal: -81  output : 18814
signal : 22871552
iteration : 353 Signal: -32  output : 64005
signal : 22871552
iteration : 354 Signal: 25  output : 66043
signal : 22871552
iteration : 355 Signal: 72  output : 24250
signal : 22871552
iteration : 356 Signal: 97  output : -31389
signal : 22871552
iteration : 357 Signal: 97  output : -69438
signal : 22871552
iteration : 358 Signal: 75  output : -72897
signal : 22871552
iteration : 359 Signal: 40  output : -43481
signal : 22871552
iteration : 360 Signal: 0  output : 272
signal : 22871552
iteration : 361 Signal: -37  output : 40272
signal : 22871552
iteration : 362 Signal: -66  output : 66192
signal : 22871552
iteration : 363 Signal: -87  output : 73883
signal : 22871552
iteration : 364 Signal: -97  output : 67672
signal : 22871552
iteration : 365 Signal: -100  output : 52590
signal : 22871552
iteration : 366 Signal: -97  output : 30512
signal : 22871552
iteration : 367 Signal: -90  output : 5124
signal : 22871552
iteration : 368 Signal: -81  output : -21867
signal : 22871552
iteration : 369 Signal: -72  output : -50580
signal : 22871552
iteration : 370 Signal: -63  output : -79314
signal : 22871552
iteration : 371 Signal: -57  output : -105228
signal : 22871552
iteration : 372 Signal: -52  output : -128008
signal : 22871552
iteration : 373 Signal: -50  output : -144947
signal : 22871552
iteration : 374 Signal: -51  output : -155731
signal : 22871552
iteration : 375 Signal: -54  output : -161329
signal : 22871552
iteration : 376 Signal: -59  output : -160742
signal : 22871552
iteration : 377 Signal: -66  output : -156871
signal : 22871552
iteration : 378 Signal: -75  output : -151898
signal : 22871552
iteration : 379 Signal: -84  output : -145416
signal : 22871552
iteration : 380 Signal: -92  output : -140599
signal : 22871552
iteration : 381 Signal: -98  output : -138467
signal : 22871552
iteration : 382 Signal: -100  output : -138353
signal : 22871552
iteration : 383 Signal: -95  output : -141786
signal : 22871552
iteration : 384 Signal: -81  output : -147519
signal : 22871552
iteration : 385 Signal: -58  output : -155312
signal : 22871552
iteration : 386 Signal: -25  output : -164254
signal : 22871552
iteration : 387 Signal: 13  output : -171407
signal : 22871552
iteration : 388 Signal: 52  output : -175238
signal : 22871552
iteration : 389 Signal: 84  output : -173470
signal : 22871552
iteration : 390 Signal: 100  output : -163885
signal : 22871552
iteration : 391 Signal: 92  output : -144523
signal : 22871552
iteration : 392 Signal: 59  output : -114774
signal : 22871552
iteration : 393 Signal: 6  output : -76708
signal : 22871552
iteration : 394 Signal: -51  output : -34375
signal : 22871552
iteration : 395 Signal: -91  output : 8058
signal : 22871552
iteration : 396 Signal: -97  output : 42704
signal : 22871552
iteration : 397 Signal: -61  output : 62361
signal : 22871552
iteration : 398 Signal: 6  output : 64104
signal : 22871552
iteration : 399 Signal: 72  output : 46387
signal : 22871552
iteration : 400 Signal: 100  output : 15119
signal : 22871552
iteration : 401 Signal: 70  output : -16406
signal : 22871552
iteration : 402 Signal: -6  output : -36306
signal : 22871552
iteration : 403 Signal: -79  output : -35668
signal : 22871552
iteration : 404 Signal: -97  output : -12613
signal : 22871552
iteration : 405 Signal: -41  output : 20286
signal : 22871552
iteration : 406 Signal: 51  output : 44836
signal : 22871552
iteration : 407 Signal: 100  output : 45246
signal : 22871552
iteration : 408 Signal: 59  output : 16345
signal : 22871552
iteration : 409 Signal: -40  output : -25687
signal : 22871552
iteration : 410 Signal: -100  output : -53513
signal : 22871552
iteration : 411 Signal: -54  output : -48444
signal : 22871552
iteration : 412 Signal: 52  output : -10412
signal : 22871552
iteration : 413 Signal: 99  output : 36963
signal : 22871552
iteration : 414 Signal: 25  output : 58423
signal : 22871552
iteration : 415 Signal: -82  output : 36394
signal : 22871552
iteration : 416 Signal: -81  output : -15637
signal : 22871552
iteration : 417 Signal: 32  output : -56498
signal : 22871552
iteration : 418 Signal: 100  output : -47109
signal : 22871552
iteration : 419 Signal: 18  output : 8047
signal : 22871552
iteration : 420 Signal: -92  output : 57804
signal : 22871552
iteration : 421 Signal: -54  output : 45184
signal : 22871552
iteration : 422 Signal: 75  output : -23225
signal : 22871552
iteration : 423 Signal: 75  output : -65255
signal : 22871552
iteration : 424 Signal: -59  output : -20203
signal : 22871552
iteration : 425 Signal: -85  output : 56464
signal : 22871552
iteration : 426 Signal: 51  output : 49062
signal : 22871552
iteration : 427 Signal: 87  output : -38971
signal : 22871552
iteration : 428 Signal: -52  output : -64683
signal : 22871552
iteration : 429 Signal: -82  output : 24350
signal : 22871552
iteration : 430 Signal: 63  output : 74234
signal : 22871552
iteration : 431 Signal: 70  output : -14736
signal : 22871552
iteration : 432 Signal: -81  output : -80328
signal : 22871552
iteration : 433 Signal: -44  output : 10554
signal : 22871552
iteration : 434 Signal: 97  output : 83436
signal : 22871552
iteration : 435 Signal: 3  output : -10839
signal : 22871552
iteration : 436 Signal: -97  output : -79368
signal : 22871552
iteration : 437 Signal: 50  output : 16613
signal : 22871552
iteration : 438 Signal: 66  output : 67693
signal : 22871552
iteration : 439 Signal: -93  output : -21634
signal : 22871552
iteration : 440 Signal: 0  output : -45836
signal : 22871552
iteration : 441 Signal: 92  output : 18368
signal : 22871552
iteration : 442 Signal: -75  output : 23337
signal : 22871552
iteration : 443 Signal: -26  output : 2395
signal : 22871552
iteration : 444 Signal: 97  output : -15611
signal : 22871552
iteration : 445 Signal: -69  output : -30917
signal : 22871552
iteration : 446 Signal: -25  output : 41332
signal : 22871552
iteration : 447 Signal: 95  output : 37607
signal : 22871552
iteration : 448 Signal: -81  output : -91115
signal : 22871552
iteration : 449 Signal: 2  output : 12529
signal : 22871552
iteration : 450 Signal: 77  output : 110009
signal : 22871552
iteration : 451 Signal: -98  output : -106669
signal : 22871552
iteration : 452 Signal: 52  output : -36559
signal : 22871552
iteration : 453 Signal: 26  output : 150752
signal : 22871552
iteration : 454 Signal: -86  output : -100249
signal : 22871552
iteration : 455 Signal: 98  output : -58091
signal : 22871552
iteration : 456 Signal: -59  output : 156005
signal : 22871552
iteration : 457 Signal: -6  output : -100006
signal : 22871552
iteration : 458 Signal: 66  output : -42070
signal : 22871552
iteration : 459 Signal: -98  output : 134338
signal : 22871552
iteration : 460 Signal: 92  output : -104145
signal : 22871552
iteration : 461 Signal: -57  output : -3911
signal : 22871552
iteration : 462 Signal: 6  output : 94761
signal : 22871552
iteration : 463 Signal: 44  output : -101932
signal : 22871552
iteration : 464 Signal: -81  output : 36372
signal : 22871552
iteration : 465 Signal: 99  output : 44969
signal : 22871552
iteration : 466 Signal: -97  output : -87549
signal : 22871552
iteration : 467 Signal: 79  output : 72174
signal : 22871552
iteration : 468 Signal: -52  output : -19605
signal : 22871552
iteration : 469 Signal: 21  output : -36990
signal : 22871552
iteration : 470 Signal: 10  output : 69660
signal : 22871552
iteration : 471 Signal: -37  output : -70452
signal : 22871552
iteration : 472 Signal: 59  output : 46351
signal : 22871552
iteration : 473 Signal: -75  output : -13072
signal : 22871552
iteration : 474 Signal: 86  output : -16653
signal : 22871552
iteration : 475 Signal: -93  output : 34388
signal : 22871552
iteration : 476 Signal: 97  output : -40251
signal : 22871552
iteration : 477 Signal: -99  output : 37385
signal : 22871552
iteration : 478 Signal: 100  output : -29517
signal : 22871552
iteration : 479 Signal: -100  output : 21531
signal : 22871552
iteration : 480 Signal: 100  output : -15402
signal : 22871552
iteration : 481 Signal: -100  output : 12138
signal : 22871552
iteration : 482 Signal: 100  output : -10672
signal : 22871552
iteration : 483 Signal: -99  output : 10593
signal : 22871552
iteration : 484 Signal: 97  output : -11049
signal : 22871552
iteration : 485 Signal: -93  output : 12244
signal : 22871552
iteration : 486 Signal: 86  output : -12697
signal : 22871552
iteration : 487 Signal: -75  output : 12929
signal : 22871552
iteration : 488 Signal: 59  output : -12239
signal : 22871552
iteration : 489 Signal: -37  output : 11230
signal : 22871552
iteration : 490 Signal: 10  output : -9205
signal : 22871552
iteration : 491 Signal: 21  output : 6720
signal : 22871552
iteration : 492 Signal: -52  output : -2813
signal : 22871552
iteration : 493 Signal: 79  output : -2117
signal : 22871552
iteration : 494 Signal: -97  output : 8119
signal : 22871552
iteration : 495 Signal: 99  output : -14078
signal : 22871552
iteration : 496 Signal: -81  output : 20222
signal : 22871552
iteration : 497 Signal: 44  output : -24748
signal : 22871552
iteration : 498 Signal: 6  output : 27096
signal : 22871552
iteration : 499 Signal: -57  output : -25305
signal : 22871552
iteration : 500 Signal: 92  output : 19507
signal : 22871552
iteration : 501 Signal: -98  output : -10504
signal : 22871552
iteration : 502 Signal: 66  output : -281
signal : 22871552
iteration : 503 Signal: -6  output : 10121
signal : 22871552
iteration : 504 Signal: -59  output : -16388
signal : 22871552
iteration : 505 Signal: 98  output : 18202
signal : 22871552
iteration : 506 Signal: -86  output : -17439
signal : 22871552
iteration : 507 Signal: 26  output : 14819
signal : 22871552
iteration : 508 Signal: 52  output : -14070
signal : 22871552
iteration : 509 Signal: -98  output : 12071
signal : 22871552
iteration : 510 Signal: 77  output : -6228
signal : 22871552
iteration : 511 Signal: 2  output : -9649
signal : 22871552
iteration : 512 Signal: -81  output : 35281
signal : 22871552
iteration : 513 Signal: 95  output : -57500
signal : 22871552
iteration : 514 Signal: -25  output : 55764
signal : 22871552
iteration : 515 Signal: -69  output : -13516
signal : 22871552
iteration : 516 Signal: 97  output : -56699
signal : 22871552
iteration : 517 Signal: -26  output : 111381
signal : 22871552
iteration : 518 Signal: -75  output : -97006
signal : 22871552
iteration : 519 Signal: 92  output : 3620
signal : 22871552
iteration : 520 Signal: 0  output : 112661
signal : 22871552
iteration : 521 Signal: -93  output : -151643
signal : 22871552
iteration : 522 Signal: 66  output : 64644
signal : 22871552
iteration : 523 Signal: 50  output : 85842
signal : 22871552
iteration : 524 Signal: -97  output : -162117
signal : 22871552
iteration : 525 Signal: 3  output : 85710
signal : 22871552
iteration : 526 Signal: 97  output : 67347
signal : 22871552
iteration : 527 Signal: -44  output : -140180
signal : 22871552
iteration : 528 Signal: -81  output : 66384
signal : 22871552
iteration : 529 Signal: 70  output : 57308
signal : 22871552
iteration : 530 Signal: 63  output : -97444
signal : 22871552
iteration : 531 Signal: -82  output : 36887
signal : 22871552
iteration : 532 Signal: -52  output : 36303
signal : 22871552
iteration : 533 Signal: 87  output : -58499
signal : 22871552
iteration : 534 Signal: 51  output : 36025
signal : 22871552
iteration : 535 Signal: -85  output : 17454
signal : 22871552
iteration : 536 Signal: -59  output : -67602
signal : 22871552
iteration : 537 Signal: 75  output : 41365
signal : 22871552
iteration : 538 Signal: 75  output : 60448
signal : 22871552
iteration : 539 Signal: -54  output : -84488
signal : 22871552
iteration : 540 Signal: -92  output : -35423
signal : 22871552
iteration : 541 Signal: 18  output : 106502
signal : 22871552
iteration : 542 Signal: 100  output : 14844
signal : 22871552
iteration : 543 Signal: 32  output : -110412
signal : 22871552
iteration : 544 Signal: -81  output : -6655
signal : 22871552
iteration : 545 Signal: -82  output : 105243
signal : 22871552
iteration : 546 Signal: 25  output : 12004
signal : 22871552
iteration : 547 Signal: 99  output : -92700
signal : 22871552
iteration : 548 Signal: 52  output : -25189
signal : 22871552
iteration : 549 Signal: -54  output : 74083
signal : 22871552
iteration : 550 Signal: -100  output : 41941
signal : 22871552
iteration : 551 Signal: -40  output : -47042
signal : 22871552
iteration : 552 Signal: 59  output : -54413
signal : 22871552
iteration : 553 Signal: 100  output : 11413
signal : 22871552
iteration : 554 Signal: 51  output : 51655
signal : 22871552
iteration : 555 Signal: -41  output : 24911
signal : 22871552
iteration : 556 Signal: -97  output : -25726
signal : 22871552
iteration : 557 Signal: -79  output : -45516
signal : 22871552
iteration : 558 Signal: -6  output : -19883
signal : 22871552
iteration : 559 Signal: 70  output : 25357
signal : 22871552
iteration : 560 Signal: 100  output : 49526
signal : 22871552
iteration : 561 Signal: 72  output : 29737
signal : 22871552
iteration : 562 Signal: 6  output : -20178
signal : 22871552
iteration : 563 Signal: -61  output : -57442
signal : 22871552
iteration : 564 Signal: -97  output : -49109
signal : 22871552
iteration : 565 Signal: -91  output : 6
signal : 22871552
iteration : 566 Signal: -51  output : 53110
signal : 22871552
iteration : 567 Signal: 6  output : 70606
signal : 22871552
iteration : 568 Signal: 59  output : 42297
signal : 22871552
iteration : 569 Signal: 92  output : -12931
signal : 22871552
iteration : 570 Signal: 100  output : -60899
signal : 22871552
iteration : 571 Signal: 84  output : -75392
signal : 22871552
iteration : 572 Signal: 52  output : -55656
signal : 22871552
iteration : 573 Signal: 13  output : -14857
signal : 22871552
iteration : 574 Signal: -25  output : 28565
signal : 22871552
iteration : 575 Signal: -58  output : 59272
signal : 22871552
iteration : 576 Signal: -81  output : 73403
signal : 22871552
iteration : 577 Signal: -95  output : 71909
signal : 22871552
iteration : 578 Signal: -100  output : 57725
signal : 22871552
iteration : 579 Signal: -98  output : 37784
signal : 22871552
iteration : 580 Signal: -92  output : 14115
signal : 22871552
iteration : 581 Signal: -84  output : -13098
signal : 22871552
iteration : 582 Signal: -75  output : -41281
signal : 22871552
iteration : 583 Signal: -66  output : -69659
signal : 22871552
iteration : 584 Signal: -59  output : -97441
signal : 22871552
iteration : 585 Signal: -54  output : -121121
signal : 22871552
iteration : 586 Signal: -51  output : -139530
signal : 22871552
iteration : 587 Signal: -50  output : -152921
signal : 22871552
iteration : 588 Signal: -52  output : -159825
signal : 22871552
iteration : 589 Signal: -57  output : -161455
signal : 22871552
iteration : 590 Signal: -63  output : -158995
signal : 22871552
iteration : 591 Signal: -72  output : -153612
signal : 22871552
iteration : 592 Signal: -81  output : -147751
signal : 22871552
iteration : 593 Signal: -90  output : -142400
signal : 22871552
iteration : 594 Signal: -97  output : -138647
signal : 22871552
iteration : 595 Signal: -100  output : -137599
signal : 22871552
iteration : 596 Signal: -97  output : -139936
signal : 22871552
iteration : 597 Signal: -87  output : -145355
signal : 22871552
iteration : 598 Signal: -66  output : -152919
signal : 22871552
iteration : 599 Signal: -37  output : -161078
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
