Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 25 15:40:19 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dosbit_to_name_timing_summary_routed.rpt -rpx dosbit_to_name_timing_summary_routed.rpx
| Design       : dosbit_to_name
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clock_f/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.036        0.000                      0                   64        0.050        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.036        0.000                      0                   64        0.050        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.828ns (18.506%)  route 3.646ns (81.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          1.405     9.971    clock_f/clk_out
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.765    15.187    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[29]/C
                         clock pessimism              0.284    15.472    
                         clock uncertainty           -0.035    15.436    
    SLICE_X3Y151         FDRE (Setup_fdre_C_R)       -0.429    15.007    clock_f/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.828ns (18.506%)  route 3.646ns (81.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          1.405     9.971    clock_f/clk_out
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.765    15.187    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[30]/C
                         clock pessimism              0.284    15.472    
                         clock uncertainty           -0.035    15.436    
    SLICE_X3Y151         FDRE (Setup_fdre_C_R)       -0.429    15.007    clock_f/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.828ns (18.506%)  route 3.646ns (81.494%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          1.405     9.971    clock_f/clk_out
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.765    15.187    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[31]/C
                         clock pessimism              0.284    15.472    
                         clock uncertainty           -0.035    15.436    
    SLICE_X3Y151         FDRE (Setup_fdre_C_R)       -0.429    15.007    clock_f/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.828ns (20.580%)  route 3.195ns (79.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          0.954     9.520    clock_f/clk_out
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
                         clock pessimism              0.188    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X3Y149         FDRE (Setup_fdre_C_R)       -0.429    14.736    clock_f/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.828ns (20.580%)  route 3.195ns (79.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          0.954     9.520    clock_f/clk_out
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[22]/C
                         clock pessimism              0.188    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X3Y149         FDRE (Setup_fdre_C_R)       -0.429    14.736    clock_f/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.828ns (20.580%)  route 3.195ns (79.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          0.954     9.520    clock_f/clk_out
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[23]/C
                         clock pessimism              0.188    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X3Y149         FDRE (Setup_fdre_C_R)       -0.429    14.736    clock_f/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.828ns (20.580%)  route 3.195ns (79.420%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          0.954     9.520    clock_f/clk_out
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[24]/C
                         clock pessimism              0.188    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X3Y149         FDRE (Setup_fdre_C_R)       -0.429    14.736    clock_f/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          1.245     9.812    clock_f/clk_out
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.765    15.187    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[25]/C
                         clock pessimism              0.309    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.429    15.032    clock_f/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          1.245     9.812    clock_f/clk_out
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.765    15.187    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[26]/C
                         clock pessimism              0.309    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.429    15.032    clock_f/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 clock_f/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.828ns (19.188%)  route 3.487ns (80.812%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.894     5.497    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDRE (Prop_fdre_C_Q)         0.456     5.953 f  clock_f/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.786    clock_f/count[28]
    SLICE_X2Y151         LUT4 (Prop_lut4_I1_O)        0.124     6.910 f  clock_f/count[31]_i_11/O
                         net (fo=1, routed)           0.662     7.572    clock_f/count[31]_i_11_n_0
    SLICE_X2Y150         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  clock_f/count[31]_i_4/O
                         net (fo=2, routed)           0.746     8.442    clock_f/count[31]_i_4_n_0
    SLICE_X2Y147         LUT4 (Prop_lut4_I1_O)        0.124     8.566 r  clock_f/count[31]_i_1/O
                         net (fo=31, routed)          1.245     9.812    clock_f/clk_out
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.765    15.187    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[27]/C
                         clock pessimism              0.309    15.497    
                         clock uncertainty           -0.035    15.461    
    SLICE_X3Y150         FDRE (Setup_fdre_C_R)       -0.429    15.032    clock_f/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  clock_f/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    clock_f/data0[25]
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[25]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.038 r  clock_f/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.038    clock_f/data0[27]
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[27]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  clock_f/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    clock_f/data0[26]
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[26]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.063 r  clock_f/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.063    clock_f/data0[28]
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y150         FDRE                                         r  clock_f/count_reg[28]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  clock_f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    clock_f/count_reg[28]_i_1_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  clock_f/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.066    clock_f/data0[29]
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[29]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.074%)  route 0.117ns (20.926%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  clock_f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    clock_f/count_reg[28]_i_1_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  clock_f/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.077    clock_f/data0[31]
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[31]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 clock_f/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y149         FDRE                                         r  clock_f/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.776    clock_f/count[21]
    SLICE_X3Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.973 r  clock_f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.973    clock_f/count_reg[24]_i_1_n_0
    SLICE_X3Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.012 r  clock_f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.012    clock_f/count_reg[28]_i_1_n_0
    SLICE_X3Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.102 r  clock_f/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.102    clock_f/data0[30]
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.958     2.123    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  clock_f/count_reg[30]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X3Y151         FDRE (Hold_fdre_C_D)         0.105     1.978    clock_f/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_f/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  clock_f/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.780    clock_f/count[16]
    SLICE_X3Y147         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clock_f/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clock_f/data0[16]
    SLICE_X3Y147         FDRE                                         r  clock_f/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  clock_f/count_reg[16]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.105     1.623    clock_f/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_f/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  clock_f/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_f/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.780    clock_f/count[20]
    SLICE_X3Y148         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clock_f/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clock_f/data0[20]
    SLICE_X3Y148         FDRE                                         r  clock_f/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y148         FDRE                                         r  clock_f/count_reg[20]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X3Y148         FDRE (Hold_fdre_C_D)         0.105     1.623    clock_f/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_f/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_f/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  clock_f/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clock_f/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.779    clock_f/count[12]
    SLICE_X3Y146         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  clock_f/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    clock_f/data0[12]
    SLICE_X3Y146         FDRE                                         r  clock_f/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    clock_f/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y146         FDRE                                         r  clock_f/count_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.105     1.622    clock_f/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y147    clock_f/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y144    clock_f/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y146    clock_f/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y146    clock_f/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y146    clock_f/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y147    clock_f/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y147    clock_f/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y147    clock_f/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y147    clock_f/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147    clock_f/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y144    clock_f/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y146    clock_f/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y146    clock_f/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y146    clock_f/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148    clock_f/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y147    clock_f/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y144    clock_f/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y146    clock_f/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y146    clock_f/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y146    clock_f/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y147    clock_f/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y148    clock_f/count_reg[17]/C



