--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7482 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.641ns.
--------------------------------------------------------------------------------
Slack:                  8.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.152ns (Levels of Logic = 3)
  Clock Path Skew:      0.546ns (1.195 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X3Y9.D3        net (fanout=32)       4.371   t/b/counter[1]
    SLICE_X3Y9.D         Tilo                  0.259   t/signal60[7]
                                                       t/b/Mmux__n0196163
    SLICE_X6Y17.A5       net (fanout=1)        1.198   t/b/Mmux__n0196162
    SLICE_X6Y17.A        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196164
    SLICE_X6Y17.C1       net (fanout=1)        0.538   t/b/Mmux__n0196163
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     12.152ns (2.425ns logic, 9.727ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  9.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.273ns (Levels of Logic = 2)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X20Y15.A6      net (fanout=22)       4.508   t/b/counter[3]
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                     11.273ns (2.097ns logic, 9.176ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  9.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.225ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.180 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X15Y12.A3      net (fanout=32)       4.101   t/b/counter[1]
    SLICE_X15Y12.A       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019669
    SLICE_X17Y42.C1      net (fanout=1)        2.723   t/b/Mmux__n019668
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     11.225ns (2.214ns logic, 9.011ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  9.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.093ns (Levels of Logic = 2)
  Clock Path Skew:      0.502ns (1.151 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X20Y15.A3      net (fanout=32)       4.240   t/b/counter[1]
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (2.185ns logic, 8.908ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  9.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.099ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.180 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X15Y12.A2      net (fanout=22)       4.063   t/b/counter[3]
    SLICE_X15Y12.A       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019669
    SLICE_X17Y42.C1      net (fanout=1)        2.723   t/b/Mmux__n019668
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                     11.099ns (2.126ns logic, 8.973ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  10.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.414ns (Levels of Logic = 2)
  Clock Path Skew:      0.546ns (1.195 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X8Y15.A3       net (fanout=32)       3.473   t/b/counter[1]
    SLICE_X8Y15.A        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196169
    SLICE_X6Y17.C2       net (fanout=1)        1.136   t/b/Mmux__n0196168
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     10.414ns (2.185ns logic, 8.229ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  10.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.303ns (Levels of Logic = 2)
  Clock Path Skew:      0.546ns (1.195 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X8Y15.A1       net (fanout=22)       3.450   t/b/counter[3]
    SLICE_X8Y15.A        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196169
    SLICE_X6Y17.C2       net (fanout=1)        1.136   t/b/Mmux__n0196168
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     10.303ns (2.097ns logic, 8.206ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  10.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.281ns (Levels of Logic = 3)
  Clock Path Skew:      0.546ns (1.195 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X6Y17.B3       net (fanout=32)       3.254   t/b/counter[1]
    SLICE_X6Y17.B        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196162
    SLICE_X6Y17.A3       net (fanout=1)        0.468   t/b/Mmux__n0196161
    SLICE_X6Y17.A        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196164
    SLICE_X6Y17.C1       net (fanout=1)        0.538   t/b/Mmux__n0196163
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                     10.281ns (2.401ns logic, 7.880ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  11.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a61/tmp1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.195ns (Levels of Logic = 3)
  Clock Path Skew:      0.471ns (1.283 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a61/tmp1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y7.AQ        Tcko                  0.525   t/tmp1_31
                                                       t/a61/tmp1
    SLICE_X6Y17.B1       net (fanout=2)        2.161   t/tmp1_30
    SLICE_X6Y17.B        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196162
    SLICE_X6Y17.A3       net (fanout=1)        0.468   t/b/Mmux__n0196161
    SLICE_X6Y17.A        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196164
    SLICE_X6Y17.C1       net (fanout=1)        0.538   t/b/Mmux__n0196163
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.195ns (2.408ns logic, 6.787ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a62/tmp0 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.283 - 0.796)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a62/tmp0 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.CQ        Tcko                  0.525   t/tmp0_35
                                                       t/a62/tmp0
    SLICE_X6Y8.A1        net (fanout=2)        1.080   t/tmp0_35
    SLICE_X6Y8.A         Tilo                  0.235   t/b/Mmux__n0196166
                                                       t/b/Mmux__n0196167
    SLICE_X8Y15.A6       net (fanout=1)        0.874   t/b/Mmux__n0196166
    SLICE_X8Y15.A        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196169
    SLICE_X6Y17.C2       net (fanout=1)        1.136   t/b/Mmux__n0196168
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.137ns (2.427ns logic, 6.710ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  11.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.164ns (Levels of Logic = 2)
  Clock Path Skew:      0.546ns (1.195 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X6Y17.A4       net (fanout=22)       2.928   t/b/counter[3]
    SLICE_X6Y17.A        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196164
    SLICE_X6Y17.C1       net (fanout=1)        0.538   t/b/Mmux__n0196163
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.164ns (2.078ns logic, 7.086ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a6/tmp1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.057ns (Levels of Logic = 3)
  Clock Path Skew:      0.462ns (1.239 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a6/tmp1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.CQ       Tcko                  0.525   t/tmp1_27
                                                       t/a6/tmp1
    SLICE_X21Y8.B4       net (fanout=2)        0.794   t/tmp1_27
    SLICE_X21Y8.B        Tilo                  0.259   t/b/Mmux__n019626
                                                       t/b/Mmux__n019627
    SLICE_X20Y15.A2      net (fanout=1)        1.144   t/b/Mmux__n019626
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      9.057ns (2.451ns logic, 6.606ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a64/counter_0_2 (FF)
  Destination:          t/a36/tmp0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.629ns (Levels of Logic = 5)
  Clock Path Skew:      0.054ns (0.770 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a64/counter_0_2 to t/a36/tmp0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.430   t/counter_0_4
                                                       t/a64/counter_0_2
    SLICE_X11Y60.C1      net (fanout=17)       5.278   t/counter_0_2
    SLICE_X11Y60.C       Tilo                  0.259   t/a36/delay[10]_GND_3_o_add_3_OUT[9]
                                                       t/a36/_n00572
    SLICE_X8Y61.D5       net (fanout=1)        0.474   t/a36/_n00572
    SLICE_X8Y61.D        Tilo                  0.254   t/a36/_n00575
                                                       t/a36/_n00575
    SLICE_X8Y61.C6       net (fanout=2)        0.143   t/a36/_n00575
    SLICE_X8Y61.C        Tilo                  0.255   t/a36/_n00575
                                                       t/a36/_n005710
    SLICE_X8Y57.D3       net (fanout=1)        0.800   t/a36/_n0057
    SLICE_X8Y57.D        Tilo                  0.254   t/tmp0_55
                                                       t/a36/tmp0_rstpot
    SLICE_X8Y57.C6       net (fanout=1)        0.143   t/a36/tmp0_rstpot
    SLICE_X8Y57.CLK      Tas                   0.339   t/tmp0_55
                                                       t/a36/tmp0_rstpot1
                                                       t/a36/tmp0
    -------------------------------------------------  ---------------------------
    Total                                      8.629ns (1.791ns logic, 6.838ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  11.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a18/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.498ns (1.268 - 0.770)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a18/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y9.CQ       Tcko                  0.430   t/tmp0_19
                                                       t/a18/tmp0
    SLICE_X15Y12.B4      net (fanout=2)        0.761   t/tmp0_19
    SLICE_X15Y12.B       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019668
    SLICE_X15Y12.A1      net (fanout=1)        0.928   t/b/Mmux__n019667
    SLICE_X15Y12.A       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019669
    SLICE_X17Y42.C1      net (fanout=1)        2.723   t/b/Mmux__n019668
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.984ns (2.385ns logic, 6.599ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a18/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.938ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.268 - 0.767)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a18/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.CQ       Tcko                  0.430   t/tmp1_19
                                                       t/a18/tmp1
    SLICE_X15Y12.B5      net (fanout=2)        0.715   t/tmp1_19
    SLICE_X15Y12.B       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019668
    SLICE_X15Y12.A1      net (fanout=1)        0.928   t/b/Mmux__n019667
    SLICE_X15Y12.A       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019669
    SLICE_X17Y42.C1      net (fanout=1)        2.723   t/b/Mmux__n019668
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.938ns (2.385ns logic, 6.553ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a7/tmp1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.873ns (Levels of Logic = 3)
  Clock Path Skew:      0.518ns (1.239 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a7/tmp1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.CQ      Tcko                  0.430   t/tmp1_25
                                                       t/a7/tmp1
    SLICE_X20Y15.C6      net (fanout=2)        1.287   t/tmp1_25
    SLICE_X20Y15.C       Tilo                  0.255   t/b/Mmux__n019625
                                                       t/b/Mmux__n019625
    SLICE_X20Y15.A1      net (fanout=1)        0.566   t/b/Mmux__n019624
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      8.873ns (2.352ns logic, 6.521ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  11.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a63/tmp1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.869ns (Levels of Logic = 3)
  Clock Path Skew:      0.537ns (1.283 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a63/tmp1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.525   t/tmp1_33
                                                       t/a63/tmp1
    SLICE_X8Y15.C1       net (fanout=2)        0.949   t/tmp1_33
    SLICE_X8Y15.C        Tilo                  0.255   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196165
    SLICE_X8Y15.A2       net (fanout=1)        0.717   t/b/Mmux__n0196164
    SLICE_X8Y15.A        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196169
    SLICE_X6Y17.C2       net (fanout=1)        1.136   t/b/Mmux__n0196168
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.869ns (2.447ns logic, 6.422ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  11.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_4 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.864ns (Levels of Logic = 2)
  Clock Path Skew:      0.546ns (1.195 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_4 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.CMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_4
    SLICE_X6Y17.D4       net (fanout=22)       2.935   t/b/counter[4]
    SLICE_X6Y17.D        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n0196161
    SLICE_X6Y17.C6       net (fanout=1)        0.143   t/b/Mmux__n019616
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.864ns (2.166ns logic, 6.698ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  11.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a7/tmp0 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.834ns (Levels of Logic = 3)
  Clock Path Skew:      0.518ns (1.239 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a7/tmp0 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.CQ      Tcko                  0.525   t/tmp0_25
                                                       t/a7/tmp0
    SLICE_X20Y15.C5      net (fanout=2)        1.153   t/tmp0_25
    SLICE_X20Y15.C       Tilo                  0.255   t/b/Mmux__n019625
                                                       t/b/Mmux__n019625
    SLICE_X20Y15.A1      net (fanout=1)        0.566   t/b/Mmux__n019624
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      8.834ns (2.447ns logic, 6.387ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  11.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a64/counter_11_1 (FF)
  Destination:          t/a53/tmp1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.362ns (Levels of Logic = 4)
  Clock Path Skew:      0.068ns (0.692 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a64/counter_11_1 to t/a53/tmp1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   t/counter_11_4
                                                       t/a64/counter_11_1
    SLICE_X4Y57.A2       net (fanout=17)       3.658   t/counter_11_1
    SLICE_X4Y57.A        Tilo                  0.254   t/signal53[10]
                                                       t/a53/_n00572
    SLICE_X1Y58.D6       net (fanout=1)        0.974   t/a53/_n00572
    SLICE_X1Y58.D        Tilo                  0.259   t/a53/_n00575
                                                       t/a53/_n00575
    SLICE_X5Y58.B4       net (fanout=2)        1.129   t/a53/_n00575
    SLICE_X5Y58.B        Tilo                  0.259   t/tmp1_39
                                                       t/a53/tmp1_rstpot
    SLICE_X5Y58.A2       net (fanout=1)        0.931   t/a53/tmp1_rstpot
    SLICE_X5Y58.CLK      Tas                   0.373   t/tmp1_39
                                                       t/a53/tmp1_rstpot1
                                                       t/a53/tmp1
    -------------------------------------------------  ---------------------------
    Total                                      8.362ns (1.670ns logic, 6.692ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  11.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a59/tmp0 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.776ns (Levels of Logic = 3)
  Clock Path Skew:      0.487ns (1.283 - 0.796)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a59/tmp0 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y7.AQ        Tcko                  0.525   t/tmp0_35
                                                       t/a59/tmp0
    SLICE_X8Y15.D3       net (fanout=2)        1.060   t/tmp0_34
    SLICE_X8Y15.D        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196166
    SLICE_X8Y15.A4       net (fanout=1)        0.514   t/b/Mmux__n0196165
    SLICE_X8Y15.A        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196169
    SLICE_X6Y17.C2       net (fanout=1)        1.136   t/b/Mmux__n0196168
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (2.446ns logic, 6.330ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a64/counter_5 (FF)
  Destination:          t/a53/tmp1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.353ns (Levels of Logic = 4)
  Clock Path Skew:      0.064ns (0.780 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a64/counter_5 to t/a53/tmp1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   t/counter_6
                                                       t/a64/counter_5
    SLICE_X1Y58.A2       net (fanout=258)      4.227   t/counter_5
    SLICE_X1Y58.A        Tilo                  0.259   t/a53/_n00575
                                                       t/a53/_n00573
    SLICE_X1Y58.D3       net (fanout=1)        0.391   t/a53/_n00573
    SLICE_X1Y58.D        Tilo                  0.259   t/a53/_n00575
                                                       t/a53/_n00575
    SLICE_X5Y58.B4       net (fanout=2)        1.129   t/a53/_n00575
    SLICE_X5Y58.B        Tilo                  0.259   t/tmp1_39
                                                       t/a53/tmp1_rstpot
    SLICE_X5Y58.A2       net (fanout=1)        0.931   t/a53/tmp1_rstpot
    SLICE_X5Y58.CLK      Tas                   0.373   t/tmp1_39
                                                       t/a53/tmp1_rstpot1
                                                       t/a53/tmp1
    -------------------------------------------------  ---------------------------
    Total                                      8.353ns (1.675ns logic, 6.678ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  11.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.794ns (Levels of Logic = 3)
  Clock Path Skew:      0.531ns (1.180 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X16Y25.A3      net (fanout=32)       2.269   t/b/counter[1]
    SLICE_X16Y25.A       Tilo                  0.254   t/b/Mmux__n019662
                                                       t/b/Mmux__n019663
    SLICE_X17Y42.A6      net (fanout=1)        1.340   t/b/Mmux__n019662
    SLICE_X17Y42.A       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n019664
    SLICE_X17Y42.C2      net (fanout=1)        0.530   t/b/Mmux__n019663
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.794ns (2.468ns logic, 6.326ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  11.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a59/tmp1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.477ns (1.283 - 0.806)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a59/tmp1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y6.AQ        Tcko                  0.430   t/tmp1_35
                                                       t/a59/tmp1
    SLICE_X8Y15.D6       net (fanout=2)        1.110   t/tmp1_34
    SLICE_X8Y15.D        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196166
    SLICE_X8Y15.A4       net (fanout=1)        0.514   t/b/Mmux__n0196165
    SLICE_X8Y15.A        Tilo                  0.254   t/b/Mmux__n0196165
                                                       t/b/Mmux__n0196169
    SLICE_X6Y17.C2       net (fanout=1)        1.136   t/b/Mmux__n0196168
    SLICE_X6Y17.C        Tilo                  0.235   t/b/Mmux__n019616
                                                       t/b/Mmux__n01961610
    OLOGIC_X0Y61.D1      net (fanout=1)        3.620   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.731ns (2.351ns logic, 6.380ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a23/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.552ns (1.268 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a23/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.AQ      Tcko                  0.525   t/tmp0_11
                                                       t/a23/tmp0
    SLICE_X15Y12.C3      net (fanout=2)        1.022   t/tmp0_10
    SLICE_X15Y12.C       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019665
    SLICE_X15Y12.A6      net (fanout=1)        0.327   t/b/Mmux__n019664
    SLICE_X15Y12.A       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019669
    SLICE_X17Y42.C1      net (fanout=1)        2.723   t/b/Mmux__n019668
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (2.480ns logic, 6.259ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  11.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a3/tmp1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.644ns (Levels of Logic = 3)
  Clock Path Skew:      0.462ns (1.239 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a3/tmp1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.AQ       Tcko                  0.525   t/tmp1_27
                                                       t/a3/tmp1
    SLICE_X20Y15.D6      net (fanout=2)        1.016   t/tmp1_26
    SLICE_X20Y15.D       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019626
    SLICE_X20Y15.A4      net (fanout=1)        0.514   t/b/Mmux__n019625
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      8.644ns (2.446ns logic, 6.198ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  11.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a64/counter_5 (FF)
  Destination:          t/a4/tmp0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.208ns (Levels of Logic = 5)
  Clock Path Skew:      0.030ns (0.746 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a64/counter_5 to t/a4/tmp0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   t/counter_6
                                                       t/a64/counter_5
    SLICE_X21Y58.A2      net (fanout=258)      3.842   t/counter_5
    SLICE_X21Y58.A       Tilo                  0.259   t/a4/_n00575
                                                       t/a4/_n00573
    SLICE_X21Y58.D2      net (fanout=1)        1.420   t/a4/_n00573
    SLICE_X21Y58.D       Tilo                  0.259   t/a4/_n00575
                                                       t/a4/_n00575
    SLICE_X21Y58.C6      net (fanout=2)        0.151   t/a4/_n00575
    SLICE_X21Y58.C       Tilo                  0.259   t/a4/_n00575
                                                       t/a4/_n005710
    SLICE_X20Y57.D2      net (fanout=1)        0.757   t/a4/_n0057
    SLICE_X20Y57.D       Tilo                  0.254   t/tmp0_23
                                                       t/a4/tmp0_rstpot
    SLICE_X20Y57.C6      net (fanout=1)        0.143   t/a4/tmp0_rstpot
    SLICE_X20Y57.CLK     Tas                   0.339   t/tmp0_23
                                                       t/a4/tmp0_rstpot1
                                                       t/a4/tmp0
    -------------------------------------------------  ---------------------------
    Total                                      8.208ns (1.895ns logic, 6.313ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  11.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a19/tmp1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.669ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.268 - 0.767)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a19/tmp1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.AQ       Tcko                  0.430   t/tmp1_19
                                                       t/a19/tmp1
    SLICE_X15Y12.D3      net (fanout=2)        0.871   t/tmp1_18
    SLICE_X15Y12.D       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019666
    SLICE_X15Y12.A4      net (fanout=1)        0.503   t/b/Mmux__n019665
    SLICE_X15Y12.A       Tilo                  0.259   t/b/Mmux__n019665
                                                       t/b/Mmux__n019669
    SLICE_X17Y42.C1      net (fanout=1)        2.723   t/b/Mmux__n019668
    SLICE_X17Y42.C       Tilo                  0.259   t/b/Mmux__n01966
                                                       t/b/Mmux__n0196610
    OLOGIC_X6Y63.D1      net (fanout=1)        2.187   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.669ns (2.385ns logic, 6.284ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  11.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a3/tmp0 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.634ns (Levels of Logic = 3)
  Clock Path Skew:      0.466ns (1.239 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a3/tmp0 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AQ       Tcko                  0.525   t/tmp0_27
                                                       t/a3/tmp0
    SLICE_X20Y15.D3      net (fanout=2)        1.006   t/tmp0_26
    SLICE_X20Y15.D       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019626
    SLICE_X20Y15.A4      net (fanout=1)        0.514   t/b/Mmux__n019625
    SLICE_X20Y15.A       Tilo                  0.254   t/b/Mmux__n019625
                                                       t/b/Mmux__n019629
    SLICE_X18Y54.C4      net (fanout=1)        3.378   t/b/Mmux__n019628
    SLICE_X18Y54.C       Tilo                  0.235   t/b/Mmux__n01962
                                                       t/b/Mmux__n0196210
    OLOGIC_X7Y63.D1      net (fanout=1)        1.290   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      8.634ns (2.446ns logic, 6.188ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  11.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a64/counter_2 (FF)
  Destination:          t/a53/tmp1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.220ns (Levels of Logic = 4)
  Clock Path Skew:      0.063ns (0.780 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a64/counter_2 to t/a53/tmp1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   t/counter_2
                                                       t/a64/counter_2
    SLICE_X1Y59.B2       net (fanout=322)      4.106   t/counter_2
    SLICE_X1Y59.B        Tilo                  0.259   t/a53/delay[10]_GND_3_o_add_3_OUT[2]
                                                       t/a53/_n00574
    SLICE_X1Y58.D4       net (fanout=1)        0.474   t/a53/_n00574
    SLICE_X1Y58.D        Tilo                  0.259   t/a53/_n00575
                                                       t/a53/_n00575
    SLICE_X5Y58.B4       net (fanout=2)        1.129   t/a53/_n00575
    SLICE_X5Y58.B        Tilo                  0.259   t/tmp1_39
                                                       t/a53/tmp1_rstpot
    SLICE_X5Y58.A2       net (fanout=1)        0.931   t/a53/tmp1_rstpot
    SLICE_X5Y58.CLK      Tas                   0.373   t/tmp1_39
                                                       t/a53/tmp1_rstpot1
                                                       t/a53/tmp1
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (1.580ns logic, 6.640ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_0/CLK0
  Logical resource: t/b/oData_0/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_1/CLK0
  Logical resource: t/b/oData_1/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_2/CLK0
  Logical resource: t/b/oData_2/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_3/CLK0
  Logical resource: t/b/oData_3/CK0
  Location pin: OLOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_4/CLK0
  Logical resource: t/b/oData_4/CK0
  Location pin: OLOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_5/CLK0
  Logical resource: t/b/oData_5/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_6/CLK0
  Logical resource: t/b/oData_6/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_7/CLK0
  Logical resource: t/b/oData_7/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oClock/CLK0
  Logical resource: t/b/oClock/CK0
  Location pin: OLOGIC_X7Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_31/CLK
  Logical resource: t/a61/tmp1/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_31/CLK
  Logical resource: t/a60/tmp1/CK
  Location pin: SLICE_X0Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_47/CLK
  Logical resource: t/a45/tmp1/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_47/CLK
  Logical resource: t/a44/tmp1/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_41/CLK
  Logical resource: t/a49/tmp1/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_41/CLK
  Logical resource: t/a55/tmp1/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_53/CLK
  Logical resource: t/a42/tmp1/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_53/CLK
  Logical resource: t/a40/tmp1/CK
  Location pin: SLICE_X4Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_39/CLK
  Logical resource: t/a53/tmp0/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_39/CLK
  Logical resource: t/a52/tmp0/CK
  Location pin: SLICE_X4Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_35/CLK
  Logical resource: t/a59/tmp0/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp0_35/CLK
  Logical resource: t/a62/tmp0/CK
  Location pin: SLICE_X8Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_33/CLK
  Logical resource: t/a57/tmp1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_33/CLK
  Logical resource: t/a63/tmp1/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_59/CLK
  Logical resource: t/a35/tmp1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_59/CLK
  Logical resource: t/a38/tmp1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_45/CLK
  Logical resource: t/a50/tmp1/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_45/CLK
  Logical resource: t/a48/tmp1/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_57/CLK
  Logical resource: t/a33/tmp1/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/tmp1_57/CLK
  Logical resource: t/a39/tmp1/CK
  Location pin: SLICE_X8Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.641|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7482 paths, 0 nets, and 6214 connections

Design statistics:
   Minimum period:  11.641ns{1}   (Maximum frequency:  85.903MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 29 13:04:51 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 187 MB



