$date
	Mon Nov 13 16:34:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! isEqual $end
$var wire 32 " C [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 3 $ ALUOp [2:0] $end
$var reg 32 % B [31:0] $end
$scope module u_ALU $end
$var wire 32 & A [31:0] $end
$var wire 3 ' ALUOp [2:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 ! isEqual $end
$var wire 32 ) C [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 )
b1111111111111111 (
b11 '
b0 &
b1111111111111111 %
b11 $
b0 #
b1111111111111111 "
0!
$end
#2
