`timescale 1ns / 1ps

module PC(
    input en,
    input[31:0]  Addr_result,            // é‰ãƒ¨åšœALU,æ¶“ç¯ˆLUç’ï¼„ç•»é‘è™¹æ®‘ç’ºå® æµ†é¦æ¿æ½ƒ(beq)
    input        clock,           //éƒå •æŒ?
    input        reset,           //æ¾¶å¶„ç¶…æ·‡â€³å½¿æ¥‚æ¨¼æ•¸éªè™«æ¹éï¿½
    input        Branch,               // é‰ãƒ¨åšœcontrolleré”›å å½é‚î…Ÿæ§¸éšï¸½æ§¸beqé”›ï¿½
    input        Zero,                  //é‰ãƒ¨åšœALUé”›å å½é‚î…Ÿæ§¸éšï¸¾æµ‰ç»›å¤›ç´š
     
    output reg [31:0] PC
    );
    wire[31:0] PC_plus_4;

    wire [31:0] Next_PC;
    assign Next_PC = ((Branch == 1) && (Zero == 1 ))?Addr_result:PC_plus_4;
    assign PC_plus_4 = PC + 4;


    always @(posedge en or posedge reset) begin
        if(reset == 1)
            PC = 32'd0;
        else if(en)
            PC = Next_PC;
    end
endmodule
