# Single Cycle CPU & Pipeline CPU

A single cycle CPU and a pipeline CPU written in verilog.
