///Register `AXISRAM5ERKEYR` writer
pub type W = crate::W<AXISRAM5ERKEYRrs>;
///Field `ERASEKEY` writer - Erase write protection key
pub type ERASEKEY_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl core::fmt::Debug for crate::generic::Reg<AXISRAM5ERKEYRrs> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bits 0:7 - Erase write protection key
    #[inline(always)]
    pub fn erasekey(&mut self) -> ERASEKEY_W<AXISRAM5ERKEYRrs> {
        ERASEKEY_W::new(self, 0)
    }
}
/**RAMCFG AXISRAM5 erase key register

You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`axisram5erkeyr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N655.html#RAMCFG:AXISRAM5ERKEYR)*/
pub struct AXISRAM5ERKEYRrs;
impl crate::RegisterSpec for AXISRAM5ERKEYRrs {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`axisram5erkeyr::W`](W) writer structure
impl crate::Writable for AXISRAM5ERKEYRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets AXISRAM5ERKEYR to value 0
impl crate::Resettable for AXISRAM5ERKEYRrs {}
