Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Dec 31 17:07:08 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             284 |          111 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             388 |          176 |
| Yes          | No                    | No                     |              41 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             585 |          245 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------------------------+----------------------------------------+------------------+----------------+
|                Clock Signal               |                        Enable Signal                       |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------------------------------+----------------------------------------+------------------+----------------+
| ~touch_btn_IBUF_BUFG[5]                   |                                                            |                                        |                1 |              1 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/OversamplingTick                   |                                        |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_10  |                                                            | touch_btn_IBUF_BUFG[5]                 |                1 |              1 |
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_10 |                                                            | touch_btn_IBUF_BUFG[5]                 |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_10     |                                                            |                                        |                2 |              2 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state_reg[0][0] |                                        |                2 |              4 |
|  clk_uart_IBUF_BUFG                       | SERIAL_TRANSMITTER//i__n_10                                |                                        |                2 |              4 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/E[0]                               | SERIAL_RECEIVER/GapCnt[5]_i_1_n_10     |                1 |              6 |
|  clk_uart_IBUF_BUFG                       | SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_10           |                                        |                1 |              8 |
|  clk_uart_IBUF_BUFG                       | SERIAL_RECEIVER/tickgen/RxD_data_reg[0][0]                 |                                        |                1 |              8 |
|  clk_uart_IBUF_BUFG                       | SERIAL_TRANSMITTER/tickgen/E[0]                            |                                        |                3 |              8 |
|  clk_uart_IBUF_BUFG                       | MEM_CONTROLL_0/TxD_data_reg[7]_3[0]                        |                                        |                1 |              8 |
|  MEM_CONTROLL_0/TxD_data_reg[7]           |                                                            | touch_btn_IBUF_BUFG[5]                 |                2 |              8 |
|  clk_uart_IBUF_BUFG                       |                                                            | SERIAL_TRANSMITTER//i___0_n_10         |                5 |             16 |
| ~n_0_2120_BUFG                            |                                                            |                                        |                6 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]         |                                                            |                                        |               12 |             20 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]         |                                                            |                                        |                7 |             20 |
|  clk_uart_IBUF_BUFG                       |                                                            |                                        |               10 |             27 |
|  n_9_2783_BUFG                            |                                                            |                                        |               11 |             32 |
|  n_8_2878_BUFG                            |                                                            | touch_btn_IBUF_BUFG[5]                 |               10 |             32 |
|  IF_to_ID_0/E[0]                          |                                                            |                                        |               11 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]         |                                                            | touch_btn_IBUF_BUFG[5]                 |               10 |             32 |
|  IF_to_ID_0/pc_o_reg[31]_2[0]             |                                                            | touch_btn_IBUF_BUFG[5]                 |               14 |             32 |
|  n_7_1950_BUFG                            |                                                            | MEM_CONTROLL_0/data_o_reg[31]_i_2_n_10 |               11 |             32 |
|  n_6_1945_BUFG                            |                                                            | touch_btn_IBUF_BUFG[5]                 |               14 |             32 |
|  n_5_1955_BUFG                            |                                                            | touch_btn_IBUF_BUFG[5]                 |               18 |             32 |
|  n_4_481_BUFG                             |                                                            | touch_btn_IBUF_BUFG[5]                 |               16 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_0[0]        |                                                            |                                        |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]        |                                                            | touch_btn_IBUF_BUFG[5]                 |                9 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_0[0]       |                                                            |                                        |               11 |             32 |
|  n_2_2806_BUFG                            |                                                            |                                        |               15 |             33 |
|  n_3_2838_BUFG                            |                                                            |                                        |               15 |             33 |
|  n_1_1951_BUFG                            |                                                            | MEM_CONTROLL_0/ce_o_reg_i_2_n_10       |               13 |             38 |
|  CLOCK/inst/clk_out1                      | MEM_to_WB_0/hi_o_reg[31]_0[0]                              | touch_btn_IBUF_BUFG[5]                 |               25 |             64 |
|  CLOCK/inst/clk_out1                      |                                                            | touch_btn_IBUF_BUFG[5]                 |               52 |             68 |
|  CLOCK/inst/clk_out1                      | MEM_to_WB_0/p_0_in2_out                                    |                                        |               12 |             96 |
|  CLOCK/inst/clk_out1                      | PAUSE_CTRL_0/pause[0]                                      | touch_btn_IBUF_BUFG[5]                 |               36 |             96 |
|  CLOCK/inst/clk_out1                      | MEM_CONTROLL_0/lo_o_reg[0][0]                              | MEM_CONTROLL_0/hilo_en_o_reg[0]        |               51 |            103 |
|  CLOCK/inst/clk_out1                      | PAUSE_CTRL_0/pause[0]                                      | ID_to_EX_0/reg_wt_addr_o_reg[0]_0      |               58 |            144 |
|  CLOCK/inst/clk_out1                      | ID_to_EX_0/E[0]                                            | MEM_CONTROLL_0/SR[0]                   |               74 |            172 |
+-------------------------------------------+------------------------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     5 |
| 16+    |                    27 |
+--------+-----------------------+


