
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003329                       # Number of seconds simulated
sim_ticks                                  3328626606                       # Number of ticks simulated
final_tick                               574831549725                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 299090                       # Simulator instruction rate (inst/s)
host_op_rate                                   384713                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 231667                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918792                       # Number of bytes of host memory used
host_seconds                                 14368.15                       # Real time elapsed on the host
sim_insts                                  4297370396                       # Number of instructions simulated
sim_ops                                    5527618659                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       252160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       347136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       158208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       118528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               883328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7296                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       228224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            228224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1970                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2712                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1236                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          926                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6901                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1783                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1783                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       538360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75754967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       499906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    104288057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       538360                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     47529513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       615269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     35608680                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               265373112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       538360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       499906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       538360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       615269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2191895                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68564014                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68564014                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68564014                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       538360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75754967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       499906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    104288057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       538360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     47529513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       615269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     35608680                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              333937125                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7982319                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874796                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510513                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185670                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1416336                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374284                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207581                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5847                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15991995                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874796                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581865                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291925                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910463                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        409230                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669017                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7810499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4518574     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163457      2.09%     59.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297616      3.81%     63.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280979      3.60%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457329      5.86%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476759      6.10%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113704      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86338      1.11%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415743     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7810499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360145                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003427                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3496004                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       395253                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3183428                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12763                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        723041                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314419                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17897179                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        723041                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645770                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         145660                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44023                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045365                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       206631                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17414712                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         68901                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        85720                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23133924                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79283931                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79283931                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8220874                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2053                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           552934                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2670606                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583109                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9459                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       221676                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16461696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13847629                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18459                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5029965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13806467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7810499                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772951                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2739154     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1444835     18.50%     53.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1273665     16.31%     69.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772270      9.89%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802226     10.27%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473101      6.06%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210804      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56131      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38313      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7810499                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54736     66.32%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17844     21.62%     87.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9953     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10866995     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109609      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376173     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493852      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13847629                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734788                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82533                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005960                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35606748                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21493720                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13386191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13930162                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34325                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785652                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144168                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        723041                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          82005                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6483                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16463701                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19727                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2670606                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583109                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208383                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13582924                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281230                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264704                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2763209                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049733                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481979                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701626                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13401776                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13386191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220926                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20107882                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676980                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408841                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5091991                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185965                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7087458                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604493                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.306754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3291205     46.44%     46.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493760     21.08%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833374     11.76%     79.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283419      4.00%     83.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273142      3.85%     87.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114794      1.62%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299303      4.22%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89031      1.26%     94.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409430      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7087458                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409430                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23141797                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33651193                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 171820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798232                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798232                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252769                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252769                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62806583                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17558252                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18418161                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7982319                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2844675                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2312590                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195444                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1159713                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1100902                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          297948                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8310                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2845228                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15764597                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2844675                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1398850                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3462698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046455                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        623850                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1393071                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7778522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4315824     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          305816      3.93%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243366      3.13%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          594186      7.64%     70.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          159563      2.05%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207034      2.66%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151502      1.95%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           84043      1.08%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717188     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7778522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356372                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.974939                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2978243                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       607402                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3327259                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23240                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842373                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       484851                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4425                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18840116                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10448                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842373                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3197632                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133138                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       152260                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3125683                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327431                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18169880                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3222                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134083                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          177                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25437030                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84802290                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84802290                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15531468                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9905506                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3791                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2166                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           904778                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1699453                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       864096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13262                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       258441                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17169074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3648                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13612271                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27447                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5968860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18238345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          639                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7778522                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.749982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888179                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2738767     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1666175     21.42%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1079243     13.87%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       805860     10.36%     80.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       695861      8.95%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358235      4.61%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       311004      4.00%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57629      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65748      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7778522                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79916     70.67%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16829     14.88%     85.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16331     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11340735     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193040      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1504      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1350435      9.92%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       726557      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13612271                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.705303                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             113076                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008307                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35143587                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23141641                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13262043                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13725347                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50524                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       677211                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       224855                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842373                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55280                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7448                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17172723                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37330                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1699453                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       864096                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2144                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226303                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13392963                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1267163                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       219308                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1973822                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1890217                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            706659                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.677829                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13270907                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13262043                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8638378                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24395552                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.661427                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354096                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9098709                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11174171                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5998548                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195320                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6936149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.611005                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2730874     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1907798     27.51%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       774894     11.17%     78.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       435871      6.28%     84.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356036      5.13%     89.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       143506      2.07%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171684      2.48%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86694      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       328792      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6936149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9098709                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11174171                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1661467                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022234                       # Number of loads committed
system.switch_cpus1.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1605511                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10068368                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227497                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       328792                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23780076                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35188449                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 203797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9098709                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11174171                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9098709                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.877302                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.877302                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.139858                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.139858                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60238955                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18329356                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17386614                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3008                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7982226                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2916756                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2378454                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196473                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1202936                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1133097                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          312735                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8662                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2913945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16016931                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2916756                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1445832                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3551481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1040461                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        532271                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1438024                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        95178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7839358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.531384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4287877     54.70%     54.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          234169      2.99%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          434697      5.55%     63.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          437396      5.58%     68.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          270525      3.45%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218334      2.79%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134619      1.72%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126737      1.62%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1695004     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7839358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365406                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.006574                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3039476                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       526979                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3410820                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21051                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        841031                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       493238                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          585                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19202679                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2597                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        841031                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3261471                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          95527                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       129882                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3205774                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       305669                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18510330                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        126760                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26016108                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86322955                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86322955                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16018130                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9997904                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3290                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1576                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           855744                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1711034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       870335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11070                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       283621                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17440478                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13873091                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27781                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5930968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18125063                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7839358                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769672                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2719526     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1696270     21.64%     56.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1111567     14.18%     70.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       734206      9.37%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       774420      9.88%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370427      4.73%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       297643      3.80%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66996      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68303      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7839358                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86375     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16255     13.65%     86.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16428     13.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11603584     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186271      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1576      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1343111      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       738549      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13873091                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737998                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119058                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35732379                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23374630                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13551674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13992149                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43900                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       666951                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208965                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        841031                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          50251                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8493                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17443637                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        34979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1711034                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       870335                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1576                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6681                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       121780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231392                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13686506                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1280599                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186585                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2001317                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1940702                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720718                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.714623                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13556046                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13551674                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8633134                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24763460                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697731                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348624                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9328644                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11486052                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5957560                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198268                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      6998327                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.641257                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146015                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2686140     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1948104     27.84%     66.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       809515     11.57%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       402944      5.76%     83.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       400836      5.73%     89.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       162047      2.32%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       163101      2.33%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87219      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       338421      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      6998327                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9328644                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11486052                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1705435                       # Number of memory references committed
system.switch_cpus2.commit.loads              1044073                       # Number of loads committed
system.switch_cpus2.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1657806                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10348080                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       236871                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       338421                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24103518                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35728894                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 142868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9328644                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11486052                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9328644                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855668                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855668                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168677                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168677                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61474054                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18833267                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17646904                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7982319                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2986330                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2438584                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       200922                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1247200                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1173953                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          307421                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8830                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3088297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16210652                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2986330                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1481374                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3512217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1044809                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        502535                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1503392                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        77560                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7945307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.522272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.334376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4433090     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          286086      3.60%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          432435      5.44%     64.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          298461      3.76%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          211132      2.66%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          204350      2.57%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          123262      1.55%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          263894      3.32%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1692597     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7945307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374118                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.030820                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3177402                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       524346                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3352664                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        48841                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        842041                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       500714                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19401783                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        842041                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3356525                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          48602                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       219727                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3218826                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259575                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18817033                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        107409                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26403208                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87574111                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87574111                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16187452                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10215709                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3380                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1615                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           776652                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1724258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       879135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10426                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       205731                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17525492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13981892                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28012                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5879162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17962517                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7945307                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759767                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.920437                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2888846     36.36%     36.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1595223     20.08%     56.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1105632     13.92%     70.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751844      9.46%     79.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774126      9.74%     89.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       365145      4.60%     94.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       327816      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62652      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74023      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7945307                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75768     70.55%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15028     13.99%     84.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16594     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11693267     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       176237      1.26%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1608      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1374014      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       736766      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13981892                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.751608                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             107390                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36044491                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23407914                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13590724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14089282                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        43643                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       672405                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          572                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       210158                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        842041                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          25906                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4802                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17528717                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        63774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1724258                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       879135                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1615                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       110484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231552                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13721857                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1283975                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       260033                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2002224                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1949804                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            718249                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719031                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13596928                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13590724                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8795404                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24988352                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.702603                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351980                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9411570                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11601159                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5927563                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       202337                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7103265                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.633215                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.171447                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2758332     38.83%     38.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2017671     28.40%     67.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       763798     10.75%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       427107      6.01%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       356168      5.01%     89.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       160275      2.26%     91.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       152658      2.15%     93.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       105472      1.48%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       361784      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7103265                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9411570                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11601159                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1720830                       # Number of memory references committed
system.switch_cpus3.commit.loads              1051853                       # Number of loads committed
system.switch_cpus3.commit.membars               1608                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1683135                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10444110                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       239958                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       361784                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24270203                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35900062                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  37012                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9411570                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11601159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9411570                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.848139                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.848139                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.179052                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.179052                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61628172                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18903516                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17841580                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3216                       # number of misc regfile writes
system.l2.replacements                           6903                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           318557                       # Total number of references to valid blocks.
system.l2.sampled_refs                          15095                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.103478                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            44.169167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.075619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    917.067645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.629275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1135.803403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.636417                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    583.491482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.476033                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    422.583228                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1457.442843                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1548.958199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1120.784879                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            918.881810                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005392                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001352                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.111947                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.138648                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001176                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.071227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001401                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.051585                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.177911                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.189082                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136815                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.112168                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3076                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3944                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2456                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2197                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11673                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3054                       # number of Writeback hits
system.l2.Writeback_hits::total                  3054                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3076                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3944                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2456                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2197                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11673                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3076                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3944                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2456                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2197                       # number of overall hits
system.l2.overall_hits::total                   11673                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1970                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2712                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1237                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          926                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6902                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1970                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2712                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1237                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          926                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6902                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1970                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2712                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1237                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          926                       # number of overall misses
system.l2.overall_misses::total                  6902                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       768169                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    120370071                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       707692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    161551355                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       715416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     79445080                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       820311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     58313226                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       422691320                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       768169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    120370071                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       707692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    161551355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       715416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     79445080                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       820311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     58313226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        422691320                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       768169                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    120370071                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       707692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    161551355                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       715416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     79445080                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       820311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     58313226                       # number of overall miss cycles
system.l2.overall_miss_latency::total       422691320                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5046                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18575                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3054                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3054                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5046                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6656                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3693                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3123                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18575                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5046                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6656                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3693                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3123                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18575                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.390408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.407452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.334958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.296510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.371575                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.390408                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.407452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.334958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.296510                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.371575                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.390408                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.407452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.334958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.296510                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.371575                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54869.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61101.558883                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54437.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59569.083702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51101.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64223.993533                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 51269.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62973.246220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61241.860330                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54869.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61101.558883                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54437.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59569.083702                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51101.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64223.993533                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 51269.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62973.246220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61241.860330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54869.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61101.558883                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54437.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59569.083702                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51101.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64223.993533                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 51269.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62973.246220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61241.860330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1783                       # number of writebacks
system.l2.writebacks::total                      1783                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1970                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2712                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1237                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          926                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6902                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6902                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       688187                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    108973901                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       633066                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    145940088                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       636412                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     72301162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       726462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     52972038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    382871316                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       688187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    108973901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       633066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    145940088                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       636412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     72301162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       726462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     52972038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    382871316                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       688187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    108973901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       633066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    145940088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       636412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     72301162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       726462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     52972038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    382871316                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.390408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.407452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.334958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.296510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.371575                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.390408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.407452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.334958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.296510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.371575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.390408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.407452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.334958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.296510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.371575                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49156.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55316.701015                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48697.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53812.716814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        45458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58448.797090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45403.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57205.224622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55472.517531                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49156.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55316.701015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48697.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53812.716814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        45458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58448.797090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 45403.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 57205.224622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55472.517531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49156.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55316.701015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48697.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53812.716814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        45458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58448.797090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 45403.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 57205.224622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55472.517531                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.847482                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701113                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1851573.221811                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.847482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022191                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866743                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668999                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668999                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668999                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668999                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668999                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668999                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       950276                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       950276                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       950276                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       950276                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       950276                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       950276                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669017                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52793.111111                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52793.111111                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52793.111111                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52793.111111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52793.111111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52793.111111                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       802126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       802126                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       802126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       802126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       802126                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       802126                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57294.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57294.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57294.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57294.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57294.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57294.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5046                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936268                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5302                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42236.187854                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.019937                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.980063                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777422                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222578                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067910                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067910                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504850                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504850                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504850                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504850                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17091                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17091                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17091                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17091                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17091                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17091                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    847148641                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    847148641                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    847148641                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    847148641                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    847148641                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    847148641                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2085001                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2085001                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521941                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521941                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521941                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521941                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008197                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008197                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006777                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49566.944064                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49566.944064                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49566.944064                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49566.944064                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49566.944064                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49566.944064                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          725                       # number of writebacks
system.cpu0.dcache.writebacks::total              725                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12045                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12045                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12045                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12045                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12045                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5046                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5046                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5046                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5046                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    148599180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    148599180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    148599180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    148599180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    148599180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    148599180                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29448.906064                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29448.906064                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29448.906064                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29448.906064                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29448.906064                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29448.906064                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969219                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088366467                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194287.231855                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969219                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1393053                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1393053                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1393053                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1393053                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1393053                       # number of overall hits
system.cpu1.icache.overall_hits::total        1393053                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1029404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1029404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1029404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1029404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1029404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1029404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1393071                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1393071                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1393071                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1393071                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1393071                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1393071                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57189.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57189.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57189.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57189.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57189.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57189.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       737362                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       737362                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       737362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       737362                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       737362                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       737362                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56720.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56720.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56720.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6655                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177803419                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6911                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25727.596440                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.133059                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.866941                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867707                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132293                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963027                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963027                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636225                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636225                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1979                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1504                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1599252                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1599252                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1599252                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1599252                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14392                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14392                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14392                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14392                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14392                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    593843989                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    593843989                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    593843989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    593843989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    593843989                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    593843989                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       977419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       977419                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1979                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1613644                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1613644                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1613644                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1613644                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014724                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008919                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008919                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008919                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008919                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41262.089286                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41262.089286                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41262.089286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41262.089286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41262.089286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41262.089286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          824                       # number of writebacks
system.cpu1.dcache.writebacks::total              824                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7736                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7736                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7736                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7736                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7736                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6656                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6656                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6656                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6656                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    199700752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    199700752                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    199700752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    199700752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    199700752                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    199700752                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006810                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004125                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004125                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30003.117788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30003.117788                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30003.117788                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30003.117788                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30003.117788                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30003.117788                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958635                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086077692                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345740.155508                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958635                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1438008                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1438008                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1438008                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1438008                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1438008                       # number of overall hits
system.cpu2.icache.overall_hits::total        1438008                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       901029                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       901029                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       901029                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       901029                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       901029                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       901029                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1438024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1438024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1438024                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1438024                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1438024                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1438024                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56314.312500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56314.312500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56314.312500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56314.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56314.312500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56314.312500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       733073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       733073                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       733073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       733073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       733073                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       733073                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52362.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 52362.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 52362.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3692                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166194458                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3948                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42095.860689                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.960313                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.039687                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855314                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144686                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       976604                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         976604                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       658260                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        658260                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1576                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1576                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1576                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1576                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1634864                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1634864                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1634864                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1634864                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9793                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9793                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9793                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9793                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9793                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9793                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    421454082                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    421454082                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    421454082                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    421454082                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    421454082                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    421454082                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       986397                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       986397                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       658260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       658260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1644657                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1644657                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1644657                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1644657                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009928                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009928                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005954                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005954                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005954                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005954                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43036.258756                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43036.258756                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43036.258756                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43036.258756                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43036.258756                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43036.258756                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          801                       # number of writebacks
system.cpu2.dcache.writebacks::total              801                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6100                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6100                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6100                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6100                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6100                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6100                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3693                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3693                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3693                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3693                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3693                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3693                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     99620579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     99620579                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     99620579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     99620579                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     99620579                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     99620579                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003744                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002245                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002245                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002245                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002245                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26975.515570                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26975.515570                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26975.515570                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26975.515570                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26975.515570                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26975.515570                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.724922                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089444660                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358105.324675                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.724922                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025200                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739944                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1503373                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1503373                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1503373                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1503373                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1503373                       # number of overall hits
system.cpu3.icache.overall_hits::total        1503373                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1080239                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1080239                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1080239                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1080239                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1080239                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1080239                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1503392                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1503392                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1503392                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1503392                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1503392                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1503392                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 56854.684211                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56854.684211                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 56854.684211                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56854.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 56854.684211                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56854.684211                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       839470                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       839470                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       839470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       839470                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       839470                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       839470                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52466.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52466.875000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52466.875000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52466.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52466.875000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52466.875000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3123                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161232477                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3379                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              47716.033442                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   212.745738                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    43.254262                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.831038                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.168962                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       977825                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         977825                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       665761                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        665761                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1614                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1614                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1608                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1608                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1643586                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1643586                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1643586                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1643586                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6474                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6474                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6474                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6474                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6474                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6474                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    229757938                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    229757938                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    229757938                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    229757938                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    229757938                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    229757938                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       984299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       984299                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       665761                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       665761                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1608                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1608                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1650060                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1650060                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1650060                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1650060                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006577                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006577                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003923                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003923                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003923                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003923                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35489.332407                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35489.332407                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35489.332407                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35489.332407                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35489.332407                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35489.332407                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          704                       # number of writebacks
system.cpu3.dcache.writebacks::total              704                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3351                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3351                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3351                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3351                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3123                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3123                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3123                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3123                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     78613789                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     78613789                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     78613789                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     78613789                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     78613789                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     78613789                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001893                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001893                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25172.522895                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25172.522895                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25172.522895                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25172.522895                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25172.522895                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25172.522895                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
