# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/read_controller.vhd} 
#  
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/read_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity read_controller
# -- Compiling architecture behave of read_controller
vsim -gui read_controller
# vsim -gui read_controller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ram_generic_pkg(body)
# Loading work.read_controller(behave)
# WARNING: No extended dataflow license exists
