
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 41631
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020iclg400-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020i'
INFO: [Device 21-403] Loading part xc7z020iclg400-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18084
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1979.402 ; gain = 363.734 ; free physical = 1082 ; free virtual = 22244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3010.832; parent = 1982.375; children = 1028.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/synth_1/.Xil/Vivado-18076-SSD-UBUNTU/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/synth_1/.Xil/Vivado-18076-SSD-UBUNTU/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2050.340 ; gain = 434.672 ; free physical = 1175 ; free virtual = 22337
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3078.801; parent = 2050.344; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2068.152 ; gain = 452.484 ; free physical = 1174 ; free virtual = 22336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3096.613; parent = 2068.156; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.152 ; gain = 452.484 ; free physical = 1174 ; free virtual = 22336
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3096.613; parent = 2068.156; children = 1028.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2068.152 ; gain = 0.000 ; free physical = 1167 ; free virtual = 22329
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/pynqrypt_encrypt.xdc]
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/pynqrypt_encrypt.xdc]
Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.090 ; gain = 0.000 ; free physical = 1091 ; free virtual = 22253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2141.090 ; gain = 0.000 ; free physical = 1091 ; free virtual = 22253
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1191 ; free virtual = 22317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020iclg400-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1191 ; free virtual = 22317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1191 ; free virtual = 22317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1190 ; free virtual = 22317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1178 ; free virtual = 22308
Synthesis current peak Physical Memory [PSS] (MB): peak = 1394.995; parent = 1184.923; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1060 ; free virtual = 22190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.879; parent = 1268.545; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1060 ; free virtual = 22190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.035; parent = 1268.732; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1059 ; free virtual = 22190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.469; parent = 1269.166; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1047 ; free virtual = 22177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.625; parent = 1269.322; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1046 ; free virtual = 22177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.641; parent = 1269.338; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1045 ; free virtual = 22176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.656; parent = 1269.354; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1046 ; free virtual = 22177
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.656; parent = 1269.354; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1045 ; free virtual = 22176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.656; parent = 1269.354; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1045 ; free virtual = 22176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.688; parent = 1269.385; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1046 ; free virtual = 22176
Synthesis current peak Physical Memory [PSS] (MB): peak = 1478.719; parent = 1269.416; children = 210.072
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3137.535; parent = 2109.078; children = 1028.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2141.090 ; gain = 452.484 ; free physical = 1101 ; free virtual = 22231
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2141.090 ; gain = 525.422 ; free physical = 1101 ; free virtual = 22231
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.090 ; gain = 0.000 ; free physical = 1096 ; free virtual = 22227
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.090 ; gain = 0.000 ; free physical = 1143 ; free virtual = 22273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2bc1dd68
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2141.090 ; gain = 854.047 ; free physical = 1345 ; free virtual = 22476
INFO: [Common 17-1381] The checkpoint '/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 12:04:30 2022...
