Version 4
SHEET 1 880 680
WIRE -160 96 -304 96
WIRE -48 96 -160 96
WIRE 80 96 32 96
WIRE -304 112 -304 96
WIRE 240 112 192 112
WIRE 80 128 -208 128
WIRE -304 144 -304 112
WIRE 240 160 240 112
WIRE 288 160 240 160
WIRE 448 176 384 176
WIRE 464 176 448 176
WIRE 288 192 240 192
WIRE -160 224 -160 96
WIRE 80 224 -160 224
WIRE 240 240 240 192
WIRE 240 240 192 240
WIRE -208 256 -208 128
WIRE -112 256 -208 256
WIRE -48 256 -112 256
WIRE 80 256 32 256
WIRE -208 272 -208 256
FLAG 448 176 out
FLAG -304 224 0
FLAG -208 352 0
FLAG -304 112 A
FLAG -112 256 B
SYMBOL ANDX 128 112 R0
SYMATTR InstName X1
SYMBOL ANDX 128 240 R0
SYMATTR InstName X2
SYMBOL ORX 336 176 R0
SYMATTR InstName X3
SYMBOL INVERT -16 96 R0
SYMATTR InstName X4
SYMBOL INVERT -16 256 R0
SYMATTR InstName X5
SYMBOL VOLTAGE -304 128 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName X1
SYMATTR Value PULSE(0 5 0 0 0 0.5m 1m)
SYMBOL VOLTAGE -208 256 R0
SYMATTR InstName X1
SYMATTR Value PULSE(0 5 0 0 0 1m 2m)
TEXT -352 376 Left 2 !.tran 2m
TEXT 88 304 Left 2 !.lib C:\\Users\\tsmil\\bzrestore_2022_07_01\\C\\Users\\tsmilkst\\tsmilkRestore\\C\\Users\\tsmilkst\\Cuesta\\ClassStuff\\CIS240\\Labs\\LogicLibrary\\ModelSp2025.txt
