.include "macros.inc"

.section .text, "ax" # 80280984


.global func_80280984
func_80280984:
/* 80280984 0027D8C4  C0 04 00 00 */	lfs f0, 0(r4)
/* 80280988 0027D8C8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8028098C 0027D8CC  40 80 00 0C */	bge lbl_80280998
/* 80280990 0027D8D0  C0 24 00 04 */	lfs f1, 4(r4)
/* 80280994 0027D8D4  4E 80 00 20 */	blr 
.global lbl_80280998
lbl_80280998:
/* 80280998 0027D8D8  54 63 04 3E */	clrlwi r3, r3, 0x10
/* 8028099C 0027D8DC  38 03 FF FF */	addi r0, r3, -1
/* 802809A0 0027D8E0  54 00 20 36 */	slwi r0, r0, 4
/* 802809A4 0027D8E4  7C 04 04 2E */	lfsx f0, r4, r0
/* 802809A8 0027D8E8  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 802809AC 0027D8EC  4C 40 13 82 */	cror 2, 0, 2
/* 802809B0 0027D8F0  40 82 00 40 */	bne lbl_802809F0
/* 802809B4 0027D8F4  7C 64 02 14 */	add r3, r4, r0
/* 802809B8 0027D8F8  C0 23 00 04 */	lfs f1, 4(r3)
/* 802809BC 0027D8FC  4E 80 00 20 */	blr 
/* 802809C0 0027D900  48 00 00 30 */	b lbl_802809F0
.global lbl_802809C4
lbl_802809C4:
/* 802809C4 0027D904  7C 60 0E 70 */	srawi r0, r3, 1
/* 802809C8 0027D908  7C A0 01 94 */	addze r5, r0
/* 802809CC 0027D90C  54 A0 20 36 */	slwi r0, r5, 4
/* 802809D0 0027D910  7C 04 04 2E */	lfsx f0, r4, r0
/* 802809D4 0027D914  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 802809D8 0027D918  4C 41 13 82 */	cror 2, 1, 2
/* 802809DC 0027D91C  40 82 00 10 */	bne lbl_802809EC
/* 802809E0 0027D920  7C 84 02 14 */	add r4, r4, r0
/* 802809E4 0027D924  7C 65 18 50 */	subf r3, r5, r3
/* 802809E8 0027D928  48 00 00 08 */	b lbl_802809F0
.global lbl_802809EC
lbl_802809EC:
/* 802809EC 0027D92C  7C A3 2B 78 */	mr r3, r5
.global lbl_802809F0
lbl_802809F0:
/* 802809F0 0027D930  2C 03 00 01 */	cmpwi r3, 1
/* 802809F4 0027D934  41 81 FF D0 */	bgt lbl_802809C4
/* 802809F8 0027D938  C1 24 00 18 */	lfs f9, 0x18(r4)
/* 802809FC 0027D93C  C1 04 00 14 */	lfs f8, 0x14(r4)
/* 80280A00 0027D940  C0 44 00 10 */	lfs f2, 0x10(r4)
/* 80280A04 0027D944  C0 E4 00 0C */	lfs f7, 0xc(r4)
/* 80280A08 0027D948  C0 C4 00 04 */	lfs f6, 4(r4)
/* 80280A0C 0027D94C  C0 04 00 00 */	lfs f0, 0(r4)
/* 80280A10 0027D950  EC A1 00 28 */	fsubs f5, f1, f0
/* 80280A14 0027D954  EC 82 00 28 */	fsubs f4, f2, f0
/* 80280A18 0027D958  EC 65 20 24 */	fdivs f3, f5, f4
/* 80280A1C 0027D95C  EC 03 00 F2 */	fmuls f0, f3, f3
/* 80280A20 0027D960  EC 23 18 2A */	fadds f1, f3, f3
/* 80280A24 0027D964  EC 40 18 28 */	fsubs f2, f0, f3
/* 80280A28 0027D968  EC 86 40 28 */	fsubs f4, f6, f8
/* 80280A2C 0027D96C  EC 01 00 B8 */	fmsubs f0, f1, f2, f0
/* 80280A30 0027D970  EC 27 38 BA */	fmadds f1, f7, f2, f7
/* 80280A34 0027D974  EC 00 31 3A */	fmadds f0, f0, f4, f6
/* 80280A38 0027D978  EC 29 08 BA */	fmadds f1, f9, f2, f1
/* 80280A3C 0027D97C  EC 23 09 F8 */	fmsubs f1, f3, f7, f1
/* 80280A40 0027D980  EC 25 00 7C */	fnmsubs f1, f5, f1, f0
/* 80280A44 0027D984  4E 80 00 20 */	blr 
