instruction memory:
	instrMem[ 0 ] = 0x00810006 ( lw 0 1 6 )
	instrMem[ 1 ] = 0x00010003 ( add 0 1 3 )
	instrMem[ 2 ] = 0x011A0002 ( beq 3 2 2 )
	instrMem[ 3 ] = 0x00010002 ( add 0 1 2 )
	instrMem[ 4 ] = 0x01800000 ( halt )
	instrMem[ 5 ] = 0x01800000 ( halt )
	instrMem[ 6 ] = 0x0000000C ( add 0 0 12 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00010003 ( add 0 1 3 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		pcPlus1 = 1
		valA = 0
		valB = 0 (Don't Care)
		offset = 6
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00010003 ( add 0 1 3 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 2 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 3 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 6
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x011A0002 ( beq 3 2 2 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x00010003 ( add 0 1 3 )
		pcPlus1 = 2
		valA = 0
		valB = 0
		offset = 3 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 5 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		writeData = 12
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00010002 ( add 0 1 2 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x011A0002 ( beq 3 2 2 )
		pcPlus1 = 3
		valA = 0
		valB = 0
		offset = 2
	EX/MEM pipeline register:
		instruction = 0x00010003 ( add 0 1 3 )
		branchTarget 5 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 12
		valB = 12 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		writeData = 12
end state

@@@
state before cycle 6 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x00010002 ( add 0 1 2 )
		pcPlus1 = 4
		valA = 0
		valB = 12
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x011A0002 ( beq 3 2 2 )
		branchTarget 5
		eq ? False
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00010003 ( add 0 1 3 )
		writeData = 12
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 7 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 0
		reg[ 3 ] = 12
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 5
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00010002 ( add 0 1 2 )
		branchTarget 6 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 12
		valB = 12 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x011A0002 ( beq 3 2 2 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00010003 ( add 0 1 3 )
		writeData = 12
end state

@@@
state before cycle 8 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 0
		reg[ 3 ] = 12
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x0000000C ( add 0 0 12 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 6
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 5 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00010002 ( add 0 1 2 )
		writeData = 12
	WB/END pipeline register:
		instruction = 0x011A0002 ( beq 3 2 2 )
		writeData = 0 (Don't Care)
end state
Machine halted
Total of 9 cycles executed
Final state of machine:

@@@
state before cycle 9 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00010003
		dataMem[ 2 ] = 0x011A0002
		dataMem[ 3 ] = 0x00010002
		dataMem[ 4 ] = 0x01800000
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000000C
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 12
		reg[ 2 ] = 12
		reg[ 3 ] = 12
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 0x0000000C ( add 0 0 12 )
		pcPlus1 = 7
		valA = 0
		valB = 0
		offset = 12 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 6 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00010002 ( add 0 1 2 )
		writeData = 12
end state
