<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Thu Dec  8 09:25:07 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">pca.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">7.74</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 100, 4, 101, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- svd_calc_diag">96, 96, 13, 12, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 444</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 25</column>
<column name="Register">-, -, 93, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="proc_fu_270_p2">+, 0, 0, 4, 4, 1</column>
<column name="sh_assign_fu_143_p2">+, 0, 0, 9, 8, 9</column>
<column name="p_Val2_7_i_i_fu_244_p2">-, 0, 0, 32, 1, 32</column>
<column name="tmp_1_i_i_fu_157_p2">-, 0, 0, 8, 7, 8</column>
<column name="ap_sig_209">and, 0, 0, 1, 1, 1</column>
<column name="cond_fu_258_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="exitcond_i_fu_264_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_3_i_i_fu_203_p2">lshr, 0, 0, 63, 24, 24</column>
<column name="ap_sig_187">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_210">or, 0, 0, 1, 1, 1</column>
<column name="p_Val2_3_fu_237_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_Val2_5_fu_250_p3">select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_1_fu_167_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp_5_i_i_fu_209_p2">shl, 0, 0, 239, 78, 78</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 17, 1, 17</column>
<column name="proc_i_phi_fu_114_p4">4, 2, 4, 8</column>
<column name="proc_i_reg_110">4, 2, 4, 8</column>
<column name="strm_in_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="cond_reg_297">1, 0, 1, 0</column>
<column name="exitcond_i_reg_301">1, 0, 1, 0</column>
<column name="isNeg_reg_286">1, 0, 1, 0</column>
<column name="loc_V_1_reg_281">23, 0, 23, 0</column>
<column name="p_Val2_s_reg_276">32, 0, 32, 0</column>
<column name="proc_i_reg_110">4, 0, 4, 0</column>
<column name="proc_reg_305">4, 0, 4, 0</column>
<column name="sh_assign_1_reg_291">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_dout">in, 32, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_empty_n">in, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_in_V_read">out, 1, ap_fifo, strm_in_V, pointer</column>
<column name="strm_out_V_din">out, 32, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_full_n">in, 1, ap_fifo, strm_out_V, pointer</column>
<column name="strm_out_V_write">out, 1, ap_fifo, strm_out_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.74</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'__Result__', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:364->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:368->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_3_i_i', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">lshr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">bitselect, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_s', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:374->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:371->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">select, 2.78, 2.78, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'p_Val2_7_i_i', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:383->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">sub, 2.44, 5.22, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'__Val2__', /wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:383->/wrk/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:39->dut.cpp:29">select, 0.00, 5.22, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'cond', dut.cpp:29">icmp, 2.52, 7.74, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
