#include "runtime/dma/dma.h"
#include "runtime/memory.h"
#include "runtime/spu/spu.h"
#include <gtest/gtest.h>

using namespace ps1;

class DmaTest : public ::testing::Test {
protected:
  DMA dma;
  Memory mem;
  void SetUp() override {
    dma.reset();
    mem.reset();
    dma.setMemory(&mem);
  }
};

TEST_F(DmaTest, InitialState) {
  EXPECT_EQ(dma.readRegister(0x1F8010F0), 0x07654321u); // DPCR default
  EXPECT_FALSE(dma.hasInterrupt());
}

TEST_F(DmaTest, DpcrReadWrite) {
  dma.writeRegister(0x1F8010F0, 0x88888888);
  EXPECT_EQ(dma.readRegister(0x1F8010F0), 0x88888888u);
}

// Regression: a game writing 0 to DPCR must not disable GPU (Ch2) or OTC (Ch6).
// The real BIOS pre-enables these during init; our HLE must preserve them
// because games assume GPU DMA is available without explicitly enabling it.
TEST_F(DmaTest, DpcrForceEnablesGpuAndOtc) {
  // Write a value that explicitly clears both GPU (bit 11) and OTC (bit 27).
  dma.writeRegister(0x1F8010F0, 0x00000000);
  uint32_t result = dma.readRegister(0x1F8010F0);
  EXPECT_TRUE(result & (1u << 11)) << "GPU DMA (Ch2, bit 11) must always be enabled";
  EXPECT_TRUE(result & (1u << 27)) << "OTC DMA (Ch6, bit 27) must always be enabled";
}

TEST_F(DmaTest, DpcrForceEnablesGpuAndOtcPreservesOtherBits) {
  // Other channel bits must not be force-set -- only GPU and OTC.
  // Write with Ch0 (MDECin, bit 3) and Ch4 (SPU, bit 19) enabled.
  uint32_t written = (1u << 3) | (1u << 19);
  dma.writeRegister(0x1F8010F0, written);
  uint32_t result = dma.readRegister(0x1F8010F0);
  // Must keep the bits the game wrote
  EXPECT_TRUE(result & (1u << 3))  << "Ch0 bit must be preserved";
  EXPECT_TRUE(result & (1u << 19)) << "Ch4 bit must be preserved";
  // Must also keep GPU and OTC forced
  EXPECT_TRUE(result & (1u << 11)) << "GPU DMA must be force-enabled";
  EXPECT_TRUE(result & (1u << 27)) << "OTC DMA must be force-enabled";
}

TEST_F(DmaTest, ChannelRegisterReadWrite) {
  // Channel 2 (GPU) base addr
  dma.writeRegister(0x1F8010A0, 0x00100000);
  EXPECT_EQ(dma.readRegister(0x1F8010A0), 0x00100000u);

  // Channel 2 block control
  dma.writeRegister(0x1F8010A4, 0x00010001);
  EXPECT_EQ(dma.readRegister(0x1F8010A4), 0x00010001u);
}

TEST_F(DmaTest, OtcClearsOrderingTable) {
  // Enable OTC channel in DPCR
  dma.writeRegister(0x1F8010F0, 0x08888888); // Enable ch6

  // Set up OTC: clear a 4-entry ordering table starting at address 0x100
  dma.writeRegister(0x1F8010E0, 0x0000010C); // Base addr (end of table)
  dma.writeRegister(0x1F8010E4, 0x00000004); // 4 words
  dma.writeRegister(0x1F8010E8, 0x11000002); // CHCR: from RAM, burst, start

  // Check that the OT was filled backwards
  // Entry at 0x10C should have end marker (0x00FFFFFF)
  uint32_t entry0 = mem.read32(0x10C);
  // Last entry should be end marker or previous pointer
  // Note: OTC fills backwards from base addr
  EXPECT_TRUE(true); // Mainly testing that it doesn't crash
}

TEST_F(DmaTest, DicrInterruptLogic) {
  // Set force IRQ bit
  dma.writeRegister(0x1F8010F4, 0x00008000); // Force IRQ
  EXPECT_TRUE(dma.hasInterrupt());

  // Clear force IRQ
  dma.writeRegister(0x1F8010F4, 0x00000000);
  EXPECT_FALSE(dma.hasInterrupt());
}

TEST_F(DmaTest, BlockTransferDoesntCrash) {
  // Set up a block transfer that reads from RAM to device
  // Enable channel 4 (SPU) in DPCR
  dma.writeRegister(0x1F8010F0, 0x08888888);

  // Write some data to RAM
  for (int i = 0; i < 64; i++) {
    mem.write8(0x1000 + i, static_cast<uint8_t>(i));
  }

  // Ch4: base=0x1000, block=16 words, 1 blocks
  dma.writeRegister(0x1F8010C0, 0x00001000);
  dma.writeRegister(0x1F8010C4, 0x00010010);

  // Don't actually trigger - just test register state
  EXPECT_EQ(dma.readRegister(0x1F8010C0), 0x00001000u);
  EXPECT_EQ(dma.readRegister(0x1F8010C4), 0x00010010u);
}

// SPU channel (Ch4) RAM -> sound RAM.
//
// Regression: the transfer used to address sound RAM by the loop index, so
// every upload restarted at sound RAM 0 and overwrote the previous one. The
// voices read from their own start addresses, far from zero, and found
// silence. The destination is the SPU's transfer address register, which the
// game programs before starting the DMA and which auto-increments.
TEST_F(DmaTest, SpuBlockTransferHonoursTheProgrammedTransferAddress) {
  spu::SPU spu;
  spu.reset();
  dma.setSPU(&spu);

  spu.writeRegister(0x1F801DA6, 0x80); // sound RAM byte address 0x400

  mem.write32(0x1000, 0x22221111);
  mem.write32(0x1004, 0x44443333);

  dma.writeRegister(0x1F8010F0, 0x08888888); // enable Ch4
  dma.writeRegister(0x1F8010C0, 0x00001000); // MADR
  dma.writeRegister(0x1F8010C4, 0x00010002); // 1 block of 2 words
  dma.writeRegister(0x1F8010C8, 0x11000001); // from RAM, burst, trigger+start

  EXPECT_EQ(spu.readSoundRam(0x400), 0x1111);
  EXPECT_EQ(spu.readSoundRam(0x402), 0x2222);
  EXPECT_EQ(spu.readSoundRam(0x404), 0x3333);
  EXPECT_EQ(spu.readSoundRam(0x406), 0x4444);
  EXPECT_EQ(spu.readSoundRam(0x000), 0x0000) << "must not restart at zero";
}
