// Seed: 2246453715
module module_0;
  generate
    tri1 id_2 = id_2;
  endgenerate
  supply1 id_3;
  assign id_2 = id_3 || id_3;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1;
  id_1(
      .id_0(id_2), .id_1(id_2), .id_2(id_2), .id_3(id_2 & id_2), .id_4(1), .id_5((1)), .id_6(1'd0)
  ); module_0(); id_3 :
  assert property (@(posedge 1 or 1'b0) id_3)
  else;
  wire id_4;
endmodule
