set_property BEL D5FF [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_D5_FDRE]
set_property LOC SLICE_X0Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_D5_FDRE]
set_property BEL D5FF [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_D5_FDRE]
set_property LOC SLICE_X0Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_D5_FDRE]
set_property BEL D5FF [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_D5_FDRE]
set_property LOC SLICE_X1Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_D5_FDRE]
set_property BEL D5FF [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_D5_FDRE]
set_property LOC SLICE_X1Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_D5_FDRE]
set_property BEL BUFGCTRL [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y0_BUFGCTRL]
set_property LOC BUFGCTRL_X0Y0 [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y0_BUFGCTRL]
set_property BEL BUFGCTRL [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y1_BUFGCTRL]
set_property LOC BUFGCTRL_X0Y1 [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y1_BUFGCTRL]
set_property BEL BUFGCTRL [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y10_BUFGCTRL]
set_property LOC BUFGCTRL_X0Y10 [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y10_BUFGCTRL]
set_property BEL BUFGCTRL [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y11_BUFGCTRL]
set_property LOC BUFGCTRL_X0Y11 [get_cells *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y11_BUFGCTRL]
set_property BEL MMCME2_ADV [get_cells *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV]
set_property LOC MMCME2_ADV_X1Y0 [get_cells *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y1_IOB_X0Y1_OBUF]
set_property LOC IOB_X0Y1 [get_cells *LIOB33_X0Y1_IOB_X0Y1_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y3_IOB_X0Y3_OBUF]
set_property LOC IOB_X0Y3 [get_cells *LIOB33_X0Y3_IOB_X0Y3_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y3_IOB_X0Y4_OBUF]
set_property LOC IOB_X0Y4 [get_cells *LIOB33_X0Y3_IOB_X0Y4_OBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y5_IOB_X0Y5_IBUF]
set_property LOC IOB_X0Y5 [get_cells *LIOB33_X0Y5_IOB_X0Y5_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y5_IOB_X0Y6_IBUF]
set_property LOC IOB_X0Y6 [get_cells *LIOB33_X0Y5_IOB_X0Y6_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y7_IOB_X0Y7_IBUF]
set_property LOC IOB_X0Y7 [get_cells *LIOB33_X0Y7_IOB_X0Y7_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y7_IOB_X0Y8_IBUF]
set_property LOC IOB_X0Y8 [get_cells *LIOB33_X0Y7_IOB_X0Y8_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y9_IOB_X0Y9_IBUF]
set_property LOC IOB_X0Y9 [get_cells *LIOB33_X0Y9_IOB_X0Y9_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y9_IOB_X0Y10_IBUF]
set_property LOC IOB_X0Y10 [get_cells *LIOB33_X0Y9_IOB_X0Y10_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y11_IOB_X0Y11_IBUF]
set_property LOC IOB_X0Y11 [get_cells *LIOB33_X0Y11_IOB_X0Y11_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y11_IOB_X0Y12_IBUF]
set_property LOC IOB_X0Y12 [get_cells *LIOB33_X0Y11_IOB_X0Y12_IBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y17_IOB_X0Y18_OBUF]
set_property LOC IOB_X0Y18 [get_cells *LIOB33_X0Y17_IOB_X0Y18_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y19_IOB_X0Y19_OBUF]
set_property LOC IOB_X0Y19 [get_cells *LIOB33_X0Y19_IOB_X0Y19_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y19_IOB_X0Y20_OBUF]
set_property LOC IOB_X0Y20 [get_cells *LIOB33_X0Y19_IOB_X0Y20_OBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y23_IOB_X0Y24_IBUF]
set_property LOC IOB_X0Y24 [get_cells *LIOB33_X0Y23_IOB_X0Y24_IBUF]
set_property BEL INBUF_EN [get_cells *LIOB33_X0Y25_IOB_X0Y25_IBUF]
set_property LOC IOB_X0Y25 [get_cells *LIOB33_X0Y25_IOB_X0Y25_IBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y25_IOB_X0Y26_OBUF]
set_property LOC IOB_X0Y26 [get_cells *LIOB33_X0Y25_IOB_X0Y26_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y27_IOB_X0Y28_OBUF]
set_property LOC IOB_X0Y28 [get_cells *LIOB33_X0Y27_IOB_X0Y28_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_X0Y43_IOB_X0Y43_OBUF]
set_property LOC IOB_X0Y43 [get_cells *LIOB33_X0Y43_IOB_X0Y43_OBUF]
set_property BEL OUTBUF [get_cells *LIOB33_SING_X0Y0_IOB_X0Y0_OBUF]
set_property LOC IOB_X0Y0 [get_cells *LIOB33_SING_X0Y0_IOB_X0Y0_OBUF]
set_property BEL INBUF_EN [get_cells *RIOB33_X43Y25_IOB_X1Y26_IBUF]
set_property LOC IOB_X1Y26 [get_cells *RIOB33_X43Y25_IOB_X1Y26_IBUF]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_DLUT]
set_property LOC SLICE_X0Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_CLUT]
set_property LOC SLICE_X0Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_BLUT]
set_property LOC SLICE_X0Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_ALUT]
set_property LOC SLICE_X0Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X0Y5_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_DLUT]
set_property LOC SLICE_X1Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_CLUT]
set_property LOC SLICE_X1Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_BLUT]
set_property LOC SLICE_X1Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_ALUT]
set_property LOC SLICE_X1Y5 [get_cells *CLBLL_L_X2Y5_SLICE_X1Y5_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_DLUT]
set_property LOC SLICE_X0Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_CLUT]
set_property LOC SLICE_X0Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_BLUT]
set_property LOC SLICE_X0Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_ALUT]
set_property LOC SLICE_X0Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X0Y7_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_DLUT]
set_property LOC SLICE_X1Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_CLUT]
set_property LOC SLICE_X1Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_BLUT]
set_property LOC SLICE_X1Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_ALUT]
set_property LOC SLICE_X1Y7 [get_cells *CLBLL_L_X2Y7_SLICE_X1Y7_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_DLUT]
set_property LOC SLICE_X0Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_CLUT]
set_property LOC SLICE_X0Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_BLUT]
set_property LOC SLICE_X0Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_ALUT]
set_property LOC SLICE_X0Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X0Y16_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_DLUT]
set_property LOC SLICE_X1Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_CLUT]
set_property LOC SLICE_X1Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_BLUT]
set_property LOC SLICE_X1Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_ALUT]
set_property LOC SLICE_X1Y16 [get_cells *CLBLL_L_X2Y16_SLICE_X1Y16_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_DLUT]
set_property LOC SLICE_X0Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_CLUT]
set_property LOC SLICE_X0Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_BLUT]
set_property LOC SLICE_X0Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_ALUT]
set_property LOC SLICE_X0Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X0Y23_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_DLUT]
set_property LOC SLICE_X1Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_CLUT]
set_property LOC SLICE_X1Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_BLUT]
set_property LOC SLICE_X1Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_ALUT]
set_property LOC SLICE_X1Y23 [get_cells *CLBLL_L_X2Y23_SLICE_X1Y23_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_DLUT]
set_property LOC SLICE_X0Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_CLUT]
set_property LOC SLICE_X0Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_BLUT]
set_property LOC SLICE_X0Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_ALUT]
set_property LOC SLICE_X0Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X0Y39_ALUT]
set_property BEL D6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_DLUT]
set_property LOC SLICE_X1Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_DLUT]
set_property BEL C6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_CLUT]
set_property LOC SLICE_X1Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_CLUT]
set_property BEL B6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_BLUT]
set_property LOC SLICE_X1Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_BLUT]
set_property BEL A6LUT [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_ALUT]
set_property LOC SLICE_X1Y39 [get_cells *CLBLL_L_X2Y39_SLICE_X1Y39_ALUT]

set pin [get_pins *CLBLL_L_X2Y7_SLICE_X0Y7_ALUT/O5]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y7/CLBLL_LL_AMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y7/CLBLL_LOGIC_OUTS20]] INT_L_X2Y7/BYP_ALT2 INT_L_X2Y7/BYP_BOUNCE2 INT_L_X2Y7/BYP_ALT3 INT_L_X2Y7/BYP_BOUNCE3 INT_L_X2Y7/BYP_ALT6 INT_L_X2Y7/BYP_L6 CLBLL_L_X2Y7/CLBLL_LL_DX ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y39_SLICE_X1Y39_ALUT/O5]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y39/CLBLL_L_AMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y39/CLBLL_LOGIC_OUTS16]] INT_L_X2Y39/WW4BEG2 INT_R_X1Y39/ER1BEG3 INT_L_X2Y39/BYP_ALT7 INT_L_X2Y39/BYP_L7 CLBLL_L_X2Y39/CLBLL_L_DX ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y16_SLICE_X0Y16_D5_FDRE/Q]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y16/CLBLL_LL_DMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y16/CLBLL_LOGIC_OUTS23]] "[list  INT_L_X2Y16/NW6BEG1 INT_L_X0Y20/WW2BEG0 INT_R_X1Y20/WR1BEG1 INT_L_X0Y20/IMUX_L34 LIOI3_TBYTESRC_X0Y19/IOI_OLOGIC0_D1 LIOI3_TBYTESRC_X0Y19/LIOI_OLOGIC0_OQ LIOI3_TBYTESRC_X0Y19/LIOI_O0 ] " INT_L_X2Y16/FAN_ALT6 INT_L_X2Y16/FAN_BOUNCE6 INT_L_X2Y16/IMUX_L1 CLBLL_L_X2Y16/CLBLL_LL_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y7_SLICE_X0Y7_D5_FDRE/Q]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y7/CLBLL_LL_DMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y7/CLBLL_LOGIC_OUTS23]] "[list  INT_L_X2Y7/SW6BEG1 INT_L_X0Y3/SW2BEG1 INT_L_X0Y2/NR1BEG1 INT_L_X0Y3/IMUX_L34 LIOI3_X0Y3/IOI_OLOGIC1_D1 LIOI3_X0Y3/LIOI_OLOGIC1_OQ LIOI3_X0Y3/LIOI_O1 ] " INT_L_X2Y7/FAN_ALT6 INT_L_X2Y7/FAN_BOUNCE6 INT_L_X2Y7/IMUX_L1 CLBLL_L_X2Y7/CLBLL_LL_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y23_IOB_X0Y24_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y23/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y23/LIOI_I0]] LIOI3_X0Y23/LIOI_ILOGIC0_D LIOI3_X0Y23/IOI_ILOGIC0_O LIOI3_X0Y23/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y24/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y24/NN2BEG0 INT_L_X0Y26/WR1BEG1 INT_L_X0Y26/IMUX_L34 LIOI3_X0Y25/IOI_OLOGIC0_D1 LIOI3_X0Y25/LIOI_OLOGIC0_OQ LIOI3_X0Y25/LIOI_O0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y39_SLICE_X1Y39_D5_FDRE/Q]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y39/CLBLL_L_DMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y39/CLBLL_LOGIC_OUTS19]] "[list  INT_L_X2Y39/NW6BEG1 INT_L_X0Y43/WW2BEG0 INT_R_X1Y43/WR1BEG1 INT_L_X0Y43/IMUX_L34 LIOI3_TBYTESRC_X0Y43/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y43/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y43/LIOI_O1 ] " INT_L_X2Y39/FAN_ALT2 INT_L_X2Y39/FAN_BOUNCE2 INT_L_X2Y39/IMUX_L0 CLBLL_L_X2Y39/CLBLL_L_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y7_IOB_X0Y8_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y7/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_TBYTESRC_X0Y7/LIOI_I0]] LIOI3_TBYTESRC_X0Y7/LIOI_ILOGIC0_D LIOI3_TBYTESRC_X0Y7/IOI_ILOGIC0_O LIOI3_TBYTESRC_X0Y7/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y8/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y8/SS2BEG0 INT_L_X0Y6/SE2BEG0 INT_R_X1Y5/ER1BEG1 INT_L_X2Y5/IMUX_L11 CLBLL_L_X2Y5/CLBLL_LL_A4 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y5_IOB_X0Y5_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y5/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y5/LIOI_I1]] LIOI3_X0Y5/LIOI_ILOGIC1_D LIOI3_X0Y5/IOI_ILOGIC1_O LIOI3_X0Y5/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y5/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y5/ER1BEG1 INT_R_X1Y5/EL1BEG0 INT_L_X2Y5/IMUX_L1 CLBLL_L_X2Y5/CLBLL_LL_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y5_IOB_X0Y6_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y5/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y5/LIOI_I0]] LIOI3_X0Y5/LIOI_ILOGIC0_D LIOI3_X0Y5/IOI_ILOGIC0_O LIOI3_X0Y5/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y6/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y6/ER1BEG1 INT_R_X1Y6/SE2BEG1 INT_L_X2Y5/IMUX_L2 CLBLL_L_X2Y5/CLBLL_LL_A2 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y25_IOB_X0Y25_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y25/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y25/LIOI_I1]] LIOI3_X0Y25/LIOI_ILOGIC1_D LIOI3_X0Y25/IOI_ILOGIC1_O LIOI3_X0Y25/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y25/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y25/NN2BEG0 INT_L_X0Y27/NW2BEG0 INT_L_X0Y28/WR1BEG1 INT_L_X0Y28/IMUX_L34 LIOI3_X0Y27/IOI_OLOGIC0_D1 LIOI3_X0Y27/LIOI_OLOGIC0_OQ LIOI3_X0Y27/LIOI_O0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV/CLKFBOUT]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKFBOUT]] CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_CLKFBOUT2IN CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKFBIN ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y7_IOB_X0Y7_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y7/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_TBYTESRC_X0Y7/LIOI_I1]] LIOI3_TBYTESRC_X0Y7/LIOI_ILOGIC1_D LIOI3_TBYTESRC_X0Y7/IOI_ILOGIC1_O LIOI3_TBYTESRC_X0Y7/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y7/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y7/SE2BEG0 INT_R_X1Y6/SE2BEG0 INT_L_X2Y5/IMUX_L8 CLBLL_L_X2Y5/CLBLL_LL_A5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV/CLKOUT0]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKOUT0]] [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_L_LOWER_B_CLK_MMCM0]] HCLK_CMT_L_X106Y26/HCLK_CMT_CK_IN6 CLK_HROW_BOT_R_X60Y26/CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL0_I0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV/CLKOUT1]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKOUT1]] [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_L_LOWER_B_CLK_MMCM2]] HCLK_CMT_L_X106Y26/HCLK_CMT_CK_IN0 CLK_HROW_BOT_R_X60Y26/CLK_HROW_BOT_R_CK_BUFG_CASCO2 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL1_I0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV/CLKOUT2]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKOUT2]] [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_L_LOWER_B_CLK_MMCM4]] HCLK_CMT_L_X106Y26/HCLK_CMT_CK_IN9 CLK_HROW_BOT_R_X60Y26/CLK_HROW_BOT_R_CK_BUFG_CASCO20 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL10_I0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CMT_TOP_L_LOWER_B_X106Y9_MMCME2_ADV_X1Y0_MMCME2_ADV/CLKOUT3]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKOUT3]] [get_nodes -of_object [get_wires CMT_TOP_L_LOWER_B_X106Y9/CMT_L_LOWER_B_CLK_MMCM6]] HCLK_CMT_L_X106Y26/HCLK_CMT_CK_IN10 CLK_HROW_BOT_R_X60Y26/CLK_HROW_BOT_R_CK_BUFG_CASCO22 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL11_I0 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y9_IOB_X0Y9_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y9/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y9/LIOI_I1]] LIOI3_X0Y9/LIOI_ILOGIC1_D LIOI3_X0Y9/IOI_ILOGIC1_O LIOI3_X0Y9/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y9/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y9/SS2BEG0 INT_L_X0Y7/SS2BEG0 INT_L_X0Y5/EE2BEG0 INT_L_X2Y5/IMUX_L17 CLBLL_L_X2Y5/CLBLL_LL_B3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y9_IOB_X0Y10_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y9/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y9/LIOI_I0]] LIOI3_X0Y9/LIOI_ILOGIC0_D LIOI3_X0Y9/IOI_ILOGIC0_O LIOI3_X0Y9/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y10/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y10/SE6BEG0 INT_L_X2Y6/SL1BEG0 INT_L_X2Y5/IMUX_L24 CLBLL_L_X2Y5/CLBLL_LL_B5 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y11_IOB_X0Y11_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y11/IOB_IBUF1]] [get_nodes -of_object [get_wires LIOI3_X0Y11/LIOI_I1]] LIOI3_X0Y11/LIOI_ILOGIC1_D LIOI3_X0Y11/IOI_ILOGIC1_O LIOI3_X0Y11/IOI_LOGIC_OUTS18_0 IO_INT_INTERFACE_L_X0Y11/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y11/SE6BEG0 "[list  INT_L_X2Y7/SS2BEG0 INT_L_X2Y5/IMUX_L18 CLBLL_L_X2Y5/CLBLL_LL_B2 ] " INT_L_X2Y7/EE4BEG0 INT_L_X6Y7/NE6BEG0 INT_L_X8Y11/NE6BEG0 INT_L_X10Y15/EE4BEG0 INT_L_X20Y15/EE4BEG0 INT_L_X24Y15/EE4BEG0 INT_L_X28Y15/SE6BEG0 INT_L_X30Y11/EE4BEG0 INT_L_X34Y11/EE4BEG0 INT_L_X38Y11/EE2BEG0 INT_L_X40Y11/SE2BEG0 INT_R_X41Y10/SS2BEG0 INT_R_X41Y8/SS6BEG0 INT_R_X41Y2/ER1BEG1 INT_L_X42Y2/IMUX_L34 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_RST ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *LIOB33_X0Y11_IOB_X0Y12_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires LIOB33_X0Y11/IOB_IBUF0]] [get_nodes -of_object [get_wires LIOI3_X0Y11/LIOI_I0]] LIOI3_X0Y11/LIOI_ILOGIC0_D LIOI3_X0Y11/IOI_ILOGIC0_O LIOI3_X0Y11/IOI_LOGIC_OUTS18_1 IO_INT_INTERFACE_L_X0Y12/INT_INTERFACE_LOGIC_OUTS_L18 INT_L_X0Y12/EE2BEG0 INT_L_X2Y12/SS6BEG0 INT_L_X2Y6/SR1BEG1 INT_L_X2Y5/IMUX_L27 CLBLL_L_X2Y5/CLBLL_LL_B4 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y5_SLICE_X0Y5_ALUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y5/CLBLL_LL_A]] CLBLL_L_X2Y5/CLBLL_LL_AMUX CLBLL_L_X2Y5/CLBLL_LOGIC_OUTS20 INT_L_X2Y5/SW6BEG2 INT_L_X0Y1/WL1BEG1 INT_L_X0Y1/IMUX_L34 LIOI3_X0Y1/IOI_OLOGIC1_D1 LIOI3_X0Y1/LIOI_OLOGIC1_OQ LIOI3_X0Y1/LIOI_O1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y5_SLICE_X0Y5_BLUT/O6]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y5/CLBLL_LL_B]] [get_nodes -of_object [get_wires CLBLL_L_X2Y5/CLBLL_LOGIC_OUTS13]] INT_L_X2Y5/NL1BEG0 INT_L_X2Y5/IMUX_L7 CLBLL_L_X2Y5/CLBLL_LL_A1 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y5_SLICE_X0Y5_BLUT/O5]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y5/CLBLL_LL_BMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y5/CLBLL_LOGIC_OUTS21]] INT_L_X2Y5/WW4BEG3 INT_R_X1Y5/EL1BEG2 INT_L_X2Y5/IMUX_L4 CLBLL_L_X2Y5/CLBLL_LL_A6 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y23_SLICE_X1Y23_ALUT/O5]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y23/CLBLL_L_AMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y23/CLBLL_LOGIC_OUTS16]] INT_L_X2Y23/WW4BEG2 INT_R_X1Y23/ER1BEG3 INT_L_X2Y23/BYP_ALT7 INT_L_X2Y23/BYP_L7 CLBLL_L_X2Y23/CLBLL_L_DX ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y23_SLICE_X1Y23_D5_FDRE/Q]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y23/CLBLL_L_DMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y23/CLBLL_LOGIC_OUTS19]] "[list  INT_L_X2Y23/SW2BEG1 INT_R_X1Y22/SW2BEG1 INT_L_X0Y21/SS2BEG1 INT_L_X0Y19/IMUX_L34 LIOI3_TBYTESRC_X0Y19/IOI_OLOGIC1_D1 LIOI3_TBYTESRC_X0Y19/LIOI_OLOGIC1_OQ LIOI3_TBYTESRC_X0Y19/LIOI_O1 ] " INT_L_X2Y23/FAN_ALT2 INT_L_X2Y23/FAN_BOUNCE2 INT_L_X2Y23/IMUX_L0 CLBLL_L_X2Y23/CLBLL_L_A3 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *RIOB33_X43Y25_IOB_X1Y26_IBUF/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires RIOB33_X43Y25/IOB_IBUF0]] [get_nodes -of_object [get_wires RIOI3_X43Y25/RIOI_I0]] RIOI3_X43Y25/RIOI_ILOGIC0_D RIOI3_X43Y25/IOI_ILOGIC0_O RIOI3_X43Y25/RIOI_I2GCLK_TOP0 HCLK_CMT_L_X106Y26/HCLK_CMT_MUX_OUT_FREQ_REF0 HCLK_CMT_L_X106Y26/HCLK_CMT_FREQ_REF_NS0 CMT_TOP_L_LOWER_B_X106Y9/CMT_L_LOWER_B_CLK_FREQ_BB3 "[list  CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKIN1 ] " CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKIN2 ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLBLL_L_X2Y16_SLICE_X0Y16_ALUT/O5]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLBLL_L_X2Y16/CLBLL_LL_AMUX]] [get_nodes -of_object [get_wires CLBLL_L_X2Y16/CLBLL_LOGIC_OUTS20]] INT_L_X2Y16/WW4BEG2 INT_R_X1Y16/ER1BEG3 INT_L_X2Y16/BYP_ALT6 INT_L_X2Y16/BYP_L6 CLBLL_L_X2Y16/CLBLL_LL_DX ] "
set_property FIXED_ROUTE $route $net
set net [get_nets {<const0>}]
set route "[list  ( "[list  [get_nodes -of_object [get_wires INT_L_X42Y0/GND_WIRE]] "[list  INT_L_X42Y0/GFAN0 "[list  INT_L_X42Y0/IMUX_L1 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI2 ] " "[list  INT_L_X42Y0/IMUX_L33 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI3 ] " "[list  INT_L_X42Y0/IMUX_L2 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI4 ] " "[list  INT_L_X42Y0/IMUX_L34 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI5 ] " "[list  INT_L_X42Y0/IMUX_L3 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI6 ] " "[list  INT_L_X42Y0/IMUX_L0 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI0 ] " "[list  INT_L_X42Y0/IMUX_L32 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI1 ] " INT_L_X42Y0/IMUX_L35 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI7 ] " INT_L_X42Y0/GFAN1 "[list  INT_L_X42Y0/FAN_ALT5 INT_L_X42Y0/FAN_BOUNCE5 INT_L_X42Y0/CLK_L0 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DCLK ] " "[list  INT_L_X42Y0/IMUX_L37 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI11 ] " "[list  INT_L_X42Y0/IMUX_L6 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI12 ] " "[list  INT_L_X42Y0/IMUX_L38 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI13 ] " "[list  INT_L_X42Y0/IMUX_L7 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI14 ] " "[list  INT_L_X42Y0/IMUX_L39 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI15 ] " "[list  INT_L_X42Y0/IMUX_L4 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI8 ] " "[list  INT_L_X42Y0/IMUX_L36 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI9 ] " INT_L_X42Y0/IMUX_L5 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DI10 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y0/GND_WIRE]] INT_L_X0Y0/GFAN0 INT_L_X0Y0/IMUX_L34 LIOI3_SING_X0Y0/IOI_OLOGIC0_D1 LIOI3_SING_X0Y0/LIOI_OLOGIC0_OQ LIOI3_SING_X0Y0/LIOI_O0 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y18/GND_WIRE]] INT_L_X0Y18/GFAN0 INT_L_X0Y18/IMUX_L34 LIOI3_X0Y17/IOI_OLOGIC0_D1 LIOI3_X0Y17/LIOI_OLOGIC0_OQ LIOI3_X0Y17/LIOI_O0 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y4/GND_WIRE]] INT_L_X0Y4/GFAN0 INT_L_X0Y4/IMUX_L34 LIOI3_X0Y3/IOI_OLOGIC0_D1 LIOI3_X0Y3/LIOI_OLOGIC0_OQ LIOI3_X0Y3/LIOI_O0 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X42Y1/GND_WIRE]] "[list  INT_L_X42Y1/GFAN0 "[list  INT_L_X42Y1/IMUX_L0 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR0 ] " "[list  INT_L_X42Y1/IMUX_L1 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR1 ] " "[list  INT_L_X42Y1/IMUX_L2 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR2 ] " "[list  INT_L_X42Y1/IMUX_L34 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR3 ] " "[list  INT_L_X42Y1/IMUX_L3 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR4 ] " INT_L_X42Y1/IMUX_L35 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR5 ] " INT_L_X42Y1/GFAN1 "[list  INT_L_X42Y1/IMUX_L44 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DADDR6 ] " "[list  INT_L_X42Y1/IMUX_L15 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DEN ] " "[list  INT_L_X42Y1/IMUX_L22 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_DWE ] " INT_L_X42Y1/FAN_ALT5 INT_L_X42Y1/FAN_BOUNCE5 INT_L_X42Y1/CLK_L0 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_PSCLK ] " ) ] "
set_property FIXED_ROUTE $route $net
set net [get_nets {<const1>}]
set route "[list  ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y18/VCC_WIRE]] INT_L_X0Y18/IMUX_L15 LIOI3_X0Y17/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y1/VCC_WIRE]] INT_L_X0Y1/IMUX_L15 LIOI3_X0Y1/IOI_OLOGIC1_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y20/VCC_WIRE]] INT_L_X0Y20/IMUX_L15 LIOI3_TBYTESRC_X0Y19/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y19/VCC_WIRE]] INT_L_X0Y19/IMUX_L15 LIOI3_TBYTESRC_X0Y19/IOI_OLOGIC1_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y5/VCC_WIRE]] "[list  INT_L_X2Y5/IMUX_L15 CLBLL_L_X2Y5/CLBLL_LL_B1 ] " "[list  INT_L_X2Y5/IMUX_L12 CLBLL_L_X2Y5/CLBLL_LL_B6 ] " "[list  INT_L_X2Y5/IMUX_L32 CLBLL_L_X2Y5/CLBLL_LL_C1 ] " "[list  INT_L_X2Y5/IMUX_L29 CLBLL_L_X2Y5/CLBLL_LL_C2 ] " "[list  INT_L_X2Y5/IMUX_L22 CLBLL_L_X2Y5/CLBLL_LL_C3 ] " "[list  INT_L_X2Y5/IMUX_L28 CLBLL_L_X2Y5/CLBLL_LL_C4 ] " "[list  INT_L_X2Y5/IMUX_L31 CLBLL_L_X2Y5/CLBLL_LL_C5 ] " "[list  INT_L_X2Y5/IMUX_L35 CLBLL_L_X2Y5/CLBLL_LL_C6 ] " "[list  INT_L_X2Y5/IMUX_L40 CLBLL_L_X2Y5/CLBLL_LL_D1 ] " "[list  INT_L_X2Y5/IMUX_L45 CLBLL_L_X2Y5/CLBLL_LL_D2 ] " "[list  INT_L_X2Y5/IMUX_L38 CLBLL_L_X2Y5/CLBLL_LL_D3 ] " "[list  INT_L_X2Y5/IMUX_L44 CLBLL_L_X2Y5/CLBLL_LL_D4 ] " "[list  INT_L_X2Y5/IMUX_L47 CLBLL_L_X2Y5/CLBLL_LL_D5 ] " "[list  INT_L_X2Y5/IMUX_L43 CLBLL_L_X2Y5/CLBLL_LL_D6 ] " "[list  INT_L_X2Y5/IMUX_L6 CLBLL_L_X2Y5/CLBLL_L_A1 ] " "[list  INT_L_X2Y5/IMUX_L3 CLBLL_L_X2Y5/CLBLL_L_A2 ] " "[list  INT_L_X2Y5/IMUX_L0 CLBLL_L_X2Y5/CLBLL_L_A3 ] " "[list  INT_L_X2Y5/IMUX_L10 CLBLL_L_X2Y5/CLBLL_L_A4 ] " "[list  INT_L_X2Y5/IMUX_L9 CLBLL_L_X2Y5/CLBLL_L_A5 ] " "[list  INT_L_X2Y5/IMUX_L5 CLBLL_L_X2Y5/CLBLL_L_A6 ] " "[list  INT_L_X2Y5/IMUX_L14 CLBLL_L_X2Y5/CLBLL_L_B1 ] " "[list  INT_L_X2Y5/IMUX_L19 CLBLL_L_X2Y5/CLBLL_L_B2 ] " "[list  INT_L_X2Y5/IMUX_L16 CLBLL_L_X2Y5/CLBLL_L_B3 ] " "[list  INT_L_X2Y5/IMUX_L26 CLBLL_L_X2Y5/CLBLL_L_B4 ] " "[list  INT_L_X2Y5/IMUX_L25 CLBLL_L_X2Y5/CLBLL_L_B5 ] " "[list  INT_L_X2Y5/IMUX_L13 CLBLL_L_X2Y5/CLBLL_L_B6 ] " "[list  INT_L_X2Y5/IMUX_L33 CLBLL_L_X2Y5/CLBLL_L_C1 ] " "[list  INT_L_X2Y5/IMUX_L20 CLBLL_L_X2Y5/CLBLL_L_C2 ] " "[list  INT_L_X2Y5/IMUX_L23 CLBLL_L_X2Y5/CLBLL_L_C3 ] " "[list  INT_L_X2Y5/IMUX_L21 CLBLL_L_X2Y5/CLBLL_L_C4 ] " "[list  INT_L_X2Y5/IMUX_L30 CLBLL_L_X2Y5/CLBLL_L_C5 ] " "[list  INT_L_X2Y5/IMUX_L34 CLBLL_L_X2Y5/CLBLL_L_C6 ] " "[list  INT_L_X2Y5/IMUX_L41 CLBLL_L_X2Y5/CLBLL_L_D1 ] " "[list  INT_L_X2Y5/IMUX_L36 CLBLL_L_X2Y5/CLBLL_L_D2 ] " "[list  INT_L_X2Y5/IMUX_L39 CLBLL_L_X2Y5/CLBLL_L_D3 ] " "[list  INT_L_X2Y5/IMUX_L37 CLBLL_L_X2Y5/CLBLL_L_D4 ] " "[list  INT_L_X2Y5/IMUX_L46 CLBLL_L_X2Y5/CLBLL_L_D5 ] " INT_L_X2Y5/IMUX_L42 CLBLL_L_X2Y5/CLBLL_L_D6 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y0/VCC_WIRE]] INT_L_X0Y0/IMUX_L15 LIOI3_SING_X0Y0/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y26/VCC_WIRE]] INT_L_X0Y26/IMUX_L15 LIOI3_X0Y25/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y43/VCC_WIRE]] INT_L_X0Y43/IMUX_L15 LIOI3_TBYTESRC_X0Y43/IOI_OLOGIC1_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_R_X23Y46/VCC_WIRE]] "[list  INT_R_X23Y46/IMUX20 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_CE0 ] " "[list  INT_R_X23Y46/IMUX16 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_CE1 ] " "[list  INT_R_X23Y46/IMUX12 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_IGNORE0 ] " "[list  INT_R_X23Y46/IMUX8 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_IGNORE1 ] " "[list  INT_R_X23Y46/IMUX4 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_S0 ] " "[list  INT_R_X23Y46/IMUX0 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL0_S1 ] " "[list  INT_R_X23Y46/IMUX21 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_CE0 ] " "[list  INT_R_X23Y46/IMUX17 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_CE1 ] " "[list  INT_R_X23Y46/IMUX13 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_IGNORE0 ] " "[list  INT_R_X23Y46/IMUX9 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_IGNORE1 ] " "[list  INT_R_X23Y46/IMUX5 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_S0 ] " "[list  INT_R_X23Y46/IMUX1 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL1_S1 ] " "[list  INT_R_X23Y46/IMUX24 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL0_I1 ] " INT_R_X23Y46/IMUX29 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL1_I1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y4/VCC_WIRE]] INT_L_X0Y4/IMUX_L15 LIOI3_X0Y3/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y3/VCC_WIRE]] INT_L_X0Y3/IMUX_L15 LIOI3_X0Y3/IOI_OLOGIC1_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_R_X23Y48/VCC_WIRE]] "[list  INT_R_X23Y48/IMUX22 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL10_CE0 ] " "[list  INT_R_X23Y48/IMUX18 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL10_CE1 ] " "[list  INT_R_X23Y48/IMUX14 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL10_IGNORE0 ] " "[list  INT_R_X23Y48/IMUX10 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL10_IGNORE1 ] " "[list  INT_R_X23Y48/IMUX6 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL10_S0 ] " "[list  INT_R_X23Y48/IMUX2 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL10_S1 ] " "[list  INT_R_X23Y48/IMUX23 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL11_CE0 ] " "[list  INT_R_X23Y48/IMUX19 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL11_CE1 ] " "[list  INT_R_X23Y48/IMUX15 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL11_IGNORE0 ] " "[list  INT_R_X23Y48/IMUX11 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL11_IGNORE1 ] " "[list  INT_R_X23Y48/IMUX7 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL11_S0 ] " "[list  INT_R_X23Y48/IMUX3 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_R_BUFGCTRL11_S1 ] " "[list  INT_R_X23Y48/IMUX26 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL10_I1 ] " INT_R_X23Y48/IMUX27 CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL11_I1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y39/VCC_WIRE]] "[list  INT_L_X2Y39/IMUX_L7 CLBLL_L_X2Y39/CLBLL_LL_A1 ] " "[list  INT_L_X2Y39/IMUX_L2 CLBLL_L_X2Y39/CLBLL_LL_A2 ] " "[list  INT_L_X2Y39/IMUX_L1 CLBLL_L_X2Y39/CLBLL_LL_A3 ] " "[list  INT_L_X2Y39/IMUX_L11 CLBLL_L_X2Y39/CLBLL_LL_A4 ] " "[list  INT_L_X2Y39/IMUX_L8 CLBLL_L_X2Y39/CLBLL_LL_A5 ] " "[list  INT_L_X2Y39/IMUX_L4 CLBLL_L_X2Y39/CLBLL_LL_A6 ] " "[list  INT_L_X2Y39/IMUX_L15 CLBLL_L_X2Y39/CLBLL_LL_B1 ] " "[list  INT_L_X2Y39/IMUX_L18 CLBLL_L_X2Y39/CLBLL_LL_B2 ] " "[list  INT_L_X2Y39/IMUX_L17 CLBLL_L_X2Y39/CLBLL_LL_B3 ] " "[list  INT_L_X2Y39/IMUX_L27 CLBLL_L_X2Y39/CLBLL_LL_B4 ] " "[list  INT_L_X2Y39/IMUX_L24 CLBLL_L_X2Y39/CLBLL_LL_B5 ] " "[list  INT_L_X2Y39/IMUX_L12 CLBLL_L_X2Y39/CLBLL_LL_B6 ] " "[list  INT_L_X2Y39/IMUX_L32 CLBLL_L_X2Y39/CLBLL_LL_C1 ] " "[list  INT_L_X2Y39/IMUX_L29 CLBLL_L_X2Y39/CLBLL_LL_C2 ] " "[list  INT_L_X2Y39/IMUX_L22 CLBLL_L_X2Y39/CLBLL_LL_C3 ] " "[list  INT_L_X2Y39/IMUX_L28 CLBLL_L_X2Y39/CLBLL_LL_C4 ] " "[list  INT_L_X2Y39/IMUX_L31 CLBLL_L_X2Y39/CLBLL_LL_C5 ] " "[list  INT_L_X2Y39/IMUX_L35 CLBLL_L_X2Y39/CLBLL_LL_C6 ] " "[list  INT_L_X2Y39/IMUX_L40 CLBLL_L_X2Y39/CLBLL_LL_D1 ] " "[list  INT_L_X2Y39/IMUX_L45 CLBLL_L_X2Y39/CLBLL_LL_D2 ] " "[list  INT_L_X2Y39/IMUX_L38 CLBLL_L_X2Y39/CLBLL_LL_D3 ] " "[list  INT_L_X2Y39/IMUX_L43 CLBLL_L_X2Y39/CLBLL_LL_D6 ] " "[list  INT_L_X2Y39/IMUX_L44 CLBLL_L_X2Y39/CLBLL_LL_D4 ] " "[list  INT_L_X2Y39/IMUX_L47 CLBLL_L_X2Y39/CLBLL_LL_D5 ] " "[list  INT_L_X2Y39/IMUX_L6 CLBLL_L_X2Y39/CLBLL_L_A1 ] " "[list  INT_L_X2Y39/IMUX_L3 CLBLL_L_X2Y39/CLBLL_L_A2 ] " "[list  INT_L_X2Y39/IMUX_L10 CLBLL_L_X2Y39/CLBLL_L_A4 ] " "[list  INT_L_X2Y39/IMUX_L9 CLBLL_L_X2Y39/CLBLL_L_A5 ] " "[list  INT_L_X2Y39/IMUX_L5 CLBLL_L_X2Y39/CLBLL_L_A6 ] " "[list  INT_L_X2Y39/IMUX_L14 CLBLL_L_X2Y39/CLBLL_L_B1 ] " "[list  INT_L_X2Y39/IMUX_L19 CLBLL_L_X2Y39/CLBLL_L_B2 ] " "[list  INT_L_X2Y39/IMUX_L16 CLBLL_L_X2Y39/CLBLL_L_B3 ] " "[list  INT_L_X2Y39/IMUX_L26 CLBLL_L_X2Y39/CLBLL_L_B4 ] " "[list  INT_L_X2Y39/IMUX_L25 CLBLL_L_X2Y39/CLBLL_L_B5 ] " "[list  INT_L_X2Y39/IMUX_L13 CLBLL_L_X2Y39/CLBLL_L_B6 ] " "[list  INT_L_X2Y39/IMUX_L33 CLBLL_L_X2Y39/CLBLL_L_C1 ] " "[list  INT_L_X2Y39/IMUX_L20 CLBLL_L_X2Y39/CLBLL_L_C2 ] " "[list  INT_L_X2Y39/IMUX_L23 CLBLL_L_X2Y39/CLBLL_L_C3 ] " "[list  INT_L_X2Y39/IMUX_L21 CLBLL_L_X2Y39/CLBLL_L_C4 ] " "[list  INT_L_X2Y39/IMUX_L30 CLBLL_L_X2Y39/CLBLL_L_C5 ] " "[list  INT_L_X2Y39/IMUX_L34 CLBLL_L_X2Y39/CLBLL_L_C6 ] " "[list  INT_L_X2Y39/IMUX_L41 CLBLL_L_X2Y39/CLBLL_L_D1 ] " "[list  INT_L_X2Y39/IMUX_L36 CLBLL_L_X2Y39/CLBLL_L_D2 ] " "[list  INT_L_X2Y39/IMUX_L39 CLBLL_L_X2Y39/CLBLL_L_D3 ] " "[list  INT_L_X2Y39/IMUX_L37 CLBLL_L_X2Y39/CLBLL_L_D4 ] " "[list  INT_L_X2Y39/IMUX_L46 CLBLL_L_X2Y39/CLBLL_L_D5 ] " INT_L_X2Y39/IMUX_L42 CLBLL_L_X2Y39/CLBLL_L_D6 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y16/VCC_WIRE]] "[list  INT_L_X2Y16/IMUX_L7 CLBLL_L_X2Y16/CLBLL_LL_A1 ] " "[list  INT_L_X2Y16/IMUX_L2 CLBLL_L_X2Y16/CLBLL_LL_A2 ] " "[list  INT_L_X2Y16/IMUX_L11 CLBLL_L_X2Y16/CLBLL_LL_A4 ] " "[list  INT_L_X2Y16/IMUX_L8 CLBLL_L_X2Y16/CLBLL_LL_A5 ] " "[list  INT_L_X2Y16/IMUX_L4 CLBLL_L_X2Y16/CLBLL_LL_A6 ] " "[list  INT_L_X2Y16/IMUX_L15 CLBLL_L_X2Y16/CLBLL_LL_B1 ] " "[list  INT_L_X2Y16/IMUX_L18 CLBLL_L_X2Y16/CLBLL_LL_B2 ] " "[list  INT_L_X2Y16/IMUX_L27 CLBLL_L_X2Y16/CLBLL_LL_B4 ] " "[list  INT_L_X2Y16/IMUX_L24 CLBLL_L_X2Y16/CLBLL_LL_B5 ] " "[list  INT_L_X2Y16/IMUX_L12 CLBLL_L_X2Y16/CLBLL_LL_B6 ] " "[list  INT_L_X2Y16/IMUX_L17 CLBLL_L_X2Y16/CLBLL_LL_B3 ] " "[list  INT_L_X2Y16/IMUX_L32 CLBLL_L_X2Y16/CLBLL_LL_C1 ] " "[list  INT_L_X2Y16/IMUX_L29 CLBLL_L_X2Y16/CLBLL_LL_C2 ] " "[list  INT_L_X2Y16/IMUX_L22 CLBLL_L_X2Y16/CLBLL_LL_C3 ] " "[list  INT_L_X2Y16/IMUX_L28 CLBLL_L_X2Y16/CLBLL_LL_C4 ] " "[list  INT_L_X2Y16/IMUX_L31 CLBLL_L_X2Y16/CLBLL_LL_C5 ] " "[list  INT_L_X2Y16/IMUX_L35 CLBLL_L_X2Y16/CLBLL_LL_C6 ] " "[list  INT_L_X2Y16/IMUX_L40 CLBLL_L_X2Y16/CLBLL_LL_D1 ] " "[list  INT_L_X2Y16/IMUX_L45 CLBLL_L_X2Y16/CLBLL_LL_D2 ] " "[list  INT_L_X2Y16/IMUX_L38 CLBLL_L_X2Y16/CLBLL_LL_D3 ] " "[list  INT_L_X2Y16/IMUX_L44 CLBLL_L_X2Y16/CLBLL_LL_D4 ] " "[list  INT_L_X2Y16/IMUX_L47 CLBLL_L_X2Y16/CLBLL_LL_D5 ] " "[list  INT_L_X2Y16/IMUX_L43 CLBLL_L_X2Y16/CLBLL_LL_D6 ] " "[list  INT_L_X2Y16/IMUX_L6 CLBLL_L_X2Y16/CLBLL_L_A1 ] " "[list  INT_L_X2Y16/IMUX_L3 CLBLL_L_X2Y16/CLBLL_L_A2 ] " "[list  INT_L_X2Y16/IMUX_L0 CLBLL_L_X2Y16/CLBLL_L_A3 ] " "[list  INT_L_X2Y16/IMUX_L10 CLBLL_L_X2Y16/CLBLL_L_A4 ] " "[list  INT_L_X2Y16/IMUX_L9 CLBLL_L_X2Y16/CLBLL_L_A5 ] " "[list  INT_L_X2Y16/IMUX_L5 CLBLL_L_X2Y16/CLBLL_L_A6 ] " "[list  INT_L_X2Y16/IMUX_L14 CLBLL_L_X2Y16/CLBLL_L_B1 ] " "[list  INT_L_X2Y16/IMUX_L19 CLBLL_L_X2Y16/CLBLL_L_B2 ] " "[list  INT_L_X2Y16/IMUX_L16 CLBLL_L_X2Y16/CLBLL_L_B3 ] " "[list  INT_L_X2Y16/IMUX_L26 CLBLL_L_X2Y16/CLBLL_L_B4 ] " "[list  INT_L_X2Y16/IMUX_L25 CLBLL_L_X2Y16/CLBLL_L_B5 ] " "[list  INT_L_X2Y16/IMUX_L13 CLBLL_L_X2Y16/CLBLL_L_B6 ] " "[list  INT_L_X2Y16/IMUX_L33 CLBLL_L_X2Y16/CLBLL_L_C1 ] " "[list  INT_L_X2Y16/IMUX_L20 CLBLL_L_X2Y16/CLBLL_L_C2 ] " "[list  INT_L_X2Y16/IMUX_L23 CLBLL_L_X2Y16/CLBLL_L_C3 ] " "[list  INT_L_X2Y16/IMUX_L21 CLBLL_L_X2Y16/CLBLL_L_C4 ] " "[list  INT_L_X2Y16/IMUX_L30 CLBLL_L_X2Y16/CLBLL_L_C5 ] " "[list  INT_L_X2Y16/IMUX_L34 CLBLL_L_X2Y16/CLBLL_L_C6 ] " "[list  INT_L_X2Y16/IMUX_L41 CLBLL_L_X2Y16/CLBLL_L_D1 ] " "[list  INT_L_X2Y16/IMUX_L36 CLBLL_L_X2Y16/CLBLL_L_D2 ] " "[list  INT_L_X2Y16/IMUX_L39 CLBLL_L_X2Y16/CLBLL_L_D3 ] " "[list  INT_L_X2Y16/IMUX_L37 CLBLL_L_X2Y16/CLBLL_L_D4 ] " "[list  INT_L_X2Y16/IMUX_L46 CLBLL_L_X2Y16/CLBLL_L_D5 ] " INT_L_X2Y16/IMUX_L42 CLBLL_L_X2Y16/CLBLL_L_D6 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y23/VCC_WIRE]] "[list  INT_L_X2Y23/IMUX_L7 CLBLL_L_X2Y23/CLBLL_LL_A1 ] " "[list  INT_L_X2Y23/IMUX_L2 CLBLL_L_X2Y23/CLBLL_LL_A2 ] " "[list  INT_L_X2Y23/IMUX_L1 CLBLL_L_X2Y23/CLBLL_LL_A3 ] " "[list  INT_L_X2Y23/IMUX_L11 CLBLL_L_X2Y23/CLBLL_LL_A4 ] " "[list  INT_L_X2Y23/IMUX_L8 CLBLL_L_X2Y23/CLBLL_LL_A5 ] " "[list  INT_L_X2Y23/IMUX_L4 CLBLL_L_X2Y23/CLBLL_LL_A6 ] " "[list  INT_L_X2Y23/IMUX_L15 CLBLL_L_X2Y23/CLBLL_LL_B1 ] " "[list  INT_L_X2Y23/IMUX_L18 CLBLL_L_X2Y23/CLBLL_LL_B2 ] " "[list  INT_L_X2Y23/IMUX_L17 CLBLL_L_X2Y23/CLBLL_LL_B3 ] " "[list  INT_L_X2Y23/IMUX_L27 CLBLL_L_X2Y23/CLBLL_LL_B4 ] " "[list  INT_L_X2Y23/IMUX_L24 CLBLL_L_X2Y23/CLBLL_LL_B5 ] " "[list  INT_L_X2Y23/IMUX_L12 CLBLL_L_X2Y23/CLBLL_LL_B6 ] " "[list  INT_L_X2Y23/IMUX_L32 CLBLL_L_X2Y23/CLBLL_LL_C1 ] " "[list  INT_L_X2Y23/IMUX_L29 CLBLL_L_X2Y23/CLBLL_LL_C2 ] " "[list  INT_L_X2Y23/IMUX_L22 CLBLL_L_X2Y23/CLBLL_LL_C3 ] " "[list  INT_L_X2Y23/IMUX_L28 CLBLL_L_X2Y23/CLBLL_LL_C4 ] " "[list  INT_L_X2Y23/IMUX_L31 CLBLL_L_X2Y23/CLBLL_LL_C5 ] " "[list  INT_L_X2Y23/IMUX_L35 CLBLL_L_X2Y23/CLBLL_LL_C6 ] " "[list  INT_L_X2Y23/IMUX_L40 CLBLL_L_X2Y23/CLBLL_LL_D1 ] " "[list  INT_L_X2Y23/IMUX_L45 CLBLL_L_X2Y23/CLBLL_LL_D2 ] " "[list  INT_L_X2Y23/IMUX_L38 CLBLL_L_X2Y23/CLBLL_LL_D3 ] " "[list  INT_L_X2Y23/IMUX_L44 CLBLL_L_X2Y23/CLBLL_LL_D4 ] " "[list  INT_L_X2Y23/IMUX_L47 CLBLL_L_X2Y23/CLBLL_LL_D5 ] " "[list  INT_L_X2Y23/IMUX_L43 CLBLL_L_X2Y23/CLBLL_LL_D6 ] " "[list  INT_L_X2Y23/IMUX_L6 CLBLL_L_X2Y23/CLBLL_L_A1 ] " "[list  INT_L_X2Y23/IMUX_L3 CLBLL_L_X2Y23/CLBLL_L_A2 ] " "[list  INT_L_X2Y23/IMUX_L10 CLBLL_L_X2Y23/CLBLL_L_A4 ] " "[list  INT_L_X2Y23/IMUX_L9 CLBLL_L_X2Y23/CLBLL_L_A5 ] " "[list  INT_L_X2Y23/IMUX_L5 CLBLL_L_X2Y23/CLBLL_L_A6 ] " "[list  INT_L_X2Y23/IMUX_L14 CLBLL_L_X2Y23/CLBLL_L_B1 ] " "[list  INT_L_X2Y23/IMUX_L19 CLBLL_L_X2Y23/CLBLL_L_B2 ] " "[list  INT_L_X2Y23/IMUX_L16 CLBLL_L_X2Y23/CLBLL_L_B3 ] " "[list  INT_L_X2Y23/IMUX_L26 CLBLL_L_X2Y23/CLBLL_L_B4 ] " "[list  INT_L_X2Y23/IMUX_L25 CLBLL_L_X2Y23/CLBLL_L_B5 ] " "[list  INT_L_X2Y23/IMUX_L13 CLBLL_L_X2Y23/CLBLL_L_B6 ] " "[list  INT_L_X2Y23/IMUX_L33 CLBLL_L_X2Y23/CLBLL_L_C1 ] " "[list  INT_L_X2Y23/IMUX_L20 CLBLL_L_X2Y23/CLBLL_L_C2 ] " "[list  INT_L_X2Y23/IMUX_L23 CLBLL_L_X2Y23/CLBLL_L_C3 ] " "[list  INT_L_X2Y23/IMUX_L21 CLBLL_L_X2Y23/CLBLL_L_C4 ] " "[list  INT_L_X2Y23/IMUX_L30 CLBLL_L_X2Y23/CLBLL_L_C5 ] " "[list  INT_L_X2Y23/IMUX_L34 CLBLL_L_X2Y23/CLBLL_L_C6 ] " "[list  INT_L_X2Y23/IMUX_L41 CLBLL_L_X2Y23/CLBLL_L_D1 ] " "[list  INT_L_X2Y23/IMUX_L36 CLBLL_L_X2Y23/CLBLL_L_D2 ] " "[list  INT_L_X2Y23/IMUX_L39 CLBLL_L_X2Y23/CLBLL_L_D3 ] " "[list  INT_L_X2Y23/IMUX_L37 CLBLL_L_X2Y23/CLBLL_L_D4 ] " "[list  INT_L_X2Y23/IMUX_L46 CLBLL_L_X2Y23/CLBLL_L_D5 ] " INT_L_X2Y23/IMUX_L42 CLBLL_L_X2Y23/CLBLL_L_D6 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X0Y28/VCC_WIRE]] INT_L_X0Y28/IMUX_L15 LIOI3_X0Y27/IOI_OLOGIC0_T1 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X2Y7/VCC_WIRE]] "[list  INT_L_X2Y7/IMUX_L7 CLBLL_L_X2Y7/CLBLL_LL_A1 ] " "[list  INT_L_X2Y7/IMUX_L2 CLBLL_L_X2Y7/CLBLL_LL_A2 ] " "[list  INT_L_X2Y7/IMUX_L11 CLBLL_L_X2Y7/CLBLL_LL_A4 ] " "[list  INT_L_X2Y7/IMUX_L8 CLBLL_L_X2Y7/CLBLL_LL_A5 ] " "[list  INT_L_X2Y7/IMUX_L4 CLBLL_L_X2Y7/CLBLL_LL_A6 ] " "[list  INT_L_X2Y7/IMUX_L15 CLBLL_L_X2Y7/CLBLL_LL_B1 ] " "[list  INT_L_X2Y7/IMUX_L18 CLBLL_L_X2Y7/CLBLL_LL_B2 ] " "[list  INT_L_X2Y7/IMUX_L17 CLBLL_L_X2Y7/CLBLL_LL_B3 ] " "[list  INT_L_X2Y7/IMUX_L27 CLBLL_L_X2Y7/CLBLL_LL_B4 ] " "[list  INT_L_X2Y7/IMUX_L24 CLBLL_L_X2Y7/CLBLL_LL_B5 ] " "[list  INT_L_X2Y7/IMUX_L12 CLBLL_L_X2Y7/CLBLL_LL_B6 ] " "[list  INT_L_X2Y7/IMUX_L32 CLBLL_L_X2Y7/CLBLL_LL_C1 ] " "[list  INT_L_X2Y7/IMUX_L29 CLBLL_L_X2Y7/CLBLL_LL_C2 ] " "[list  INT_L_X2Y7/IMUX_L22 CLBLL_L_X2Y7/CLBLL_LL_C3 ] " "[list  INT_L_X2Y7/IMUX_L28 CLBLL_L_X2Y7/CLBLL_LL_C4 ] " "[list  INT_L_X2Y7/IMUX_L31 CLBLL_L_X2Y7/CLBLL_LL_C5 ] " "[list  INT_L_X2Y7/IMUX_L35 CLBLL_L_X2Y7/CLBLL_LL_C6 ] " "[list  INT_L_X2Y7/IMUX_L40 CLBLL_L_X2Y7/CLBLL_LL_D1 ] " "[list  INT_L_X2Y7/IMUX_L45 CLBLL_L_X2Y7/CLBLL_LL_D2 ] " "[list  INT_L_X2Y7/IMUX_L38 CLBLL_L_X2Y7/CLBLL_LL_D3 ] " "[list  INT_L_X2Y7/IMUX_L44 CLBLL_L_X2Y7/CLBLL_LL_D4 ] " "[list  INT_L_X2Y7/IMUX_L47 CLBLL_L_X2Y7/CLBLL_LL_D5 ] " "[list  INT_L_X2Y7/IMUX_L43 CLBLL_L_X2Y7/CLBLL_LL_D6 ] " "[list  INT_L_X2Y7/IMUX_L6 CLBLL_L_X2Y7/CLBLL_L_A1 ] " "[list  INT_L_X2Y7/IMUX_L3 CLBLL_L_X2Y7/CLBLL_L_A2 ] " "[list  INT_L_X2Y7/IMUX_L0 CLBLL_L_X2Y7/CLBLL_L_A3 ] " "[list  INT_L_X2Y7/IMUX_L10 CLBLL_L_X2Y7/CLBLL_L_A4 ] " "[list  INT_L_X2Y7/IMUX_L9 CLBLL_L_X2Y7/CLBLL_L_A5 ] " "[list  INT_L_X2Y7/IMUX_L5 CLBLL_L_X2Y7/CLBLL_L_A6 ] " "[list  INT_L_X2Y7/IMUX_L14 CLBLL_L_X2Y7/CLBLL_L_B1 ] " "[list  INT_L_X2Y7/IMUX_L19 CLBLL_L_X2Y7/CLBLL_L_B2 ] " "[list  INT_L_X2Y7/IMUX_L16 CLBLL_L_X2Y7/CLBLL_L_B3 ] " "[list  INT_L_X2Y7/IMUX_L26 CLBLL_L_X2Y7/CLBLL_L_B4 ] " "[list  INT_L_X2Y7/IMUX_L25 CLBLL_L_X2Y7/CLBLL_L_B5 ] " "[list  INT_L_X2Y7/IMUX_L13 CLBLL_L_X2Y7/CLBLL_L_B6 ] " "[list  INT_L_X2Y7/IMUX_L33 CLBLL_L_X2Y7/CLBLL_L_C1 ] " "[list  INT_L_X2Y7/IMUX_L20 CLBLL_L_X2Y7/CLBLL_L_C2 ] " "[list  INT_L_X2Y7/IMUX_L23 CLBLL_L_X2Y7/CLBLL_L_C3 ] " "[list  INT_L_X2Y7/IMUX_L21 CLBLL_L_X2Y7/CLBLL_L_C4 ] " "[list  INT_L_X2Y7/IMUX_L30 CLBLL_L_X2Y7/CLBLL_L_C5 ] " "[list  INT_L_X2Y7/IMUX_L34 CLBLL_L_X2Y7/CLBLL_L_C6 ] " "[list  INT_L_X2Y7/IMUX_L41 CLBLL_L_X2Y7/CLBLL_L_D1 ] " "[list  INT_L_X2Y7/IMUX_L36 CLBLL_L_X2Y7/CLBLL_L_D2 ] " "[list  INT_L_X2Y7/IMUX_L39 CLBLL_L_X2Y7/CLBLL_L_D3 ] " "[list  INT_L_X2Y7/IMUX_L37 CLBLL_L_X2Y7/CLBLL_L_D4 ] " "[list  INT_L_X2Y7/IMUX_L46 CLBLL_L_X2Y7/CLBLL_L_D5 ] " INT_L_X2Y7/IMUX_L42 CLBLL_L_X2Y7/CLBLL_L_D6 ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X42Y2/VCC_WIRE]] "[list  INT_L_X42Y2/IMUX_L0 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_CLKINSEL ] " "[list  INT_L_X42Y2/IMUX_L1 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_PSEN ] " INT_L_X42Y2/IMUX_L2 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_PSINCDEC ] " ) ( "[list  [get_nodes -of_object [get_wires INT_L_X42Y1/VCC_WIRE]] INT_L_X42Y1/IMUX_L47 CMT_TOP_L_LOWER_B_X106Y9/CMT_LR_LOWER_B_MMCM_PWRDWN ] " ) ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y11_BUFGCTRL/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL11_O]] CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_CK_GCLK11 CLK_BUFG_REBUF_X60Y38/CLK_BUFG_REBUF_R_CK_GCLK11_BOT CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_MUX_OUT_L0 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_HCLK_OUT_L0 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_BUFHCLK_L0 HCLK_R_X12Y26/HCLK_LEAF_CLK_B_BOT4 INT_R_X3Y23/GCLK_B4_WEST INT_L_X2Y23/CLK_L0 CLBLL_L_X2Y23/CLBLL_L_CLK ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y1_BUFGCTRL/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL1_O]] CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_CK_GCLK1 CLK_BUFG_REBUF_X60Y38/CLK_BUFG_REBUF_R_CK_GCLK1_BOT CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_MUX_OUT_L1 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_HCLK_OUT_L1 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_BUFHCLK_L1 HCLK_R_X12Y26/HCLK_LEAF_CLK_B_TOP0 INT_R_X3Y39/GCLK_B0_WEST INT_L_X2Y39/CLK_L0 CLBLL_L_X2Y39/CLBLL_L_CLK ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y10_BUFGCTRL/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL10_O]] CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_CK_GCLK10 CLK_BUFG_REBUF_X60Y38/CLK_BUFG_REBUF_R_CK_GCLK10_BOT CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_MUX_OUT_L3 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_HCLK_OUT_L3 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_BUFHCLK_L3 HCLK_R_X12Y26/HCLK_LEAF_CLK_B_BOT0 INT_R_X3Y16/GCLK_B0_WEST INT_L_X2Y16/CLK_L1 CLBLL_L_X2Y16/CLBLL_LL_CLK ] "
set_property FIXED_ROUTE $route $net

set pin [get_pins *CLK_BUFG_BOT_R_X60Y48_BUFGCTRL_X0Y0_BUFGCTRL/O]
set net [get_nets -of_object $pin]
set route "[list  [get_nodes -of_object [get_wires CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_BUFGCTRL0_O]] CLK_BUFG_BOT_R_X60Y48/CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_X60Y38/CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_MUX_OUT_L6 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_HCLK_OUT_L6 CLK_HROW_BOT_R_X60Y26/CLK_HROW_CK_BUFHCLK_L6 HCLK_R_X12Y26/HCLK_LEAF_CLK_B_BOT2 INT_R_X3Y7/GCLK_B2_WEST INT_L_X2Y7/CLK_L1 CLBLL_L_X2Y7/CLBLL_LL_CLK ] "
set_property FIXED_ROUTE $route $net
