{
  "module_name": "ast_dram_tables.h",
  "hash_id": "3bbe690851962be22d89be623d566d5693cdcc7dc5a3c5a5d4a7388758d2b5fb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/ast/ast_dram_tables.h",
  "human_readable_source": " \n#ifndef AST_DRAM_TABLES_H\n#define AST_DRAM_TABLES_H\n\n \nstruct ast_dramstruct {\n\tu16 index;\n\tu32 data;\n};\n\nstatic const struct ast_dramstruct ast2000_dram_table_data[] = {\n\t{ 0x0108, 0x00000000 },\n\t{ 0x0120, 0x00004a21 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x0000, 0xFFFFFFFF },\n\t{ 0x0004, 0x00000089 },\n\t{ 0x0008, 0x22331353 },\n\t{ 0x000C, 0x0d07000b },\n\t{ 0x0010, 0x11113333 },\n\t{ 0x0020, 0x00110350 },\n\t{ 0x0028, 0x1e0828f0 },\n\t{ 0x0024, 0x00000001 },\n\t{ 0x001C, 0x00000000 },\n\t{ 0x0014, 0x00000003 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x0018, 0x00000131 },\n\t{ 0x0014, 0x00000001 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x0018, 0x00000031 },\n\t{ 0x0014, 0x00000001 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x0028, 0x1e0828f1 },\n\t{ 0x0024, 0x00000003 },\n\t{ 0x002C, 0x1f0f28fb },\n\t{ 0x0030, 0xFFFFFE01 },\n\t{ 0xFFFF, 0xFFFFFFFF }\n};\n\nstatic const struct ast_dramstruct ast1100_dram_table_data[] = {\n\t{ 0x2000, 0x1688a8a8 },\n\t{ 0x2020, 0x000041f0 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x0000, 0xfc600309 },\n\t{ 0x006C, 0x00909090 },\n\t{ 0x0064, 0x00050000 },\n\t{ 0x0004, 0x00000585 },\n\t{ 0x0008, 0x0011030f },\n\t{ 0x0010, 0x22201724 },\n\t{ 0x0018, 0x1e29011a },\n\t{ 0x0020, 0x00c82222 },\n\t{ 0x0014, 0x01001523 },\n\t{ 0x001C, 0x1024010d },\n\t{ 0x0024, 0x00cb2522 },\n\t{ 0x0038, 0xffffff82 },\n\t{ 0x003C, 0x00000000 },\n\t{ 0x0040, 0x00000000 },\n\t{ 0x0044, 0x00000000 },\n\t{ 0x0048, 0x00000000 },\n\t{ 0x004C, 0x00000000 },\n\t{ 0x0050, 0x00000000 },\n\t{ 0x0054, 0x00000000 },\n\t{ 0x0058, 0x00000000 },\n\t{ 0x005C, 0x00000000 },\n\t{ 0x0060, 0x032aa02a },\n\t{ 0x0064, 0x002d3000 },\n\t{ 0x0068, 0x00000000 },\n\t{ 0x0070, 0x00000000 },\n\t{ 0x0074, 0x00000000 },\n\t{ 0x0078, 0x00000000 },\n\t{ 0x007C, 0x00000000 },\n\t{ 0x0034, 0x00000001 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x002C, 0x00000732 },\n\t{ 0x0030, 0x00000040 },\n\t{ 0x0028, 0x00000005 },\n\t{ 0x0028, 0x00000007 },\n\t{ 0x0028, 0x00000003 },\n\t{ 0x0028, 0x00000001 },\n\t{ 0x000C, 0x00005a08 },\n\t{ 0x002C, 0x00000632 },\n\t{ 0x0028, 0x00000001 },\n\t{ 0x0030, 0x000003c0 },\n\t{ 0x0028, 0x00000003 },\n\t{ 0x0030, 0x00000040 },\n\t{ 0x0028, 0x00000003 },\n\t{ 0x000C, 0x00005a21 },\n\t{ 0x0034, 0x00007c03 },\n\t{ 0x0120, 0x00004c41 },\n\t{ 0xffff, 0xffffffff },\n};\n\nstatic const struct ast_dramstruct ast2100_dram_table_data[] = {\n\t{ 0x2000, 0x1688a8a8 },\n\t{ 0x2020, 0x00004120 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x0000, 0xfc600309 },\n\t{ 0x006C, 0x00909090 },\n\t{ 0x0064, 0x00070000 },\n\t{ 0x0004, 0x00000489 },\n\t{ 0x0008, 0x0011030f },\n\t{ 0x0010, 0x32302926 },\n\t{ 0x0018, 0x274c0122 },\n\t{ 0x0020, 0x00ce2222 },\n\t{ 0x0014, 0x01001523 },\n\t{ 0x001C, 0x1024010d },\n\t{ 0x0024, 0x00cb2522 },\n\t{ 0x0038, 0xffffff82 },\n\t{ 0x003C, 0x00000000 },\n\t{ 0x0040, 0x00000000 },\n\t{ 0x0044, 0x00000000 },\n\t{ 0x0048, 0x00000000 },\n\t{ 0x004C, 0x00000000 },\n\t{ 0x0050, 0x00000000 },\n\t{ 0x0054, 0x00000000 },\n\t{ 0x0058, 0x00000000 },\n\t{ 0x005C, 0x00000000 },\n\t{ 0x0060, 0x0f2aa02a },\n\t{ 0x0064, 0x003f3005 },\n\t{ 0x0068, 0x02020202 },\n\t{ 0x0070, 0x00000000 },\n\t{ 0x0074, 0x00000000 },\n\t{ 0x0078, 0x00000000 },\n\t{ 0x007C, 0x00000000 },\n\t{ 0x0034, 0x00000001 },\n\t{ 0xFF00, 0x00000043 },\n\t{ 0x002C, 0x00000942 },\n\t{ 0x0030, 0x00000040 },\n\t{ 0x0028, 0x00000005 },\n\t{ 0x0028, 0x00000007 },\n\t{ 0x0028, 0x00000003 },\n\t{ 0x0028, 0x00000001 },\n\t{ 0x000C, 0x00005a08 },\n\t{ 0x002C, 0x00000842 },\n\t{ 0x0028, 0x00000001 },\n\t{ 0x0030, 0x000003c0 },\n\t{ 0x0028, 0x00000003 },\n\t{ 0x0030, 0x00000040 },\n\t{ 0x0028, 0x00000003 },\n\t{ 0x000C, 0x00005a21 },\n\t{ 0x0034, 0x00007c03 },\n\t{ 0x0120, 0x00005061 },\n\t{ 0xffff, 0xffffffff },\n};\n\n \n#define REGTBL_NUM           17\n#define REGIDX_010           0\n#define REGIDX_014           1\n#define REGIDX_018           2\n#define REGIDX_020           3\n#define REGIDX_024           4\n#define REGIDX_02C           5\n#define REGIDX_030           6\n#define REGIDX_214           7\n#define REGIDX_2E0           8\n#define REGIDX_2E4           9\n#define REGIDX_2E8           10\n#define REGIDX_2EC           11\n#define REGIDX_2F0           12\n#define REGIDX_2F4           13\n#define REGIDX_2F8           14\n#define REGIDX_RFC           15\n#define REGIDX_PLL           16\n\nstatic const u32 ast2500_ddr3_1600_timing_table[REGTBL_NUM] = {\n\t0x64604D38,\t\t      \n\t0x29690599,\t\t      \n\t0x00000300,\t\t      \n\t0x00000000,\t\t      \n\t0x00000000,\t\t      \n\t0x02181E70,\t\t      \n\t0x00000040,\t\t      \n\t0x00000024,\t\t      \n\t0x02001300,\t\t      \n\t0x0E0000A0,\t\t      \n\t0x000E001B,\t\t      \n\t0x35B8C105,\t\t      \n\t0x08090408,\t\t      \n\t0x9B000800,\t\t      \n\t0x0E400A00,\t\t      \n\t0x9971452F,\t\t      \n\t0x000071C1\t\t      \n};\n\nstatic const u32 ast2500_ddr4_1600_timing_table[REGTBL_NUM] = {\n\t0x63604E37,\t\t      \n\t0xE97AFA99,\t\t      \n\t0x00019000,\t\t      \n\t0x08000000,\t\t      \n\t0x00000400,\t\t      \n\t0x00000410,\t\t      \n\t0x00000101,\t\t      \n\t0x00000024,\t\t      \n\t0x03002900,\t\t      \n\t0x0E0000A0,\t\t      \n\t0x000E001C,\t\t      \n\t0x35B8C106,\t\t      \n\t0x08080607,\t\t      \n\t0x9B000900,\t\t      \n\t0x0E400A00,\t\t      \n\t0x99714545,\t\t      \n\t0x000071C1\t\t      \n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}