$date
	Sun May 14 21:51:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_imem $end
$scope module uut $end
$var wire 16 ! instr [15:0] $end
$var wire 16 " instr2 [15:0] $end
$var wire 5 # pc [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#150
b110000 !
b110010 "
b0 #
#250
b110001 !
b110011 "
b1 #
#350
b110010 !
b110100 "
b10 #
#450
b110011 !
b110101 "
b11 #
#550
b110100 !
b110110 "
b100 #
#600
