INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sources_1/new/eq_comp_1bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_comp_1bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sources_1/new/eq_comp_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_comp_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/repo/systemverilog/l_00_gate level/l_00_gate level.srcs/sim_1/new/eq_comp_2bit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq_comp_2bit_tb
