

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Mon Dec  5 17:43:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_decoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.812 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295  |decoder_Pipeline_VITIS_LOOP_27_1  |        ?|        ?|          ?|          ?|    ?|    ?|        no|
        |grp_decoder_bit_fu_316                       |decoder_bit                       |      556|      620|  11.120 us|  12.400 us|  522|  586|  dataflow|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_2  |        ?|        ?|  1120 ~ 1248|          -|          -|     ?|        no|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     139|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        4|     -|    2920|    2347|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     301|    -|
|Register         |        -|     -|     203|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|    3420|    2988|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|     0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295  |decoder_Pipeline_VITIS_LOOP_27_1  |        0|   0|   119|   115|    0|
    |grp_decoder_bit_fu_316                       |decoder_bit                       |        4|   0|  2801|  2232|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        4|   0|  2920|  2347|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+----+----+-----+------+-----+---------+
    |output_fifo_U  |        0|  99|   0|    -|     2|    1|        2|
    |y0_fifo_U      |        0|  99|   0|    -|     2|    1|        2|
    |y1_fifo_U      |        0|  99|   0|    -|     2|    1|        2|
    +---------------+---------+----+----+-----+------+-----+---------+
    |Total          |        0| 297|   0|    0|     6|    3|        6|
    +---------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_489_p2                                                |         +|   0|  0|  39|          32|           2|
    |i_8_fu_531_p2                                                |         +|   0|  0|  38|          31|           1|
    |ap_block_state17_io                                          |       and|   0|  0|   2|           1|           1|
    |ap_block_state18                                             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op115_write_state18                             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state5                               |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op73_write_state5                               |       and|   0|  0|   2|           1|           1|
    |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln63_fu_526_p2                                          |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln96_fu_642_p2                                          |      icmp|   0|  0|  20|          32|           6|
    |ap_block_state14                                             |        or|   0|  0|   2|           1|           1|
    |ap_block_state17                                             |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                                              |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_decoder_bit_fu_316_ap_done                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_decoder_bit_fu_316_ap_ready                      |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0| 139|         138|          52|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  97|         19|    1|         19|
    |data_in_TDATA_blk_n           |   9|          2|    1|          2|
    |data_in_TREADY_int_regslice   |  14|          3|    1|          3|
    |data_out_TDATA_blk_n          |   9|          2|    1|          2|
    |data_out_TDATA_int_regslice   |  14|          3|   64|        192|
    |data_out_TKEEP_int_regslice   |  14|          3|    8|         24|
    |data_out_TLAST_int_regslice   |  14|          3|    1|          3|
    |data_out_TSTRB_int_regslice   |  14|          3|    8|         24|
    |data_out_TVALID_int_regslice  |  14|          3|    1|          3|
    |i_fu_230                      |   9|          2|   31|         62|
    |output_pixl_temp_V            |  20|          4|    4|         16|
    |output_write                  |   9|          2|    1|          2|
    |y0_din                        |  26|          5|    1|          5|
    |y0_read                       |   9|          2|    1|          2|
    |y1_din                        |  20|          4|    1|          4|
    |y1_read                       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 301|         62|  126|        365|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |DATA_LEN_1_loc_fu_234                                     |  30|   0|   30|          0|
    |ap_CS_fsm                                                 |  18|   0|   18|          0|
    |ap_sync_reg_grp_decoder_bit_fu_316_ap_done                |   1|   0|    1|          0|
    |ap_sync_reg_grp_decoder_bit_fu_316_ap_ready               |   1|   0|    1|          0|
    |count                                                     |  32|   0|   32|          0|
    |grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_bit_fu_316_ap_start_reg                       |   1|   0|    1|          0|
    |i_8_reg_700                                               |  31|   0|   31|          0|
    |i_fu_230                                                  |  31|   0|   31|          0|
    |icmp_ln96_reg_740                                         |   1|   0|    1|          0|
    |output_pixl_temp_V                                        |   4|   0|    4|          0|
    |p_Result_10_reg_710                                       |   1|   0|    1|          0|
    |p_Result_3_reg_730                                        |   1|   0|    1|          0|
    |p_Result_4_reg_735                                        |   1|   0|    1|          0|
    |p_Result_9_reg_705                                        |   1|   0|    1|          0|
    |shl_ln_reg_688                                            |  30|   0|   32|          2|
    |tmp_14_reg_715                                            |   8|   0|    8|          0|
    |tmp_15_reg_720                                            |   8|   0|    8|          0|
    |tmp_16_reg_725                                            |   1|   0|    1|          0|
    |trunc_ln63_reg_693                                        |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 203|   0|  205|          2|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-------------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------+-----+-----+--------------+-------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|            decoder|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|            decoder|  return value|
|data_in_TDATA    |   in|   64|          axis|   data_in_V_data_V|       pointer|
|data_in_TVALID   |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TREADY   |  out|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TLAST    |   in|    1|          axis|   data_in_V_last_V|       pointer|
|data_in_TKEEP    |   in|    8|          axis|   data_in_V_keep_V|       pointer|
|data_in_TSTRB    |   in|    8|          axis|   data_in_V_strb_V|       pointer|
|data_out_TDATA   |  out|   64|          axis|  data_out_V_data_V|       pointer|
|data_out_TVALID  |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TREADY  |   in|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TLAST   |  out|    1|          axis|  data_out_V_last_V|       pointer|
|data_out_TKEEP   |  out|    8|          axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB   |  out|    8|          axis|  data_out_V_strb_V|       pointer|
+-----------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 12 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 18 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 19 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'DATA_LEN_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y0 = alloca i64 1" [ecc_decoder_src/src/decoder.cpp:57]   --->   Operation 21 'alloca' 'y0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y1 = alloca i64 1" [ecc_decoder_src/src/decoder.cpp:58]   --->   Operation 22 'alloca' 'y1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [ecc_decoder_src/src/decoder.cpp:59]   --->   Operation 23 'alloca' 'output' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_30 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln63 = store i31 0, i31 %i" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 25 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 26 [2/2] (1.55ns)   --->   "%call_ln0 = call void @decoder_Pipeline_VITIS_LOOP_27_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i30 %DATA_LEN_1_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_VITIS_LOOP_27_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i30 %DATA_LEN_1_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty_9, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty_9, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @y0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %y0, i1 %y0"   --->   Operation 40 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y0, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @y1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %y1, i1 %y1"   --->   Operation 42 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y1, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @output_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %output, i1 %output"   --->   Operation 44 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%DATA_LEN_1_loc_load = load i30 %DATA_LEN_1_loc"   --->   Operation 46 'load' 'DATA_LEN_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_31 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %DATA_LEN_1_loc_load, i2 0" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln63 = br void" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 49 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.82>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%i_7 = load i31 %i" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 50 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i31 %i_7" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 51 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i31 %i_7" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 52 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln63 = icmp_slt  i32 %zext_ln63, i32 %shl_ln" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 53 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.00ns)   --->   "%i_8 = add i31 %i_7, i31 1" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 54 'add' 'i_8' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %._crit_edge.loopexit, void %.split" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 55 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 56 'specloopname' 'specloopname_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_32 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V"   --->   Operation 57 'read' 'empty_32' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_31 = extractvalue i81 %empty_32"   --->   Operation 58 'extractvalue' 'tmp_31' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %trunc_ln63, void, void" [ecc_decoder_src/src/decoder.cpp:64]   --->   Operation 59 'br' 'br_ln64' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_6 = trunc i64 %tmp_31" [ecc_decoder_src/src/decoder.cpp:55]   --->   Operation 60 'trunc' 'p_Result_6' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y0, i1 %p_Result_6" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'write' 'write_ln174' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_31, i32 1"   --->   Operation 62 'bitselect' 'p_Result_7' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y1, i1 %p_Result_7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_31, i32 2"   --->   Operation 64 'bitselect' 'p_Result_9' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_31, i32 3"   --->   Operation 65 'bitselect' 'p_Result_10' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [ecc_decoder_src/src/decoder.cpp:78]   --->   Operation 66 'load' 'count_load' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.01ns)   --->   "%add_ln78 = add i32 %count_load, i32 2" [ecc_decoder_src/src/decoder.cpp:78]   --->   Operation 67 'add' 'add_ln78' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln78 = store i32 %add_ln78, i32 %count" [ecc_decoder_src/src/decoder.cpp:78]   --->   Operation 68 'store' 'store_ln78' <Predicate = (icmp_ln63 & !trunc_ln63)> <Delay = 0.42>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_14 = extractvalue i81 %empty_32"   --->   Operation 69 'extractvalue' 'tmp_14' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_15 = extractvalue i81 %empty_32"   --->   Operation 70 'extractvalue' 'tmp_15' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_16 = extractvalue i81 %empty_32"   --->   Operation 71 'extractvalue' 'tmp_16' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %tmp_31" [ecc_decoder_src/src/decoder.cpp:55]   --->   Operation 72 'trunc' 'p_Result_s' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y0, i1 %p_Result_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'write' 'write_ln174' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_31, i32 1"   --->   Operation 74 'bitselect' 'p_Result_1' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y1, i1 %p_Result_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_31, i32 2"   --->   Operation 76 'bitselect' 'p_Result_3' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %tmp_31, i32 3"   --->   Operation 77 'bitselect' 'p_Result_4' <Predicate = (icmp_ln63 & trunc_ln63)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [ecc_decoder_src/src/decoder.cpp:107]   --->   Operation 78 'ret' 'ret_ln107' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.52>
ST_6 : Operation 79 [2/2] (0.52ns)   --->   "%call_ln71 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:71]   --->   Operation 79 'call' 'call_ln71' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln71 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:71]   --->   Operation 80 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.36>
ST_8 : Operation 81 [1/1] (1.83ns)   --->   "%tmp_24 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %output" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'tmp_24' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i4 %output_pixl_temp_V"   --->   Operation 82 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_8 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Val2_3, i32 0, i1 %tmp_24"   --->   Operation 83 'bitset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.52ns)   --->   "%store_ln849 = store i4 %p_Result_8, i4 %output_pixl_temp_V"   --->   Operation 84 'store' 'store_ln849' <Predicate = true> <Delay = 0.52>
ST_8 : Operation 85 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y0, i1 %p_Result_9" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_8 : Operation 86 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y1, i1 %p_Result_10" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 0.52>
ST_9 : Operation 87 [2/2] (0.52ns)   --->   "%call_ln76 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:76]   --->   Operation 87 'call' 'call_ln76' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln76 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:76]   --->   Operation 88 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.36>
ST_11 : Operation 89 [1/1] (1.83ns)   --->   "%tmp_28 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %output" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'tmp_28' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i4 %output_pixl_temp_V"   --->   Operation 90 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_11 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Val2_4, i32 1, i1 %tmp_28"   --->   Operation 91 'bitset' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.52ns)   --->   "%store_ln849 = store i4 %p_Result_11, i4 %output_pixl_temp_V"   --->   Operation 92 'store' 'store_ln849' <Predicate = true> <Delay = 0.52>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [ecc_decoder_src/src/decoder.cpp:79]   --->   Operation 93 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.52>
ST_12 : Operation 94 [2/2] (0.52ns)   --->   "%call_ln87 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:87]   --->   Operation 94 'call' 'call_ln87' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln87 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:87]   --->   Operation 95 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 2.36>
ST_14 : Operation 96 [1/1] (1.83ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %output" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'read' 'tmp' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i4 %output_pixl_temp_V"   --->   Operation 97 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Val2_1, i32 2, i1 %tmp"   --->   Operation 98 'bitset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.52ns)   --->   "%store_ln849 = store i4 %p_Result_2, i4 %output_pixl_temp_V"   --->   Operation 99 'store' 'store_ln849' <Predicate = true> <Delay = 0.52>
ST_14 : Operation 100 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y0, i1 %p_Result_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_14 : Operation 101 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %y1, i1 %p_Result_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 15 <SV = 8> <Delay = 0.52>
ST_15 : Operation 102 [2/2] (0.52ns)   --->   "%call_ln92 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:92]   --->   Operation 102 'call' 'call_ln92' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln92 = call void @decoder_bit, i1 %y0, i1 %y1, i1 %output, i1 %t, i1 %trellis_table_0_0, i1 %trellis_table_0_1, i1 %trellis_table_1_0, i1 %trellis_table_1_1, i32 %trellis_metric, i32 %trellis_survivor_V_0, i32 %trellis_survivor_V_1, i32 %trellis_survivor_V_2, i32 %trellis_survivor_V_3, i32 %trellis_survivor_V_4, i32 %trellis_survivor_V_5, i32 %trellis_survivor_V_6, i32 %trellis_survivor_V_7, i32 %trellis_survivor_V_8, i32 %trellis_survivor_V_9, i32 %trellis_survivor_V_10, i32 %trellis_survivor_V_11, i32 %trellis_survivor_V_12, i32 %trellis_survivor_V_13, i32 %trellis_survivor_V_14, i32 %trellis_survivor_V_15, i32 %trellis_survivor_V_16, i32 %trellis_survivor_V_17, i32 %trellis_survivor_V_18, i32 %trellis_survivor_V_19, i32 %trellis_survivor_V_20, i32 %trellis_survivor_V_21, i32 %trellis_survivor_V_22, i32 %trellis_survivor_V_23, i32 %trellis_survivor_V_24, i32 %trellis_survivor_V_25, i32 %trellis_survivor_V_26, i32 %trellis_survivor_V_27, i32 %trellis_survivor_V_28, i32 %trellis_survivor_V_29, i32 %trellis_survivor_V_30, i32 %trellis_survivor_V_31, i32 %trellis_survivor_V_32, i32 %trellis_survivor_V_33, i32 %trellis_survivor_V_34, i32 %trellis_survivor_V_35, i32 %trellis_survivor_V_36, i32 %trellis_survivor_V_37, i32 %trellis_survivor_V_38, i32 %trellis_survivor_V_39, i32 %trellis_survivor_V_40, i32 %trellis_survivor_V_41, i32 %trellis_survivor_V_42, i32 %trellis_survivor_V_43, i32 %trellis_survivor_V_44, i32 %trellis_survivor_V_45, i32 %trellis_survivor_V_46, i32 %trellis_survivor_V_47, i32 %trellis_survivor_V_48, i32 %trellis_survivor_V_49, i32 %trellis_survivor_V_50, i32 %trellis_survivor_V_51, i32 %trellis_survivor_V_52, i32 %trellis_survivor_V_53, i32 %trellis_survivor_V_54, i32 %trellis_survivor_V_55, i32 %trellis_survivor_V_56, i32 %trellis_survivor_V_57, i32 %trellis_survivor_V_58, i32 %trellis_survivor_V_59, i32 %trellis_survivor_V_60, i32 %trellis_survivor_V_61, i32 %trellis_survivor_V_62, i32 %trellis_survivor_V_63" [ecc_decoder_src/src/decoder.cpp:92]   --->   Operation 103 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 2.36>
ST_17 : Operation 104 [1/1] (1.83ns)   --->   "%tmp_20 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %output" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'read' 'tmp_20' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i4 %output_pixl_temp_V"   --->   Operation 105 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_12 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Val2_2, i32 3, i1 %tmp_20"   --->   Operation 106 'bitset' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.52ns)   --->   "%store_ln849 = store i4 %p_Result_12, i4 %output_pixl_temp_V"   --->   Operation 107 'store' 'store_ln849' <Predicate = true> <Delay = 0.52>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%count_load_1 = load i32 %count" [ecc_decoder_src/src/decoder.cpp:94]   --->   Operation 108 'load' 'count_load_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln94 = add i32 %count_load_1, i32 2" [ecc_decoder_src/src/decoder.cpp:94]   --->   Operation 109 'add' 'add_ln94' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln94 = store i32 %add_ln94, i32 %count" [ecc_decoder_src/src/decoder.cpp:94]   --->   Operation 110 'store' 'store_ln94' <Predicate = true> <Delay = 0.42>
ST_17 : Operation 111 [1/1] (0.99ns)   --->   "%icmp_ln96 = icmp_sgt  i32 %add_ln94, i32 32" [ecc_decoder_src/src/decoder.cpp:96]   --->   Operation 111 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %._crit_edge, void" [ecc_decoder_src/src/decoder.cpp:96]   --->   Operation 112 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %p_Result_12"   --->   Operation 113 'zext' 'zext_ln217' <Predicate = (icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 114 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %zext_ln217, i8 %tmp_14, i8 %tmp_15, i1 %tmp_16"   --->   Operation 114 'write' 'write_ln304' <Predicate = (icmp_ln96)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 18 <SV = 11> <Delay = 0.42>
ST_18 : Operation 115 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %zext_ln217, i8 %tmp_14, i8 %tmp_15, i1 %tmp_16"   --->   Operation 115 'write' 'write_ln304' <Predicate = (trunc_ln63 & icmp_ln96)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge" [ecc_decoder_src/src/decoder.cpp:101]   --->   Operation 116 'br' 'br_ln101' <Predicate = (trunc_ln63 & icmp_ln96)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (trunc_ln63)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln63 = store i31 %i_8, i31 %i" [ecc_decoder_src/src/decoder.cpp:63]   --->   Operation 118 'store' 'store_ln63' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ t]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_table_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_table_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_table_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_table_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ trellis_metric]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ trellis_survivor_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ trellis_survivor_V_63]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ output_pixl_temp_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca        ) [ 0111111111111111111]
DATA_LEN_1_loc      (alloca        ) [ 0011100000000000000]
y0                  (alloca        ) [ 0011111111111111111]
y1                  (alloca        ) [ 0011111111111111111]
output              (alloca        ) [ 0011111111111111111]
empty_30            (wait          ) [ 0000000000000000000]
store_ln63          (store         ) [ 0000000000000000000]
call_ln0            (call          ) [ 0000000000000000000]
spectopmodule_ln0   (spectopmodule ) [ 0000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 0000000000000000000]
empty               (specchannel   ) [ 0000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000]
empty_28            (specchannel   ) [ 0000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000]
empty_29            (specchannel   ) [ 0000000000000000000]
specinterface_ln0   (specinterface ) [ 0000000000000000000]
DATA_LEN_1_loc_load (load          ) [ 0000000000000000000]
empty_31            (wait          ) [ 0000000000000000000]
shl_ln              (bitconcatenate) [ 0000011111111111111]
br_ln63             (br            ) [ 0000000000000000000]
i_7                 (load          ) [ 0000000000000000000]
zext_ln63           (zext          ) [ 0000000000000000000]
trunc_ln63          (trunc         ) [ 0000011111111111111]
icmp_ln63           (icmp          ) [ 0000011111111111111]
i_8                 (add           ) [ 0000001111111111111]
br_ln63             (br            ) [ 0000000000000000000]
specloopname_ln63   (specloopname  ) [ 0000000000000000000]
empty_32            (read          ) [ 0000000000000000000]
tmp_31              (extractvalue  ) [ 0000000000000000000]
br_ln64             (br            ) [ 0000000000000000000]
p_Result_6          (trunc         ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
p_Result_7          (bitselect     ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
p_Result_9          (bitselect     ) [ 0000001110000000000]
p_Result_10         (bitselect     ) [ 0000001110000000000]
count_load          (load          ) [ 0000000000000000000]
add_ln78            (add           ) [ 0000000000000000000]
store_ln78          (store         ) [ 0000000000000000000]
tmp_14              (extractvalue  ) [ 0000001111111111111]
tmp_15              (extractvalue  ) [ 0000001111111111111]
tmp_16              (extractvalue  ) [ 0000001111111111111]
p_Result_s          (trunc         ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
p_Result_1          (bitselect     ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
p_Result_3          (bitselect     ) [ 0000000000001110000]
p_Result_4          (bitselect     ) [ 0000000000001110000]
ret_ln107           (ret           ) [ 0000000000000000000]
call_ln71           (call          ) [ 0000000000000000000]
tmp_24              (read          ) [ 0000000000000000000]
p_Val2_3            (load          ) [ 0000000000000000000]
p_Result_8          (bitset        ) [ 0000000000000000000]
store_ln849         (store         ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
call_ln76           (call          ) [ 0000000000000000000]
tmp_28              (read          ) [ 0000000000000000000]
p_Val2_4            (load          ) [ 0000000000000000000]
p_Result_11         (bitset        ) [ 0000000000000000000]
store_ln849         (store         ) [ 0000000000000000000]
br_ln79             (br            ) [ 0000000000000000000]
call_ln87           (call          ) [ 0000000000000000000]
tmp                 (read          ) [ 0000000000000000000]
p_Val2_1            (load          ) [ 0000000000000000000]
p_Result_2          (bitset        ) [ 0000000000000000000]
store_ln849         (store         ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
write_ln174         (write         ) [ 0000000000000000000]
call_ln92           (call          ) [ 0000000000000000000]
tmp_20              (read          ) [ 0000000000000000000]
p_Val2_2            (load          ) [ 0000000000000000000]
p_Result_12         (bitset        ) [ 0000000000000000000]
store_ln849         (store         ) [ 0000000000000000000]
count_load_1        (load          ) [ 0000000000000000000]
add_ln94            (add           ) [ 0000000000000000000]
store_ln94          (store         ) [ 0000000000000000000]
icmp_ln96           (icmp          ) [ 0000011111111111111]
br_ln96             (br            ) [ 0000000000000000000]
zext_ln217          (zext          ) [ 0000011111110000001]
write_ln304         (write         ) [ 0000000000000000000]
br_ln101            (br            ) [ 0000000000000000000]
br_ln0              (br            ) [ 0000000000000000000]
store_ln63          (store         ) [ 0000000000000000000]
br_ln0              (br            ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="trellis_table_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_0_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="trellis_table_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_0_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trellis_table_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_1_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trellis_table_1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_table_1_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="trellis_metric">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_metric"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="trellis_survivor_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="trellis_survivor_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="trellis_survivor_V_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="trellis_survivor_V_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="trellis_survivor_V_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="trellis_survivor_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="trellis_survivor_V_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="trellis_survivor_V_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="trellis_survivor_V_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="trellis_survivor_V_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="trellis_survivor_V_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="trellis_survivor_V_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="trellis_survivor_V_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="trellis_survivor_V_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="trellis_survivor_V_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="trellis_survivor_V_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="trellis_survivor_V_16">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="trellis_survivor_V_17">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="trellis_survivor_V_18">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="trellis_survivor_V_19">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="trellis_survivor_V_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="trellis_survivor_V_21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="trellis_survivor_V_22">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="trellis_survivor_V_23">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="trellis_survivor_V_24">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_24"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="trellis_survivor_V_25">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_25"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="trellis_survivor_V_26">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_26"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="trellis_survivor_V_27">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_27"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="trellis_survivor_V_28">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_28"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="trellis_survivor_V_29">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_29"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="trellis_survivor_V_30">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_30"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="trellis_survivor_V_31">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_31"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="trellis_survivor_V_32">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="trellis_survivor_V_33">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_33"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="trellis_survivor_V_34">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_34"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="trellis_survivor_V_35">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_35"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="trellis_survivor_V_36">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_36"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="trellis_survivor_V_37">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_37"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="trellis_survivor_V_38">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_38"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="trellis_survivor_V_39">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_39"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="trellis_survivor_V_40">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_40"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="trellis_survivor_V_41">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_41"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="trellis_survivor_V_42">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_42"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="trellis_survivor_V_43">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_43"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="trellis_survivor_V_44">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_44"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="trellis_survivor_V_45">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_45"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="trellis_survivor_V_46">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_46"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="trellis_survivor_V_47">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_47"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="trellis_survivor_V_48">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_48"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="trellis_survivor_V_49">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_49"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="trellis_survivor_V_50">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_50"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="trellis_survivor_V_51">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_51"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="trellis_survivor_V_52">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_52"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="trellis_survivor_V_53">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_53"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="trellis_survivor_V_54">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_54"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="trellis_survivor_V_55">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_55"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="trellis_survivor_V_56">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_56"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="trellis_survivor_V_57">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_57"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="trellis_survivor_V_58">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_58"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="trellis_survivor_V_59">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_59"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="trellis_survivor_V_60">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_60"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="trellis_survivor_V_61">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_61"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="trellis_survivor_V_62">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_62"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="trellis_survivor_V_63">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trellis_survivor_V_63"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="output_pixl_temp_V">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_pixl_temp_V"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="count">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_VITIS_LOOP_27_1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y0_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_bit"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i4.i4.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="230" class="1004" name="i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="DATA_LEN_1_loc_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DATA_LEN_1_loc/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y0_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="output_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="empty_32_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="81" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="8" slack="0"/>
<pin id="255" dir="0" index="4" bw="1" slack="0"/>
<pin id="256" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="4"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 write_ln174/5 write_ln174/8 write_ln174/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="4"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 write_ln174/5 write_ln174/8 write_ln174/14 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="7"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_24/8 tmp_28/11 tmp/14 tmp_20/17 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="0" index="3" bw="8" slack="0"/>
<pin id="284" dir="0" index="4" bw="1" slack="0"/>
<pin id="285" dir="0" index="5" bw="4" slack="0"/>
<pin id="286" dir="0" index="6" bw="8" slack="6"/>
<pin id="287" dir="0" index="7" bw="8" slack="6"/>
<pin id="288" dir="0" index="8" bw="1" slack="6"/>
<pin id="289" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/17 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="8" slack="0"/>
<pin id="300" dir="0" index="4" bw="1" slack="0"/>
<pin id="301" dir="0" index="5" bw="64" slack="0"/>
<pin id="302" dir="0" index="6" bw="8" slack="0"/>
<pin id="303" dir="0" index="7" bw="8" slack="0"/>
<pin id="304" dir="0" index="8" bw="1" slack="0"/>
<pin id="305" dir="0" index="9" bw="30" slack="1"/>
<pin id="306" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_decoder_bit_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="5"/>
<pin id="319" dir="0" index="2" bw="1" slack="5"/>
<pin id="320" dir="0" index="3" bw="1" slack="5"/>
<pin id="321" dir="0" index="4" bw="1" slack="0"/>
<pin id="322" dir="0" index="5" bw="1" slack="0"/>
<pin id="323" dir="0" index="6" bw="1" slack="0"/>
<pin id="324" dir="0" index="7" bw="1" slack="0"/>
<pin id="325" dir="0" index="8" bw="1" slack="0"/>
<pin id="326" dir="0" index="9" bw="32" slack="0"/>
<pin id="327" dir="0" index="10" bw="32" slack="0"/>
<pin id="328" dir="0" index="11" bw="32" slack="0"/>
<pin id="329" dir="0" index="12" bw="32" slack="0"/>
<pin id="330" dir="0" index="13" bw="32" slack="0"/>
<pin id="331" dir="0" index="14" bw="32" slack="0"/>
<pin id="332" dir="0" index="15" bw="32" slack="0"/>
<pin id="333" dir="0" index="16" bw="32" slack="0"/>
<pin id="334" dir="0" index="17" bw="32" slack="0"/>
<pin id="335" dir="0" index="18" bw="32" slack="0"/>
<pin id="336" dir="0" index="19" bw="32" slack="0"/>
<pin id="337" dir="0" index="20" bw="32" slack="0"/>
<pin id="338" dir="0" index="21" bw="32" slack="0"/>
<pin id="339" dir="0" index="22" bw="32" slack="0"/>
<pin id="340" dir="0" index="23" bw="32" slack="0"/>
<pin id="341" dir="0" index="24" bw="32" slack="0"/>
<pin id="342" dir="0" index="25" bw="32" slack="0"/>
<pin id="343" dir="0" index="26" bw="32" slack="0"/>
<pin id="344" dir="0" index="27" bw="32" slack="0"/>
<pin id="345" dir="0" index="28" bw="32" slack="0"/>
<pin id="346" dir="0" index="29" bw="32" slack="0"/>
<pin id="347" dir="0" index="30" bw="32" slack="0"/>
<pin id="348" dir="0" index="31" bw="32" slack="0"/>
<pin id="349" dir="0" index="32" bw="32" slack="0"/>
<pin id="350" dir="0" index="33" bw="32" slack="0"/>
<pin id="351" dir="0" index="34" bw="32" slack="0"/>
<pin id="352" dir="0" index="35" bw="32" slack="0"/>
<pin id="353" dir="0" index="36" bw="32" slack="0"/>
<pin id="354" dir="0" index="37" bw="32" slack="0"/>
<pin id="355" dir="0" index="38" bw="32" slack="0"/>
<pin id="356" dir="0" index="39" bw="32" slack="0"/>
<pin id="357" dir="0" index="40" bw="32" slack="0"/>
<pin id="358" dir="0" index="41" bw="32" slack="0"/>
<pin id="359" dir="0" index="42" bw="32" slack="0"/>
<pin id="360" dir="0" index="43" bw="32" slack="0"/>
<pin id="361" dir="0" index="44" bw="32" slack="0"/>
<pin id="362" dir="0" index="45" bw="32" slack="0"/>
<pin id="363" dir="0" index="46" bw="32" slack="0"/>
<pin id="364" dir="0" index="47" bw="32" slack="0"/>
<pin id="365" dir="0" index="48" bw="32" slack="0"/>
<pin id="366" dir="0" index="49" bw="32" slack="0"/>
<pin id="367" dir="0" index="50" bw="32" slack="0"/>
<pin id="368" dir="0" index="51" bw="32" slack="0"/>
<pin id="369" dir="0" index="52" bw="32" slack="0"/>
<pin id="370" dir="0" index="53" bw="32" slack="0"/>
<pin id="371" dir="0" index="54" bw="32" slack="0"/>
<pin id="372" dir="0" index="55" bw="32" slack="0"/>
<pin id="373" dir="0" index="56" bw="32" slack="0"/>
<pin id="374" dir="0" index="57" bw="32" slack="0"/>
<pin id="375" dir="0" index="58" bw="32" slack="0"/>
<pin id="376" dir="0" index="59" bw="32" slack="0"/>
<pin id="377" dir="0" index="60" bw="32" slack="0"/>
<pin id="378" dir="0" index="61" bw="32" slack="0"/>
<pin id="379" dir="0" index="62" bw="32" slack="0"/>
<pin id="380" dir="0" index="63" bw="32" slack="0"/>
<pin id="381" dir="0" index="64" bw="32" slack="0"/>
<pin id="382" dir="0" index="65" bw="32" slack="0"/>
<pin id="383" dir="0" index="66" bw="32" slack="0"/>
<pin id="384" dir="0" index="67" bw="32" slack="0"/>
<pin id="385" dir="0" index="68" bw="32" slack="0"/>
<pin id="386" dir="0" index="69" bw="32" slack="0"/>
<pin id="387" dir="0" index="70" bw="32" slack="0"/>
<pin id="388" dir="0" index="71" bw="32" slack="0"/>
<pin id="389" dir="0" index="72" bw="32" slack="0"/>
<pin id="390" dir="0" index="73" bw="32" slack="0"/>
<pin id="391" dir="1" index="74" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln71/6 call_ln76/9 call_ln87/12 call_ln92/15 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 p_Result_1/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="3" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/5 p_Result_3/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="0" index="2" bw="3" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/5 p_Result_4/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/5 count_load_1/17 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="3" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/5 add_ln94/17 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/8 p_Val2_4/11 p_Val2_1/14 p_Val2_2/17 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln63_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="31" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="DATA_LEN_1_loc_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="30" slack="3"/>
<pin id="506" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DATA_LEN_1_loc_load/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="30" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="i_7_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="31" slack="4"/>
<pin id="517" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln63_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln63_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln63_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="1"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="31" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_31_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="81" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_6_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln78_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_14_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="81" slack="0"/>
<pin id="557" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_15_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="81" slack="0"/>
<pin id="561" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_16_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="81" slack="0"/>
<pin id="565" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_Result_s_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_Result_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="0" index="3" bw="1" slack="0"/>
<pin id="577" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_8/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln849_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="0"/>
<pin id="584" dir="0" index="1" bw="4" slack="0"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/8 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Result_11_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="0" index="1" bw="4" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="0" index="3" bw="1" slack="0"/>
<pin id="593" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_11/11 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln849_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="0" index="1" bw="4" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Result_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="0" index="2" bw="3" slack="0"/>
<pin id="608" dir="0" index="3" bw="1" slack="0"/>
<pin id="609" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/14 "/>
</bind>
</comp>

<comp id="614" class="1004" name="store_ln849_store_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="0"/>
<pin id="616" dir="0" index="1" bw="4" slack="0"/>
<pin id="617" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/14 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_Result_12_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="0"/>
<pin id="623" dir="0" index="2" bw="3" slack="0"/>
<pin id="624" dir="0" index="3" bw="1" slack="0"/>
<pin id="625" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_12/17 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln849_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="4" slack="0"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln94_store_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/17 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln96_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/17 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln217_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/17 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln63_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="31" slack="7"/>
<pin id="655" dir="0" index="1" bw="31" slack="11"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/18 "/>
</bind>
</comp>

<comp id="657" class="1005" name="i_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="0"/>
<pin id="659" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="664" class="1005" name="DATA_LEN_1_loc_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="30" slack="1"/>
<pin id="666" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="DATA_LEN_1_loc "/>
</bind>
</comp>

<comp id="670" class="1005" name="y0_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="3"/>
<pin id="672" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="y0 "/>
</bind>
</comp>

<comp id="676" class="1005" name="y1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="3"/>
<pin id="678" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="y1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="output_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="3"/>
<pin id="684" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

<comp id="688" class="1005" name="shl_ln_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="693" class="1005" name="trunc_ln63_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="7"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

<comp id="700" class="1005" name="i_8_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="7"/>
<pin id="702" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="705" class="1005" name="p_Result_9_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="3"/>
<pin id="707" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="710" class="1005" name="p_Result_10_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="3"/>
<pin id="712" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_14_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="6"/>
<pin id="717" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_15_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="6"/>
<pin id="722" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_16_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="6"/>
<pin id="727" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="730" class="1005" name="p_Result_3_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="3"/>
<pin id="732" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Result_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="3"/>
<pin id="737" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln96_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="744" class="1005" name="zext_ln217_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln217 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="233"><net_src comp="160" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="162" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="162" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="162" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="162" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="212" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="267"><net_src comp="214" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="214" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="222" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="290"><net_src comp="228" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="292"><net_src comp="10" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="279" pin=4"/></net>

<net id="307"><net_src comp="168" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="309"><net_src comp="2" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="295" pin=5"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="295" pin=6"/></net>

<net id="314"><net_src comp="12" pin="0"/><net_sink comp="295" pin=7"/></net>

<net id="315"><net_src comp="14" pin="0"/><net_sink comp="295" pin=8"/></net>

<net id="392"><net_src comp="220" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="316" pin=5"/></net>

<net id="395"><net_src comp="20" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="316" pin=7"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="316" pin=8"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="316" pin=9"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="316" pin=10"/></net>

<net id="400"><net_src comp="30" pin="0"/><net_sink comp="316" pin=11"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="316" pin=12"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="316" pin=13"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="316" pin=14"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="316" pin=15"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="316" pin=16"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="316" pin=17"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="316" pin=18"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="316" pin=19"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="316" pin=20"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="316" pin=21"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="316" pin=22"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="316" pin=23"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="316" pin=24"/></net>

<net id="414"><net_src comp="58" pin="0"/><net_sink comp="316" pin=25"/></net>

<net id="415"><net_src comp="60" pin="0"/><net_sink comp="316" pin=26"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="316" pin=27"/></net>

<net id="417"><net_src comp="64" pin="0"/><net_sink comp="316" pin=28"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="316" pin=29"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="316" pin=30"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="316" pin=31"/></net>

<net id="421"><net_src comp="72" pin="0"/><net_sink comp="316" pin=32"/></net>

<net id="422"><net_src comp="74" pin="0"/><net_sink comp="316" pin=33"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="316" pin=34"/></net>

<net id="424"><net_src comp="78" pin="0"/><net_sink comp="316" pin=35"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="316" pin=36"/></net>

<net id="426"><net_src comp="82" pin="0"/><net_sink comp="316" pin=37"/></net>

<net id="427"><net_src comp="84" pin="0"/><net_sink comp="316" pin=38"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="316" pin=39"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="316" pin=40"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="316" pin=41"/></net>

<net id="431"><net_src comp="92" pin="0"/><net_sink comp="316" pin=42"/></net>

<net id="432"><net_src comp="94" pin="0"/><net_sink comp="316" pin=43"/></net>

<net id="433"><net_src comp="96" pin="0"/><net_sink comp="316" pin=44"/></net>

<net id="434"><net_src comp="98" pin="0"/><net_sink comp="316" pin=45"/></net>

<net id="435"><net_src comp="100" pin="0"/><net_sink comp="316" pin=46"/></net>

<net id="436"><net_src comp="102" pin="0"/><net_sink comp="316" pin=47"/></net>

<net id="437"><net_src comp="104" pin="0"/><net_sink comp="316" pin=48"/></net>

<net id="438"><net_src comp="106" pin="0"/><net_sink comp="316" pin=49"/></net>

<net id="439"><net_src comp="108" pin="0"/><net_sink comp="316" pin=50"/></net>

<net id="440"><net_src comp="110" pin="0"/><net_sink comp="316" pin=51"/></net>

<net id="441"><net_src comp="112" pin="0"/><net_sink comp="316" pin=52"/></net>

<net id="442"><net_src comp="114" pin="0"/><net_sink comp="316" pin=53"/></net>

<net id="443"><net_src comp="116" pin="0"/><net_sink comp="316" pin=54"/></net>

<net id="444"><net_src comp="118" pin="0"/><net_sink comp="316" pin=55"/></net>

<net id="445"><net_src comp="120" pin="0"/><net_sink comp="316" pin=56"/></net>

<net id="446"><net_src comp="122" pin="0"/><net_sink comp="316" pin=57"/></net>

<net id="447"><net_src comp="124" pin="0"/><net_sink comp="316" pin=58"/></net>

<net id="448"><net_src comp="126" pin="0"/><net_sink comp="316" pin=59"/></net>

<net id="449"><net_src comp="128" pin="0"/><net_sink comp="316" pin=60"/></net>

<net id="450"><net_src comp="130" pin="0"/><net_sink comp="316" pin=61"/></net>

<net id="451"><net_src comp="132" pin="0"/><net_sink comp="316" pin=62"/></net>

<net id="452"><net_src comp="134" pin="0"/><net_sink comp="316" pin=63"/></net>

<net id="453"><net_src comp="136" pin="0"/><net_sink comp="316" pin=64"/></net>

<net id="454"><net_src comp="138" pin="0"/><net_sink comp="316" pin=65"/></net>

<net id="455"><net_src comp="140" pin="0"/><net_sink comp="316" pin=66"/></net>

<net id="456"><net_src comp="142" pin="0"/><net_sink comp="316" pin=67"/></net>

<net id="457"><net_src comp="144" pin="0"/><net_sink comp="316" pin=68"/></net>

<net id="458"><net_src comp="146" pin="0"/><net_sink comp="316" pin=69"/></net>

<net id="459"><net_src comp="148" pin="0"/><net_sink comp="316" pin=70"/></net>

<net id="460"><net_src comp="150" pin="0"/><net_sink comp="316" pin=71"/></net>

<net id="461"><net_src comp="152" pin="0"/><net_sink comp="316" pin=72"/></net>

<net id="462"><net_src comp="154" pin="0"/><net_sink comp="316" pin=73"/></net>

<net id="468"><net_src comp="216" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="160" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="470"><net_src comp="463" pin="3"/><net_sink comp="268" pin=2"/></net>

<net id="476"><net_src comp="216" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="194" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="216" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="218" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="158" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="194" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="156" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="166" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="512"><net_src comp="202" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="204" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="515" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="206" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="250" pin="5"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="543"><net_src comp="537" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="547"><net_src comp="537" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="553"><net_src comp="489" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="158" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="250" pin="5"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="250" pin="5"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="250" pin="5"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="537" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="578"><net_src comp="224" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="495" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="176" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="274" pin="2"/><net_sink comp="572" pin=3"/></net>

<net id="586"><net_src comp="572" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="156" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="224" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="495" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="160" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="274" pin="2"/><net_sink comp="588" pin=3"/></net>

<net id="602"><net_src comp="588" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="156" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="224" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="495" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="194" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="274" pin="2"/><net_sink comp="604" pin=3"/></net>

<net id="618"><net_src comp="604" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="156" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="224" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="495" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="218" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="274" pin="2"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="620" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="156" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="489" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="158" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="489" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="226" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="620" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="279" pin=5"/></net>

<net id="660"><net_src comp="230" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="667"><net_src comp="234" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="295" pin=9"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="673"><net_src comp="238" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="679"><net_src comp="242" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="685"><net_src comp="246" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="691"><net_src comp="507" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="696"><net_src comp="522" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="703"><net_src comp="531" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="708"><net_src comp="471" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="713"><net_src comp="478" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="718"><net_src comp="555" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="723"><net_src comp="559" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="279" pin=7"/></net>

<net id="728"><net_src comp="563" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="733"><net_src comp="471" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="738"><net_src comp="478" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="743"><net_src comp="642" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="648" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="279" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 3 18 }
	Port: data_out_V_keep_V | {2 3 18 }
	Port: data_out_V_strb_V | {2 3 18 }
	Port: data_out_V_last_V | {2 3 18 }
	Port: t | {6 7 9 10 12 13 15 16 }
	Port: trellis_table_0_0 | {6 7 9 10 12 13 15 16 }
	Port: trellis_table_0_1 | {6 7 9 10 12 13 15 16 }
	Port: trellis_table_1_0 | {6 7 9 10 12 13 15 16 }
	Port: trellis_table_1_1 | {6 7 9 10 12 13 15 16 }
	Port: trellis_metric | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_0 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_1 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_2 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_3 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_4 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_5 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_6 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_7 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_8 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_9 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_10 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_11 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_12 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_13 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_14 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_15 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_16 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_17 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_18 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_19 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_20 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_21 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_22 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_23 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_24 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_25 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_26 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_27 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_28 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_29 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_30 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_31 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_32 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_33 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_34 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_35 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_36 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_37 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_38 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_39 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_40 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_41 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_42 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_43 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_44 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_45 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_46 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_47 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_48 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_49 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_50 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_51 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_52 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_53 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_54 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_55 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_56 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_57 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_58 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_59 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_60 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_61 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_62 | {6 7 9 10 12 13 15 16 }
	Port: trellis_survivor_V_63 | {6 7 9 10 12 13 15 16 }
	Port: output_pixl_temp_V | {8 11 14 17 }
	Port: count | {5 17 }
 - Input state : 
	Port: decoder : data_in_V_data_V | {2 3 5 }
	Port: decoder : data_in_V_keep_V | {2 3 5 }
	Port: decoder : data_in_V_strb_V | {2 3 5 }
	Port: decoder : data_in_V_last_V | {2 3 5 }
	Port: decoder : t | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_table_0_0 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_table_0_1 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_table_1_0 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_table_1_1 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_metric | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_0 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_1 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_2 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_3 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_4 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_5 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_6 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_7 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_8 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_9 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_10 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_11 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_12 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_13 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_14 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_15 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_16 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_17 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_18 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_19 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_20 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_21 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_22 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_23 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_24 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_25 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_26 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_27 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_28 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_29 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_30 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_31 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_32 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_33 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_34 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_35 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_36 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_37 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_38 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_39 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_40 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_41 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_42 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_43 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_44 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_45 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_46 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_47 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_48 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_49 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_50 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_51 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_52 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_53 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_54 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_55 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_56 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_57 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_58 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_59 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_60 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_61 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_62 | {6 7 9 10 12 13 15 16 }
	Port: decoder : trellis_survivor_V_63 | {6 7 9 10 12 13 15 16 }
	Port: decoder : output_pixl_temp_V | {8 11 14 17 }
	Port: decoder : count | {5 17 }
  - Chain level:
	State 1
		store_ln63 : 1
	State 2
	State 3
	State 4
		shl_ln : 1
	State 5
		zext_ln63 : 1
		trunc_ln63 : 1
		icmp_ln63 : 2
		i_8 : 1
		br_ln63 : 3
		br_ln64 : 2
		p_Result_6 : 1
		write_ln174 : 2
		p_Result_7 : 1
		write_ln174 : 2
		p_Result_9 : 1
		p_Result_10 : 1
		add_ln78 : 1
		store_ln78 : 2
		p_Result_s : 1
		write_ln174 : 2
		p_Result_1 : 1
		write_ln174 : 2
		p_Result_3 : 1
		p_Result_4 : 1
	State 6
	State 7
	State 8
		p_Result_8 : 1
		store_ln849 : 2
	State 9
	State 10
	State 11
		p_Result_11 : 1
		store_ln849 : 2
	State 12
	State 13
	State 14
		p_Result_2 : 1
		store_ln849 : 2
	State 15
	State 16
	State 17
		p_Result_12 : 1
		store_ln849 : 2
		add_ln94 : 1
		store_ln94 : 2
		icmp_ln96 : 2
		br_ln96 : 3
		zext_ln217 : 2
		write_ln304 : 3
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295 |    0    |    0    |   115   |    71   |    0    |
|          |            grp_decoder_bit_fu_316           |    2    |  7.175  |   822   |   1280  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                  grp_fu_489                 |    0    |    0    |    0    |    39   |    0    |
|          |                  i_8_fu_531                 |    0    |    0    |    0    |    38   |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |               icmp_ln63_fu_526              |    0    |    0    |    0    |    20   |    0    |
|          |               icmp_ln96_fu_642              |    0    |    0    |    0    |    20   |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|   read   |             empty_32_read_fu_250            |    0    |    0    |    0    |    0    |    0    |
|          |               grp_read_fu_274               |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|          |               grp_write_fu_262              |    0    |    0    |    0    |    0    |    0    |
|   write  |               grp_write_fu_268              |    0    |    0    |    0    |    0    |    0    |
|          |               grp_write_fu_279              |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|          |                  grp_fu_463                 |    0    |    0    |    0    |    0    |    0    |
| bitselect|                  grp_fu_471                 |    0    |    0    |    0    |    0    |    0    |
|          |                  grp_fu_478                 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|                shl_ln_fu_507                |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|   zext   |               zext_ln63_fu_518              |    0    |    0    |    0    |    0    |    0    |
|          |              zext_ln217_fu_648              |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|          |              trunc_ln63_fu_522              |    0    |    0    |    0    |    0    |    0    |
|   trunc  |              p_Result_6_fu_544              |    0    |    0    |    0    |    0    |    0    |
|          |              p_Result_s_fu_567              |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|          |                tmp_31_fu_537                |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                tmp_14_fu_555                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_15_fu_559                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_16_fu_563                |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|          |              p_Result_8_fu_572              |    0    |    0    |    0    |    0    |    0    |
|  bitset  |              p_Result_11_fu_588             |    0    |    0    |    0    |    0    |    0    |
|          |              p_Result_2_fu_604              |    0    |    0    |    0    |    0    |    0    |
|          |              p_Result_12_fu_620             |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                             |    2    |  7.175  |   937   |   1468  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|  trellis_metric |    2   |    0   |    0   |    0   |
|trellis_table_0_0|    0   |    2   |    1   |    0   |
|trellis_table_0_1|    0   |    2   |    1   |    0   |
|trellis_table_1_0|    0   |    2   |    1   |    0   |
|trellis_table_1_1|    0   |    2   |    1   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |    2   |    8   |    4   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|DATA_LEN_1_loc_reg_664|   30   |
|      i_8_reg_700     |   31   |
|       i_reg_657      |   31   |
|   icmp_ln96_reg_740  |    1   |
|    output_reg_682    |    1   |
|  p_Result_10_reg_710 |    1   |
|  p_Result_3_reg_730  |    1   |
|  p_Result_4_reg_735  |    1   |
|  p_Result_9_reg_705  |    1   |
|    shl_ln_reg_688    |   32   |
|    tmp_14_reg_715    |    8   |
|    tmp_15_reg_720    |    8   |
|    tmp_16_reg_725    |    1   |
|  trunc_ln63_reg_693  |    1   |
|      y0_reg_670      |    1   |
|      y1_reg_676      |    1   |
|  zext_ln217_reg_744  |   64   |
+----------------------+--------+
|         Total        |   214  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_262 |  p2  |   4  |   1  |    4   ||    20   |
| grp_write_fu_268 |  p2  |   3  |   1  |    3   ||    14   |
| grp_write_fu_279 |  p5  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   15   ||  1.428  ||    43   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    7   |   937  |  1468  |    0   |
|   Memory  |    2   |    -   |    8   |    4   |    0   |
|Multiplexer|    -   |    1   |    -   |   43   |    -   |
|  Register |    -   |    -   |   214  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    8   |  1159  |  1515  |    0   |
+-----------+--------+--------+--------+--------+--------+
