[Configuration]

EmulatorType: OCELOT
Schedule: Mon Dec 26 03:35:55 UTC 2022

[RAM statistics]

For channel 0:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 1:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 2:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 3:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 4:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 5:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 6:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 7:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 8:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 9:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 10:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 11:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 12:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 13:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 14:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes

For channel 15:
Average Read Latency: 0.0 cycles = 0.0 ns
	 Rank 1
		 Bank 1 ::  Reads : 0 | Writes: 0

		 Bank 2 ::  Reads : 0 | Writes: 0

		 Bank 3 ::  Reads : 0 | Writes: 0

		 Bank 4 ::  Reads : 0 | Writes: 0

		 Bank 5 ::  Reads : 0 | Writes: 0

		 Bank 6 ::  Reads : 0 | Writes: 0

		 Bank 7 ::  Reads : 0 | Writes: 0

		 Bank 8 ::  Reads : 0 | Writes: 0

		 Bank 9 ::  Reads : 0 | Writes: 0

		 Bank 10 ::  Reads : 0 | Writes: 0

		 Bank 11 ::  Reads : 0 | Writes: 0

		 Bank 12 ::  Reads : 0 | Writes: 0

		 Bank 13 ::  Reads : 0 | Writes: 0

		 Bank 14 ::  Reads : 0 | Writes: 0

		 Bank 15 ::  Reads : 0 | Writes: 0

		 Bank 16 ::  Reads : 0 | Writes: 0

	 Total Reads: 0	 Total Writes: 0

Total Reads and Writes: 0 Bytes




[Simulator Time]
Time Taken		=	0 : 45 minutes
Total Instructions executed : 151746
Instructions per Second	=	3.321935201401051 KIPS		
****************************************************************************
TOTAL INSTRUCTIONS = 151746
TOTAL CYCLES = 34480
TOTAL INSTRUCTIONS PER CYCLE = 4.400986078886311
**************************************************************************** 

[Memory System Statistics]

[Per core statistics]

iCacheRequests are zero for SM 0 of TPC 0
SM : 0 of TPC : 0
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 1
SM : 0 of TPC : 1
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 2
SM : 0 of TPC : 2
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 3
SM : 0 of TPC : 3
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 4
SM : 0 of TPC : 4
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 5
SM : 0 of TPC : 5
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 6
SM : 0 of TPC : 6
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 7
SM : 0 of TPC : 7
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 8
SM : 0 of TPC : 8
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 9
SM : 0 of TPC : 9
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 10
SM : 0 of TPC : 10
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 11
SM : 0 of TPC : 11
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 12
SM : 0 of TPC : 12
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 13
SM : 0 of TPC : 13
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 14
SM : 0 of TPC : 14
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 15
SM : 0 of TPC : 15
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 1
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 128
iCacheRequests are zero for SM 0 of TPC 16
SM : 0 of TPC : 16
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 17
SM : 0 of TPC : 17
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 18
SM : 0 of TPC : 18
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 19
SM : 0 of TPC : 19
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 20
SM : 0 of TPC : 20
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 21
SM : 0 of TPC : 21
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 22
SM : 0 of TPC : 22
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 23
SM : 0 of TPC : 23
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 24
SM : 0 of TPC : 24
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 25
SM : 0 of TPC : 25
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 26
SM : 0 of TPC : 26
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 27
SM : 0 of TPC : 27
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 28
SM : 0 of TPC : 28
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 29
SM : 0 of TPC : 29
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 30
SM : 0 of TPC : 30
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 31
SM : 0 of TPC : 31
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 32
SM : 0 of TPC : 32
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 33
SM : 0 of TPC : 33
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 34
SM : 0 of TPC : 34
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 35
SM : 0 of TPC : 35
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 36
SM : 0 of TPC : 36
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 37
SM : 0 of TPC : 37
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 38
SM : 0 of TPC : 38
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 39
SM : 0 of TPC : 39
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 40
SM : 0 of TPC : 40
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 41
SM : 0 of TPC : 41
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 42
SM : 0 of TPC : 42
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 43
SM : 0 of TPC : 43
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 44
SM : 0 of TPC : 44
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 45
SM : 0 of TPC : 45
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 46
SM : 0 of TPC : 46
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
iCacheRequests are zero for SM 0 of TPC 47
SM : 0 of TPC : 47
iCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
constantCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
sharedCache details
NO OF REQUESTS 0
NO OF HITS 0
NO OF MISSES 0
****************************************************************************
Cache details
Total Instruction Cache Access 0
Total Instruction Cache Misses 16

Total Constant Cache Access 0
Total Constant Cache Misses 2048

Total Shared Cache Access 0
Total Shared Cache Misses 0

****************************************************************************


[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 


core[0][0].iCache	3765.2160	0.3396	3765.5556	1
core[0][0].dCache	3765.2160	43.4743	3808.6903	128
core[0][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[0][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[0][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[0][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[0][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[0][0].total	21963.7600	43.8139	22007.5739	0


core[1][0].iCache	3765.2160	0.3396	3765.5556	1
core[1][0].dCache	3765.2160	43.4743	3808.6903	128
core[1][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[1][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[1][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[1][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[1][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[1][0].total	21963.7600	43.8139	22007.5739	0


core[2][0].iCache	3765.2160	0.3396	3765.5556	1
core[2][0].dCache	3765.2160	43.4743	3808.6903	128
core[2][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[2][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[2][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[2][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[2][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[2][0].total	21963.7600	43.8139	22007.5739	0


core[3][0].iCache	3765.2160	0.3396	3765.5556	1
core[3][0].dCache	3765.2160	43.4743	3808.6903	128
core[3][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[3][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[3][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[3][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[3][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[3][0].total	21963.7600	43.8139	22007.5739	0


core[4][0].iCache	3765.2160	0.3396	3765.5556	1
core[4][0].dCache	3765.2160	43.4743	3808.6903	128
core[4][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[4][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[4][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[4][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[4][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[4][0].total	21963.7600	43.8139	22007.5739	0


core[5][0].iCache	3765.2160	0.3396	3765.5556	1
core[5][0].dCache	3765.2160	43.4743	3808.6903	128
core[5][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[5][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[5][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[5][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[5][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[5][0].total	21963.7600	43.8139	22007.5739	0


core[6][0].iCache	3765.2160	0.3396	3765.5556	1
core[6][0].dCache	3765.2160	43.4743	3808.6903	128
core[6][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[6][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[6][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[6][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[6][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[6][0].total	21963.7600	43.8139	22007.5739	0


core[7][0].iCache	3765.2160	0.3396	3765.5556	1
core[7][0].dCache	3765.2160	43.4743	3808.6903	128
core[7][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[7][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[7][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[7][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[7][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[7][0].total	21963.7600	43.8139	22007.5739	0


core[8][0].iCache	3765.2160	0.3396	3765.5556	1
core[8][0].dCache	3765.2160	43.4743	3808.6903	128
core[8][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[8][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[8][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[8][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[8][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[8][0].total	21963.7600	43.8139	22007.5739	0


core[9][0].iCache	3765.2160	0.3396	3765.5556	1
core[9][0].dCache	3765.2160	43.4743	3808.6903	128
core[9][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[9][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[9][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[9][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[9][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[9][0].total	21963.7600	43.8139	22007.5739	0


core[10][0].iCache	3765.2160	0.3396	3765.5556	1
core[10][0].dCache	3765.2160	43.4743	3808.6903	128
core[10][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[10][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[10][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[10][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[10][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[10][0].total	21963.7600	43.8139	22007.5739	0


core[11][0].iCache	3765.2160	0.3396	3765.5556	1
core[11][0].dCache	3765.2160	43.4743	3808.6903	128
core[11][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[11][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[11][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[11][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[11][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[11][0].total	21963.7600	43.8139	22007.5739	0


core[12][0].iCache	3765.2160	0.3396	3765.5556	1
core[12][0].dCache	3765.2160	43.4743	3808.6903	128
core[12][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[12][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[12][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[12][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[12][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[12][0].total	21963.7600	43.8139	22007.5739	0


core[13][0].iCache	3765.2160	0.3396	3765.5556	1
core[13][0].dCache	3765.2160	43.4743	3808.6903	128
core[13][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[13][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[13][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[13][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[13][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[13][0].total	21963.7600	43.8139	22007.5739	0


core[14][0].iCache	3765.2160	0.3396	3765.5556	1
core[14][0].dCache	3765.2160	43.4743	3808.6903	128
core[14][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[14][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[14][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[14][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[14][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[14][0].total	21963.7600	43.8139	22007.5739	0


core[15][0].iCache	3765.2160	0.3396	3765.5556	1
core[15][0].dCache	3765.2160	43.4743	3808.6903	128
core[15][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[15][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[15][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[15][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[15][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[15][0].total	21963.7600	43.8139	22007.5739	0
coreCyclesTaken is shown to zero


core[16][0].iCache	3765.2160	0.0000	3765.2160	0
core[16][0].dCache	3765.2160	0.0000	3765.2160	0
core[16][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[16][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[16][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[16][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[16][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[16][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[17][0].iCache	3765.2160	0.0000	3765.2160	0
core[17][0].dCache	3765.2160	0.0000	3765.2160	0
core[17][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[17][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[17][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[17][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[17][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[17][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[18][0].iCache	3765.2160	0.0000	3765.2160	0
core[18][0].dCache	3765.2160	0.0000	3765.2160	0
core[18][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[18][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[18][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[18][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[18][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[18][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[19][0].iCache	3765.2160	0.0000	3765.2160	0
core[19][0].dCache	3765.2160	0.0000	3765.2160	0
core[19][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[19][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[19][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[19][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[19][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[19][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[20][0].iCache	3765.2160	0.0000	3765.2160	0
core[20][0].dCache	3765.2160	0.0000	3765.2160	0
core[20][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[20][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[20][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[20][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[20][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[20][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[21][0].iCache	3765.2160	0.0000	3765.2160	0
core[21][0].dCache	3765.2160	0.0000	3765.2160	0
core[21][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[21][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[21][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[21][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[21][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[21][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[22][0].iCache	3765.2160	0.0000	3765.2160	0
core[22][0].dCache	3765.2160	0.0000	3765.2160	0
core[22][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[22][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[22][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[22][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[22][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[22][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[23][0].iCache	3765.2160	0.0000	3765.2160	0
core[23][0].dCache	3765.2160	0.0000	3765.2160	0
core[23][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[23][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[23][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[23][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[23][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[23][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[24][0].iCache	3765.2160	0.0000	3765.2160	0
core[24][0].dCache	3765.2160	0.0000	3765.2160	0
core[24][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[24][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[24][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[24][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[24][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[24][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[25][0].iCache	3765.2160	0.0000	3765.2160	0
core[25][0].dCache	3765.2160	0.0000	3765.2160	0
core[25][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[25][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[25][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[25][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[25][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[25][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[26][0].iCache	3765.2160	0.0000	3765.2160	0
core[26][0].dCache	3765.2160	0.0000	3765.2160	0
core[26][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[26][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[26][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[26][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[26][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[26][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[27][0].iCache	3765.2160	0.0000	3765.2160	0
core[27][0].dCache	3765.2160	0.0000	3765.2160	0
core[27][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[27][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[27][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[27][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[27][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[27][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[28][0].iCache	3765.2160	0.0000	3765.2160	0
core[28][0].dCache	3765.2160	0.0000	3765.2160	0
core[28][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[28][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[28][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[28][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[28][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[28][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[29][0].iCache	3765.2160	0.0000	3765.2160	0
core[29][0].dCache	3765.2160	0.0000	3765.2160	0
core[29][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[29][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[29][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[29][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[29][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[29][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[30][0].iCache	3765.2160	0.0000	3765.2160	0
core[30][0].dCache	3765.2160	0.0000	3765.2160	0
core[30][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[30][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[30][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[30][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[30][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[30][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[31][0].iCache	3765.2160	0.0000	3765.2160	0
core[31][0].dCache	3765.2160	0.0000	3765.2160	0
core[31][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[31][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[31][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[31][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[31][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[31][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[32][0].iCache	3765.2160	0.0000	3765.2160	0
core[32][0].dCache	3765.2160	0.0000	3765.2160	0
core[32][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[32][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[32][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[32][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[32][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[32][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[33][0].iCache	3765.2160	0.0000	3765.2160	0
core[33][0].dCache	3765.2160	0.0000	3765.2160	0
core[33][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[33][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[33][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[33][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[33][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[33][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[34][0].iCache	3765.2160	0.0000	3765.2160	0
core[34][0].dCache	3765.2160	0.0000	3765.2160	0
core[34][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[34][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[34][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[34][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[34][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[34][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[35][0].iCache	3765.2160	0.0000	3765.2160	0
core[35][0].dCache	3765.2160	0.0000	3765.2160	0
core[35][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[35][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[35][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[35][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[35][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[35][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[36][0].iCache	3765.2160	0.0000	3765.2160	0
core[36][0].dCache	3765.2160	0.0000	3765.2160	0
core[36][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[36][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[36][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[36][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[36][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[36][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[37][0].iCache	3765.2160	0.0000	3765.2160	0
core[37][0].dCache	3765.2160	0.0000	3765.2160	0
core[37][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[37][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[37][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[37][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[37][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[37][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[38][0].iCache	3765.2160	0.0000	3765.2160	0
core[38][0].dCache	3765.2160	0.0000	3765.2160	0
core[38][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[38][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[38][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[38][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[38][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[38][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[39][0].iCache	3765.2160	0.0000	3765.2160	0
core[39][0].dCache	3765.2160	0.0000	3765.2160	0
core[39][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[39][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[39][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[39][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[39][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[39][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[40][0].iCache	3765.2160	0.0000	3765.2160	0
core[40][0].dCache	3765.2160	0.0000	3765.2160	0
core[40][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[40][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[40][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[40][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[40][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[40][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[41][0].iCache	3765.2160	0.0000	3765.2160	0
core[41][0].dCache	3765.2160	0.0000	3765.2160	0
core[41][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[41][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[41][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[41][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[41][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[41][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[42][0].iCache	3765.2160	0.0000	3765.2160	0
core[42][0].dCache	3765.2160	0.0000	3765.2160	0
core[42][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[42][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[42][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[42][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[42][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[42][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[43][0].iCache	3765.2160	0.0000	3765.2160	0
core[43][0].dCache	3765.2160	0.0000	3765.2160	0
core[43][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[43][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[43][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[43][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[43][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[43][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[44][0].iCache	3765.2160	0.0000	3765.2160	0
core[44][0].dCache	3765.2160	0.0000	3765.2160	0
core[44][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[44][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[44][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[44][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[44][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[44][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[45][0].iCache	3765.2160	0.0000	3765.2160	0
core[45][0].dCache	3765.2160	0.0000	3765.2160	0
core[45][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[45][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[45][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[45][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[45][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[45][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[46][0].iCache	3765.2160	0.0000	3765.2160	0
core[46][0].dCache	3765.2160	0.0000	3765.2160	0
core[46][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[46][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[46][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[46][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[46][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[46][0].total	21963.7600	0.0000	21963.7600	0
coreCyclesTaken is shown to zero


core[47][0].iCache	3765.2160	0.0000	3765.2160	0
core[47][0].dCache	3765.2160	0.0000	3765.2160	0
core[47][0].pipeline.regFile	12371.4240	0.0000	12371.4240	0
core[47][0].pipeline.FuncUnit.decoder	2061.9040	0.0000	2061.9040	0
core[47][0].pipeline.FuncUnit.totalalu	0.0000	0.0000	0.0000	0
core[47][0].pipeline.resultsBroadcastBus	2061.9040	0.0000	2061.9040	0
core[47][0].pipeline.total	14433.3280	0.0000	14433.3280	0
core[47][0].total	21963.7600	0.0000	21963.7600	0


coreEnergy.total	1054260.4800	701.0224	1054961.5024	0


L2	22723.9172	0.0000	22723.9172	0
L2[0]	22723.9172	0.0000	22723.9172	0


sharedCacheEnergy.total	45447.8345	0.0000	45447.8345	0


MainMemoryDRAMController[0]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[1]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[2]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[3]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[4]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[5]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[6]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[7]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[8]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[9]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[10]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[11]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[12]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[13]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[14]	6471.8960	0.0000	6471.8960	0
MainMemoryDRAMController[15]	6471.8960	0.0000	6471.8960	0

mainMemoryControllerEnergy.total	103550.3360	0.0000	103550.3360	0


coherenceEnergy.total	0.0000	0.0000	0.0000	0


TotalEnergy	1203258.6505	701.0224	1203959.6729	0
