#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  6 09:38:35 2018
# Process ID: 13836
# Current directory: D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10636 D:\D_Strabi\D_Dokumentumai\BME\MikrorendszerekTevezese\HF\K-gy-j-t-k\ddr3_dma\ddr3_dma.xpr
# Log file: D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/vivado.log
# Journal file: D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd}
update_module_reference cpu_system_vgaSync_0_4
validate_bd_design
save_bd_design
set_property name BTN [get_bd_intf_ports GPIO_0]
save_bd_design
reset_run cpu_system_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
make_wrapper -files [get_files D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd] -top
add_files -norecurse D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/hdl/cpu_system_wrapper.v
update_compile_order -fileset sources_1
reset_target all [get_files  D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd]
export_ip_user_files -of_objects  [get_files  D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd]
make_wrapper -files [get_files D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd] -top
make_wrapper -files [get_files D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd] -top
update_files -from_files D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/hdl/cpu_system_wrapper.v -to_files D:/D_Strabi/D_Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/imports/hdl/cpu_system_wrapper.v -filesets [get_filesets *]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
reset_run synth_1
reset_run cpu_system_axi_smc_0_synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {BTN_tri_i[3]} {BTN_tri_i[2]} {BTN_tri_i[1]} {BTN_tri_i[0]}]]
set_property package_pin "" [get_ports [list  {BTN_tri_i[3]}]]
place_ports {BTN_tri_i[0]} A10
place_ports {BTN_tri_i[1]} A17
place_ports {BTN_tri_i[1]} A19
place_ports {BTN_tri_i[1]} A17
place_ports {BTN_tri_i[2]} A19
place_ports {BTN_tri_i[3]} A18
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list {rout[1]} {rout[0]}]]
place_ports {rout[0]} M20
place_ports {rout[1]} N19
place_ports {gout[0]} M19
place_ports {gout[1]} N18
set_property IOSTANDARD LVCMOS33 [get_ports [list {gout[1]} {gout[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {bout[1]} {bout[0]}]]
place_ports {bout[1]} P20
place_ports {bout[1]} P19
place_ports {bout[0]} P20
set_property IOSTANDARD LVCMOS33 [get_ports [list hs]]
place_ports vs T22
place_ports hs T23
set_property IOSTANDARD LVCMOS33 [get_ports [list vs]]
save_constraints
launch_runs impl_1 -jobs 6
wait_on_run impl_1
