{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "TDO_o",
					"strict" : false
				},
				{
					"name" : "SDRAM_CS_N",
					"strict" : false
				},
				{
					"name" : "SDRAM_RAS_N",
					"strict" : false
				},
				{
					"name" : "SDRAM_CAS_N",
					"strict" : false
				},
				{
					"name" : "SDRAM_WE_N",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQML",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQMU",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[0]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[1]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[2]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[3]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[4]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[5]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[6]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[7]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[8]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[9]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[10]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[11]",
					"strict" : false
				},
				{
					"name" : "SDRAM_ADDR[12]",
					"strict" : false
				},
				{
					"name" : "SDRAM_BA_0",
					"strict" : false
				},
				{
					"name" : "SDRAM_BA_1",
					"strict" : false
				},
				{
					"name" : "LED[0]",
					"strict" : false
				},
				{
					"name" : "LED[1]",
					"strict" : false
				},
				{
					"name" : "LED[2]",
					"strict" : false
				},
				{
					"name" : "LED[3]",
					"strict" : false
				},
				{
					"name" : "LED[4]",
					"strict" : false
				},
				{
					"name" : "LED[5]",
					"strict" : false
				},
				{
					"name" : "LED[6]",
					"strict" : false
				},
				{
					"name" : "LED[7]",
					"strict" : false
				},
				{
					"name" : "UART0_TXD",
					"strict" : false
				},
				{
					"name" : "TWI_SDA_O",
					"strict" : false
				},
				{
					"name" : "TWI_SCL_O",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[0]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[1]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[2]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[3]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[4]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[5]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[6]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[7]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[8]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[9]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[10]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[11]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[12]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[13]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[14]",
					"strict" : false
				},
				{
					"name" : "SDRAM_DQ[15]",
					"strict" : false
				},
				{
					"name" : "FPGA_RESET_N",
					"strict" : false
				},
				{
					"name" : "TCK_i",
					"strict" : false
				},
				{
					"name" : "nTRST_i",
					"strict" : false
				},
				{
					"name" : "TWI_SCL",
					"strict" : false
				},
				{
					"name" : "TMS_i",
					"strict" : false
				},
				{
					"name" : "TDI_i",
					"strict" : false
				},
				{
					"name" : "TWI_SDA",
					"strict" : false
				},
				{
					"name" : "UART0_RXD",
					"strict" : false
				}
			]
		}
	]
}