// Seed: 1376563528
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    output wand id_8
);
  wire id_10;
  always_latch id_0 = id_7;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  tri0 id_11 = id_3;
  wire id_12;
  wire id_13;
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5
    , id_15,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input wand id_12,
    input tri0 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
