#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Nov 27 19:53:52 2017
# Process ID: 6588
# Current directory: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent244 C:\Users\vipin.kizheppatt\OneDrive\Reserch\mygit\OpenNoc\Imp\Vivado2017_1\openNoc.xpr
# Log file: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/vivado.log
# Journal file: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.xpr
INFO: [Project 1-313] Project file moved from '/home/vipin/workspace/Research/mygit/OpenNoc/Imp/Vivado2017_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 771.195 ; gain = 41.156
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block_2.v
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_block.v
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe_2.v
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_pe.v
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/myFifo/myFifo.xci
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_scheduler.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 19:59:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 20:24:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 20:28:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
set_property needs_refresh false [get_runs synth_1]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 17217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 1605.586 ; gain = 744.859
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov 27 20:45:34 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 2070.684 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 1061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.684 ; gain = 0.000
config_webtalk -user on
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/include_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_full.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_switch.v:]
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov 27 20:51:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 1061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.684 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1

close_design
ipx::package_project -root_dir C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc -vendor edu.kz -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/include_file.v" from the top-level HDL file.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::package_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.684 ; gain = 0.000
ipx::unload_core c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/vipin.kizheppatt/onedrive/reserch/mygit/opennoc/src/verilog/vivadoips/opennoc'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2070.684 ; gain = 0.000
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2070.684 ; gain = 0.000
update_compile_order -fileset sources_1
set_property vendor Kuladeep [ipx::current_core]
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon Nov 27 21:16:38 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/include_file.v] -no_script -reset -force -quiet
remove_files  C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/include_file.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov 28 00:21:39 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/include_file.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_full.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/rtl/nbyn_switch.v:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1

ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 4
[Tue Nov 28 00:24:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 1037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.684 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1

close_design
ipx::package_project -root_dir C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs -vendor edu.kz -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.x_size')) + spirit:decode(id('MODELPARAM_VALUE.y_size'))) + spirit:decode(id('MODELPARAM_VALUE.data_width')))" into user parameter "total_width".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.X')) * spirit:decode(id('MODELPARAM_VALUE.Y')))" into user parameter "sw_no".
ipx::unload_core c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2070.684 ; gain = 0.000
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2070.684 ; gain = 0.000
update_compile_order -fileset sources_1
set_property vendor Kuladeep [ipx::current_core]
ipx::remove_user_parameter total_width [ipx::current_core]
ipx::remove_user_parameter sw_no [ipx::current_core]
close_project
launch_runs synth_1 -jobs 4
[Tue Nov 28 00:33:23 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
reset_run synth_1
ipx::package_project -root_dir C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc -vendor edu.kz -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.x_size')) + spirit:decode(id('MODELPARAM_VALUE.y_size'))) + spirit:decode(id('MODELPARAM_VALUE.data_width')))" into user parameter "total_width".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.X')) * spirit:decode(id('MODELPARAM_VALUE.Y')))" into user parameter "sw_no".
ipx::unload_core c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/vipin.kizheppatt/onedrive/reserch/mygit/opennoc/src/verilog/vivadoips/opennoc'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2070.684 ; gain = 0.000
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2070.684 ; gain = 0.000
update_compile_order -fileset sources_1
set_property vendor Kuladeep [ipx::current_core]
set_property name openNoc [ipx::current_core]
set_property display_name openNoc_v1_0 [ipx::current_core]
set_property description openNoc_v1_0 [ipx::current_core]
ipx::remove_user_parameter total_width [ipx::current_core]
ipx::remove_user_parameter sw_no [ipx::current_core]
close_project
launch_runs synth_1 -jobs 4
[Tue Nov 28 00:41:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/Imp/Vivado2017_1/openNoc.runs/synth_1/runme.log
reset_run synth_1
ipx::package_project -root_dir C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc -vendor edu.kz -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rstn' as interface 'rstn'.
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.x_size')) + spirit:decode(id('MODELPARAM_VALUE.y_size'))) + spirit:decode(id('MODELPARAM_VALUE.data_width')))" into user parameter "total_width".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.X')) * spirit:decode(id('MODELPARAM_VALUE.Y')))" into user parameter "sw_no".
ipx::unload_core c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/vipin.kizheppatt/onedrive/reserch/mygit/opennoc/src/verilog/vivadoips/opennoc'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.684 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::remove_user_parameter total_width [ipx::current_core]
ipx::remove_user_parameter sw_no [ipx::current_core]
set_property vendor Kuladeep [ipx::current_core]
ipx::add_bus_interface peWrite [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
ipx::remove_bus_interface peWrite [ipx::current_core]
current_project openNoc
current_project tmp_edit_project
close_project
ipx::package_project -root_dir C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc -vendor edu.kz -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rstn' as interface 'rstn'.
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "((spirit:decode(id('MODELPARAM_VALUE.x_size')) + spirit:decode(id('MODELPARAM_VALUE.y_size'))) + spirit:decode(id('MODELPARAM_VALUE.data_width')))" into user parameter "total_width".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.X')) * spirit:decode(id('MODELPARAM_VALUE.Y')))" into user parameter "sw_no".
ipx::unload_core c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/vipin.kizheppatt/onedrive/reserch/mygit/opennoc/src/verilog/vivadoips/opennoc'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.684 ; gain = 0.000
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.684 ; gain = 0.000
update_compile_order -fileset sources_1
set_property vendor Kuladeep [ipx::current_core]
set_property name openNoc [ipx::current_core]
set_property display_name openNoc_v1_0 [ipx::current_core]
set_property description openNoc_v1_0 [ipx::current_core]
ipx::remove_user_parameter total_width [ipx::current_core]
ipx::remove_user_parameter sw_no [ipx::current_core]
ipx::add_bus_interface peWrite [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
set_property physical_name w_data_pe [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]
set_property physical_name w_valid_pe [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces peWrite -of_objects [ipx::current_core]]]
ipx::add_bus_interface peRead [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]
set_property physical_name r_data_pe [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]
set_property physical_name r_valid_pe [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]
set_property physical_name r_ready_pe [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces peRead -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]
set_property value peWrite:peRead [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces clk -of_objects [ipx::current_core]]]
set_property previous_version_for_upgrade edu.kz:user:openNocTop:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vipin.kizheppatt/OneDrive/Reserch/mygit/OpenNoc/src/Verilog/VivadoIPs/openNoc'.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 00:57:15 2017...
