<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005928A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005928</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17453875</doc-number><date>20211108</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202110753761.4</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>108</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10823</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10876</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10885</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>10888</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">METHOD OF MANUFACTURING SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/CN2021/107153</doc-number><date>20210719</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17453875</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>CHANGXIN MEMORY TECHNOLOGIES, INC.</orgname><address><city>Hefei City</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Wu</last-name><first-name>Gongyi</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Wang</last-name><first-name>Xiaoling</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present disclosure provides a method of manufacturing a semiconductor structure, and a semiconductor structure, relating to the technical field of semiconductors. The method of manufacturing a semiconductor structure includes: providing a substrate; forming multiple initial active pillars on the substrate; forming a gate layer between initial active pillars; and forming a first dielectric layer with openings on the gate layer and on the initial active pillars; removing part of the initial active pillar located in each opening to form an active pillar; and removing part of the gate layer to form an isolation trench and a word line, such that two adjacent active pillars in the same row are located on two sides of the isolation trench.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="104.56mm" wi="117.94mm" file="US20230005928A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="196.17mm" wi="123.27mm" file="US20230005928A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="213.11mm" wi="130.98mm" file="US20230005928A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="208.20mm" wi="126.24mm" file="US20230005928A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="205.40mm" wi="129.79mm" file="US20230005928A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="88.73mm" wi="129.79mm" file="US20230005928A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="146.64mm" wi="112.01mm" file="US20230005928A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="231.39mm" wi="111.51mm" file="US20230005928A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="214.46mm" wi="107.95mm" file="US20230005928A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="228.09mm" wi="110.07mm" file="US20230005928A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="220.22mm" wi="106.43mm" file="US20230005928A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="227.08mm" wi="107.70mm" file="US20230005928A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="230.46mm" wi="109.14mm" file="US20230005928A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="231.14mm" wi="108.12mm" file="US20230005928A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="226.14mm" wi="108.71mm" file="US20230005928A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="230.12mm" wi="115.82mm" file="US20230005928A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="225.38mm" wi="104.73mm" file="US20230005928A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="224.54mm" wi="115.40mm" file="US20230005928A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="222.84mm" wi="129.12mm" file="US20230005928A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This is a continuation of International Patent Application No. PCT/CN2021/107153, filed on Jul. 19, 2021, which claims the priority to Chinese Patent Application No. 202110753761.4, titled &#x201c;METHOD OF MANUFACTURING SEMICONDUCTOR STRUCTURE AND SEMICONDUCTOR STRUCTURE&#x201d; and filed on Jul. 2, 2021. The entire contents of International Patent Application No. PCT/CN2021/107153 and Chinese Patent Application No. 202110753761.4 are incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The present disclosure relates to, but is not limited to, a method of manufacturing a semiconductor structure and a semiconductor structure.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">In the development of dynamic random access memory (DRAM), methods for improving device integration include reducing the feature size of a memory cell array device and improving the cell structure. However, as the feature size decreases, small-sized transistors will produce severe short-channel effects. Therefore, reducing the area occupied by memory cells without changing the feature size by improving the topology of the memory cells is another effective way to improve the device integration. For example, current mainstream processes use 6F2 cells instead of 8F2 cells in the prior art to significantly improve the integration of DRAM. 4F2 DRAM memory cells with a higher storage density are the future development trend, which requires the memory cells to have a length and width of 2F.</p><p id="p-0005" num="0004">In the 4F2 cell structure, the structure of the word line transistor has changed accordingly. As the spacing between word lines and an isolation structure of the memory array continue to shrink, the interference between word lines becomes more severe, reducing the performance of the semiconductor structure.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0006" num="0005">An overview of the subject matter detailed in the present disclosure is provided below, which is not intended to limit the protection scope of the claims.</p><p id="p-0007" num="0006">The present disclosure provides a method of manufacturing a semiconductor structure and a semiconductor structure.</p><p id="p-0008" num="0007">According to a first aspect, the embodiments of the present disclosure provide a method of manufacturing a semiconductor structure. The method of manufacturing a semiconductor structure includes:</p><p id="p-0009" num="0008">providing a substrate;</p><p id="p-0010" num="0009">forming multiple initial active pillars on the substrate, where the multiple initial active pillars are arranged in an array;</p><p id="p-0011" num="0010">forming a gate layer between the initial active pillars, where the gate layer is connected to sidewalls of each initial active pillar;</p><p id="p-0012" num="0011">forming a first dielectric layer on the gate layer and on the initial active pillars;</p><p id="p-0013" num="0012">forming, in the first dielectric layer, openings extending along a row arrangement direction of the initial active pillars; where projection of one of the openings on the substrate partially overlaps with projection of each of the initial active pillars in the same row on the substrate, and projection, which does not overlap with the projection of the opening on the substrate, of two adjacent initial active pillars in the same row on the substrate is located on two sides of the opening respectively; and</p><p id="p-0014" num="0013">removing the initial active pillar exposed in each opening to form an active pillar; and removing the gate layer exposed in each opening to form an isolation trench and a word line, where two adjacent active pillars located in the same row are located on two sides of the isolation trench.</p><p id="p-0015" num="0014">According to a second aspect, the embodiments of the present disclosure provide a semiconductor structure. The semiconductor structure includes:</p><p id="p-0016" num="0015">a substrate;</p><p id="p-0017" num="0016">multiple active pillars, where the multiple active pillars are arranged on the substrate in an array; and</p><p id="p-0018" num="0017">multiple isolation structures provided on the substrate, where each of the isolation structures includes a first side and a second side that are arranged opposite to each other, the isolation structure extends along an arrangement direction of the active pillars in the same row, such that two adjacent active pillars in the same row are separated on two opposite sides of the isolation structure.</p><p id="p-0019" num="0018">Other aspects of the present disclosure are understandable upon reading and understanding of the drawings and detailed description.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0020" num="0019">The drawings incorporated into the specification and constituting part of the specification illustrate the embodiments of the present disclosure, and are used together with the description to explain the principles of the embodiments of the present disclosure. In these drawings, similar reference numerals are used to represent similar elements. The drawings in the following description are part rather than all of the embodiments of the present disclosure. Those skilled in the art may derive other drawings based on these drawings without creative efforts.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic diagram of an active pillar in a semiconductor structure in the related art;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a schematic top view of the semiconductor structure in the related art;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a process flowchart of a method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic top view of a semiconductor structure manufactured by the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic diagram of forming a first groove in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic diagram of forming a bit line and a polysilicon layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic diagram of forming a bit line contact portion in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic diagram of forming a bit line structure in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic diagram of forming a second dielectric layer and a second mask layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic diagram of forming a second mask opening in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic diagram of forming a second groove in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a schematic diagram of forming a first initial oxide layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic diagram of forming a first oxide layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a schematic diagram of forming a silicon pillar in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a schematic diagram of forming an initial active pillar in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a schematic diagram of forming a filling region in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a schematic diagram of forming a third groove in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a schematic diagram of forming a second initial barrier layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0039" num="0038"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a schematic diagram of forming a second initial conductive layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a schematic diagram of forming a gate layer in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a schematic diagram of forming a second mask layer and a second mask opening in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>22</b></figref> is a cross-sectional view taken along a longitudinal direction in <figref idref="DRAWINGS">FIG. <b>21</b></figref>;</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>23</b></figref> is a schematic diagram of forming an opening in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>24</b></figref> is a cross-sectional view taken along a longitudinal direction in <figref idref="DRAWINGS">FIG. <b>23</b></figref>;</p><p id="p-0045" num="0044"><figref idref="DRAWINGS">FIG. <b>25</b></figref> is a schematic diagram of forming an isolation trench in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>26</b></figref> is a schematic diagram along direction a-a in <figref idref="DRAWINGS">FIG. <b>25</b></figref>;</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>27</b></figref> is a schematic diagram along direction b-b in <figref idref="DRAWINGS">FIG. <b>25</b></figref>;</p><p id="p-0048" num="0047"><figref idref="DRAWINGS">FIG. <b>28</b></figref> is a schematic diagram of forming an isolation material in the method of manufacturing a semiconductor structure according to an exemplary embodiment;</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>29</b></figref> is a cross-sectional view taken along a longitudinal direction in <figref idref="DRAWINGS">FIG. <b>28</b></figref>;</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>30</b></figref> is a schematic top view of a semiconductor structure according to an exemplary embodiment;</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>31</b></figref> is a schematic diagram along direction a-a in <figref idref="DRAWINGS">FIG. <b>30</b></figref> (schematic diagram of forming an isolation structure);</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIG. <b>32</b></figref> is a schematic diagram along direction b-b in <figref idref="DRAWINGS">FIG. <b>30</b></figref> (schematic diagram of forming an isolation structure); and</p><p id="p-0053" num="0052"><figref idref="DRAWINGS">FIG. <b>33</b></figref> is a schematic diagram of an active pillar in a semiconductor structure according to an exemplary embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0054" num="0053">The technical solutions in the embodiments of the present disclosure are described below clearly and completely with reference to the drawings in the embodiments of the present disclosure. Apparently, the described embodiments are merely part rather than all of the embodiments of the present disclosure. All other embodiments obtained by those skilled in the art based on the embodiments of the present disclosure without creative efforts should fall within the protection scope of the present disclosure. It should be noted that the embodiments in the present disclosure and features in the embodiments may be combined with each other in a non-conflicting manner.</p><p id="p-0055" num="0054">With the development of dynamic random access memory (DRAM), methods for improving device integration include reducing a feature size of a memory cell array device and improving a cell structure. However, as the feature size of the memory cell array device decreases, small-sized transistors will produce severe short-channel effects. Therefore, reducing the area occupied by memory cells without changing the feature size by improving the topology of the memory cells is another effective way to improve the device integration. For example, current mainstream processes use 6F2 cells instead of 8F2 cells in the prior art to significantly improve the integration of DRAM. 4F2 DRAM memory cells with a higher storage density are the future development trend, which requires the memory cells to have a length and width of 2F.</p><p id="p-0056" num="0055">In the 4F2 cell structure, the structure of the word line transistor has been changed accordingly. As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the transistor in the related art includes a substrate <b>10</b>, multiple bit line structures <b>20</b> formed in the substrate, and multiple active pillars <b>30</b> arranged in an array on the substrate. The transistor further includes multiple word lines <b>150</b> for connecting adjacent active pillars <b>30</b> in the same row, and an isolation structure <b>160</b> for separating two adjacent word lines <b>150</b>. A ring-shaped gate layer <b>40</b> is formed on the active pillars <b>30</b>, and an extension direction of the bit line structure <b>20</b> may be perpendicular to that of the word line <b>150</b>. As the spacing between word lines and the isolation structure of the memory array continue to shrink, the interference between word lines becomes more severe, which greatly reduces the performance of the semiconductor structure.</p><p id="p-0057" num="0056">Therefore, in the manufacturing process of the semiconductor structure in the embodiments of the present disclosure, two adjacent active pillars in the same row are separated on two sides of the isolation structure, which increases the spacing between two active pillars in the same column on adjacent word lines, thereby reducing the signal interference between adjacent word lines and improving the performance of the semiconductor structure.</p><p id="p-0058" num="0057">The present disclosure proposes a method of manufacturing a semiconductor structure, which is described below with reference to the accompanying drawings and specific implementations.</p><p id="p-0059" num="0058"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a flowchart of a method of manufacturing a semiconductor structure according to an embodiment of the present disclosure; <figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic top view of a semiconductor structure; <figref idref="DRAWINGS">FIG. <b>5</b></figref> to <figref idref="DRAWINGS">FIG. <b>33</b></figref> are schematic diagrams of various stages in the method of manufacturing a semiconductor structure. The method of manufacturing a semiconductor structure is described in detail below with reference to <figref idref="DRAWINGS">FIG. <b>4</b></figref> to <figref idref="DRAWINGS">FIG. <b>33</b></figref>.</p><p id="p-0060" num="0059">The semiconductor structure is not limited in this embodiment. The semiconductor structure is described below by taking a dynamic random access memory (DRAM) as an example, but this embodiment is not limited to this, and the semiconductor structure in this embodiment may also be other structures.</p><p id="p-0061" num="0060">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, an embodiment of the present application provides a method of manufacturing a semiconductor structure. The method of manufacturing a semiconductor structure includes the following steps:</p><p id="p-0062" num="0061">Step S<b>100</b>: Provide a substrate.</p><p id="p-0063" num="0062">For example, as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the substrate <b>10</b> serves as a support member of a memory and is used to support other components provided thereon. A material of the substrate <b>10</b> may be, for example, monocrystalline silicon, polycrystalline silicon, amorphous silicon, silicon-germanium compound, silicon-on-insulator, and other materials known to those skilled in the art.</p><p id="p-0064" num="0063">It should be noted that after the step of providing a substrate, bit line structures <b>20</b> may further be formed in the substrate such that one of the bit line structures <b>20</b> is connected to a source of a subsequently formed transistor, and the formation of the bit line structures <b>20</b> in the substrate <b>10</b> includes the following steps:</p><p id="p-0065" num="0064">Step S<b>110</b>: Form multiple first grooves <b>101</b> that are arranged at intervals along a first direction in the substrate <b>10</b>.</p><p id="p-0066" num="0065">For example, as shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a third mask layer <b>50</b> can be formed on the substrate <b>10</b> by a deposition process, and then the third mask layer <b>50</b> is patterned to form multiple third mask openings <b>501</b> that are arranged at intervals along the first direction in the third mask layer <b>50</b>.</p><p id="p-0067" num="0066">A first photoresist layer may be formed on the third mask layer <b>50</b>, and a third mask pattern is formed on the first photoresist layer by exposure or development etching. Part of the third mask layer is removed by using the first photoresist layer with the third mask pattern as a mask plate, to form multiple third mask openings <b>501</b> arranged at intervals.</p><p id="p-0068" num="0067">In this embodiment, by transferring the third mask pattern to the third mask layer and then etching the substrate by using the third mask layer as the mask plate, the accuracy of the pattern transfer and the performance of the semiconductor structure can be improved.</p><p id="p-0069" num="0068">After the third mask openings <b>501</b> are formed, the substrate <b>10</b> exposed in each third mask opening <b>501</b> is removed by using an etching solution or etching gas to form multiple first grooves <b>101</b> in the substrate <b>10</b>.</p><p id="p-0070" num="0069">Step S<b>120</b>: Form a first barrier layer <b>211</b> on an inner wall of each first groove <b>101</b>, where a top surface of the first barrier layer <b>211</b> is lower than a top surface of the substrate <b>10</b>.</p><p id="p-0071" num="0070">For example, as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a first initial barrier layer can be formed on the inner wall of each first groove <b>101</b> by an atomic layer deposition process, and the first initial barrier layer extends to the outside of the first groove <b>101</b> and covers the top surface of the substrate <b>10</b>.</p><p id="p-0072" num="0071">The first initial barrier layer located on the top surface of the substrate <b>10</b> and part of the first initial barrier layer that is located on the inner wall of the first groove <b>101</b> are removed, and the retained first initial barrier layer on the inner wall of the first groove <b>101</b> forms the first barrier layer <b>211</b>.</p><p id="p-0073" num="0072">A material of the first barrier layer <b>211</b> includes a conductive material such as titanium nitride; the first barrier layer <b>211</b> is conductive and can also prevent a conductive material in a subsequently formed first conductive layer <b>212</b> from diffusing into the substrate.</p><p id="p-0074" num="0073">Step S<b>130</b>: Fill each first groove <b>101</b> with a first conductive layer <b>212</b>, where the top of the first conductive layer <b>212</b> is flush with the top of the first barrier layer <b>211</b>.</p><p id="p-0075" num="0074">The first conductive layer <b>212</b> located in each of the first grooves <b>100</b> and the first barrier layer <b>211</b> wrapping around the first conductive layer <b>212</b> form one bit line <b>21</b>, and multiple bit lines <b>21</b> are arranged at intervals along the first direction on the substrate <b>10</b>.</p><p id="p-0076" num="0075">A material of the first conductive layer <b>212</b> includes a conductive material such as tungsten.</p><p id="p-0077" num="0076">Step S<b>140</b>: Form a polysilicon layer <b>220</b><i>a </i>on the first conductive layer <b>212</b>, where a top surface of the polysilicon layer <b>220</b><i>a </i>is flush with the top surface of the substrate <b>10</b>.</p><p id="p-0078" num="0077">For example, as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the polysilicon layer <b>220</b><i>a </i>can be formed on the first conductive layer <b>212</b> by using a physical vapor deposition process or a chemical vapor deposition process. The polysilicon layer fills a region enclosed by first conductive layer <b>212</b> and base <b>10</b>.</p><p id="p-0079" num="0078">After the polysilicon layer <b>220</b><i>a </i>is formed, the polysilicon layer can be doped with ions by ion injection, such that the ion-doped polysilicon layer <b>220</b> forms a bit line contact portion <b>22</b>.</p><p id="p-0080" num="0079">After that, the third mask layer <b>50</b> retained on the top surface of the substrate <b>10</b> is removed.</p><p id="p-0081" num="0080">It should be noted that in this embodiment, the polysilicon layer <b>220</b><i>a </i>can be doped with N-type ions, for example, phosphorus ions, to form N-type polysilicon in the polysilicon layer; or the polysilicon layer <b>220</b><i>a </i>can be doped with P-type ions, for example, boron ions, to form P-type polysilicon in the polysilicon layer.</p><p id="p-0082" num="0081">Step S<b>200</b>: Form multiple initial active pillars <b>310</b> on the substrate <b>10</b>, where the multiple initial active pillars <b>310</b> are arranged in an array.</p><p id="p-0083" num="0082">For example, step S<b>210</b>: Form a second dielectric layer <b>60</b> and a first mask layer <b>70</b> that are sequentially stacked on the substrate <b>10</b>.</p><p id="p-0084" num="0083">As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the laminated second dielectric layer <b>60</b> and first mask layer <b>70</b> can be formed on the substrate <b>10</b> by an atomic layer deposition process, a chemical vapor deposition process, or a physical vapor deposition process.</p><p id="p-0085" num="0084">The first mask layer <b>70</b> may be a single-layer structure or a laminated structure. When the first mask layer <b>70</b> is a laminated structure, the first mask layer <b>70</b> may include a tetraethoxysilane (TEOS) layer, a spin-coated carbon (SOC) layer, a silicon oxynitride (SiON) layer, a spin-coated carbon (SOC) layer, and a silicon oxynitride (SiON) layer that are sequentially stacked on the second dielectric layer <b>60</b>.</p><p id="p-0086" num="0085">A material of the second dielectric layer <b>60</b> includes silicon nitride or the like.</p><p id="p-0087" num="0086">Step S<b>220</b>: Remove part of the first mask layer <b>70</b> and part of the second dielectric layer <b>60</b>, to form multiple second grooves <b>200</b> that are arranged at intervals, where one of the second grooves <b>200</b> exposes a top surface of one bit line structure <b>20</b>.</p><p id="p-0088" num="0087">For example, as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the first mask layer <b>70</b> may be patterned to form multiple first mask openings <b>701</b> that are arranged at intervals along the first direction on the first mask layer <b>70</b>.</p><p id="p-0089" num="0088">As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref> to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, a second photoresist layer <b>80</b> may be formed on the first mask layer <b>70</b>, and a first mask pattern is formed on the second photoresist layer <b>80</b> by exposure or development etching; part of the first mask layer <b>70</b> is removed by using the second photoresist layer <b>80</b> with the first mask pattern as a second mask plate to form multiple first mask openings <b>701</b> arranged at intervals. A width of the first mask opening <b>701</b> is greater than that of the first groove <b>101</b>.</p><p id="p-0090" num="0089">After the first mask openings <b>701</b> are formed, the retained first mask layer <b>70</b> and second dielectric layer <b>60</b> are etched by using an etching solution or etching gas, and the first mask layer <b>70</b> and second dielectric layer <b>60</b> exposed in each first mask opening <b>701</b> are removed, such that each second groove <b>200</b> exposes the top surface of the corresponding bit line structure <b>20</b>.</p><p id="p-0091" num="0090">Step S<b>221</b>: Form a first oxide layer <b>90</b> on sidewalls of each second groove <b>200</b>, where a top surface of the first oxide layer <b>90</b> is flush with a top surface of the retained first mask layer <b>70</b>.</p><p id="p-0092" num="0091">For example, as shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, the first initial oxide layer <b>901</b> can be formed on the inner wall of each second groove <b>200</b> by an atomic layer deposition process, and the first initial oxide layer <b>901</b> extends to the outside of the second groove <b>200</b> and covers the top surface of the retained first mask layer <b>70</b>. The first initial oxide layer <b>901</b> located on the top surface of the first mask layer <b>70</b> is removed by wet etching.</p><p id="p-0093" num="0092">Step S<b>222</b>: Remove the first oxide layer <b>90</b> at the bottom of the second groove <b>200</b> and expose the bit line structure <b>20</b>.</p><p id="p-0094" num="0093">For example, as shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the first initial oxide layer <b>901</b> at the bottom of the second groove <b>200</b> in step S<b>221</b> is continued to be etched by wet etching, and the bit line structure <b>20</b> is exposed through the second groove <b>200</b>. The first initial oxide layer <b>901</b> retained on the inner wall of the second groove <b>200</b> forms the first oxide layer <b>90</b>.</p><p id="p-0095" num="0094">Step S<b>230</b>: Form an initial active pillar <b>31</b> in each second groove <b>200</b>, where the initial active pillar <b>31</b> includes a channel region <b>31</b><i>c </i>as well as a source <b>31</b><i>a </i>and a drain <b>31</b><i>b</i>, the source and the drain are provided at two ends of the channel region <b>31</b><i>c </i>respectively.</p><p id="p-0096" num="0095">For example, step S<b>231</b>: Form a silicon pillar <b>100</b> in each second groove <b>200</b>, where dopant ions in the ion-doped polysilicon layer <b>220</b> diffuse towards the silicon pillar <b>100</b>, such that an end of the silicon pillar <b>100</b> which faces toward the bit line contact portion <b>22</b> forms the drain <b>31</b><i>b. </i></p><p id="p-0097" num="0096">As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the silicon pillar <b>100</b> can be formed in the second groove <b>200</b> by a chemical vapor deposition process or a physical vapor deposition process. Then, dopant ions in the ion-doped polysilicon layer <b>220</b> in the bit line structure <b>20</b> diffuse towards one end of the silicon pillar <b>100</b> by an annealing and diffusion process such that the end of the silicon pillar <b>100</b> forms the drain <b>31</b><i>b</i>, to facilitate connection of the drain <b>31</b><i>b </i>to the bit line contact portion <b>22</b>.</p><p id="p-0098" num="0097">Step S<b>232</b>: Dope an end of the silicon pillar <b>100</b> which is away from the bit line contact portion <b>22</b> with ions to form the source <b>31</b><i>a. </i></p><p id="p-0099" num="0098">For example, as shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, an end of the silicon pillar <b>100</b> which is away from the bit line contact portion <b>22</b> may be doped with ions by ion injection to form the source <b>31</b><i>a</i>, so as to facilitate connection of the source <b>31</b><i>a </i>to a component such as a capacitor. A region, which is located between the source <b>31</b><i>a </i>and the drain <b>31</b><i>b</i>, of the silicon pillar <b>100</b> forms the channel region <b>31</b><i>c </i>of the initial active pillar <b>31</b>.</p><p id="p-0100" num="0099">The first direction is a row arrangement extension direction of the initial active pillars <b>31</b> arranged in an array.</p><p id="p-0101" num="0100">Step S<b>300</b>: Form a gate layer <b>40</b> between initial active pillars <b>31</b>, where the gate layer <b>40</b> is connected to sidewalls of each initial active pillar <b>31</b>.</p><p id="p-0102" num="0101">For example, step S<b>310</b>: Remove the first mask layer <b>70</b> and the first oxide layer <b>90</b> to form a filling region <b>41</b>, where the filling region <b>41</b> exposes a peripheral surface of the initial active pillar <b>31</b>.</p><p id="p-0103" num="0102">As shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the first mask layer <b>70</b> and the first oxide layer <b>90</b> can be removed by cleaning or dry etching.</p><p id="p-0104" num="0103">Step S<b>320</b>: Form a second oxide layer <b>110</b> in the filling region <b>41</b>, where the second oxide layer <b>110</b> wraps around an outer surface of the initial active pillar <b>31</b> and is connected to the retained second dielectric layer <b>60</b>, and the second oxide layer <b>110</b> and the retained second dielectric layer <b>60</b> define a third groove <b>42</b>.</p><p id="p-0105" num="0104">As shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, a second oxide layer <b>110</b> can be formed on the outer surface of the initial active pillar <b>31</b> by an atomic layer deposition process. It should be noted that, the second oxide layer <b>110</b> is a gate oxide layer.</p><p id="p-0106" num="0105">Step S<b>330</b>: Form a second barrier layer <b>410</b> on an inner wall of the third groove <b>42</b>, and form a second conductive layer <b>420</b> in a region enclosed by the second barrier layer <b>410</b>, where a top surface of the second conductive layer <b>420</b> is flush with a top surface of the second barrier layer <b>410</b>.</p><p id="p-0107" num="0106">For example, as shown in <figref idref="DRAWINGS">FIG. <b>18</b></figref> to <figref idref="DRAWINGS">FIG. <b>20</b></figref>, the second initial barrier layer <b>410</b><i>a </i>can be formed on the inner wall of the third groove <b>42</b> by an atomic layer deposition process; the second initial barrier layer <b>410</b><i>a </i>extends to the outside of the third groove <b>42</b> and covers the second oxide layer <b>110</b> and the top surface of the retained second dielectric layer <b>60</b>.</p><p id="p-0108" num="0107">Afterwards, the second initial conductive layer <b>420</b><i>a </i>can be deposited on the second initial barrier layer <b>410</b><i>a </i>by an atomic layer deposition process, and a deposition height of the second initial conductive layer <b>420</b><i>a </i>exceeds a predetermined height of the second initial barrier layer <b>410</b><i>a </i>deposited on the top surface of the active pillar <b>31</b>.</p><p id="p-0109" num="0108">Afterwards, the second initial conductive layer <b>420</b><i>a </i>and the second initial barrier layer <b>410</b><i>a </i>can be removed by a certain thickness through wet etching. The second initial barrier layer <b>410</b><i>a </i>retained in the third groove <b>42</b> forms the second barrier layer <b>410</b>, and the second initial conductive layer <b>420</b><i>a </i>retained on the second barrier layer <b>410</b> forms the second conductive layer <b>420</b>. The top of the second conductive layer <b>420</b> is flush with the top of the second barrier layer <b>410</b> along a height extension direction of the substrate <b>10</b>. The second barrier layer <b>410</b> and the second conductive layer <b>420</b> form a gate layer <b>40</b>; the gate layer <b>40</b> is connected to the sidewalls of the initial active pillar <b>31</b> and is provided on both sides of the sidewalls of the initial active pillar <b>31</b>.</p><p id="p-0110" num="0109">A material of the second barrier layer <b>410</b> includes a conductive material such as titanium nitride; the second barrier layer <b>410</b> is conductive and can also prevent a conductive material in a subsequently formed second conductive layer <b>420</b> from diffusing into the substrate. A material of the second conductive layer <b>420</b> includes a conductive material such as tungsten.</p><p id="p-0111" num="0110">Step S<b>400</b>: Form a first dielectric layer <b>120</b> on the gate layer <b>40</b> and on the initial active pillars <b>31</b>.</p><p id="p-0112" num="0111">For example, as shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>, the first dielectric layer <b>120</b> can be formed on the gate layer <b>40</b> and the initial active pillars <b>31</b> by an atomic layer deposition process, a chemical vapor deposition process, and a physical vapor deposition process. A deposition height of the first dielectric layer <b>120</b> is higher than a predetermined height of the initial active pillar <b>31</b> along the height extension direction of the substrate.</p><p id="p-0113" num="0112">A material of the first dielectric layer <b>120</b> includes a laminated silicon nitride layer <b>120</b><i>a </i>and TEOS layer <b>120</b><i>b. </i></p><p id="p-0114" num="0113">Step S<b>500</b>: Form, in the first dielectric layer <b>120</b>, openings <b>300</b> extending along a row arrangement direction of the initial active pillars <b>31</b>, where projection of one of the openings <b>300</b> on the substrate <b>10</b> partially overlaps with projection of each of the initial active pillars <b>31</b> in the same row on the substrate <b>10</b>, and projection, which does not overlap with the projection of the opening <b>300</b> on the substrate <b>10</b>, of two adjacent initial active pillars <b>31</b> in the same row on the substrate <b>10</b> are located on two sides of the opening <b>300</b> respectively.</p><p id="p-0115" num="0114">For example, as shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref>, step S<b>510</b>: Form a second mask layer <b>130</b> on the first dielectric layer <b>120</b>.</p><p id="p-0116" num="0115">The second mask layer <b>130</b> can be formed on the first dielectric layer <b>120</b> by an atomic layer deposition process, a chemical vapor deposition process, or a physical vapor deposition process.</p><p id="p-0117" num="0116">The second mask layer <b>130</b> may be a single-layer structure or a laminated structure. When the second mask layer <b>130</b> is a laminated structure, as shown in <figref idref="DRAWINGS">FIG. <b>21</b></figref> and <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the second mask layer <b>130</b> may include a spin-coated carbon (SOC) layer <b>130</b><i>a </i>and a silicon oxynitride (SiON) layer <b>130</b><i>b </i>sequentially stacked on the first dielectric layer <b>120</b>.</p><p id="p-0118" num="0117">Step S<b>520</b>: Pattern the second mask layer <b>130</b> to form multiple opening regions on the second mask layer <b>130</b>, where the opening regions are arranged at intervals along a row arrangement extension direction of the initial active pillars <b>31</b>.</p><p id="p-0119" num="0118">A third photoresist layer can be formed on the second mask layer <b>130</b>, and a second mask pattern can be formed on the third photoresist layer by exposure or development etching; part of the second mask layer is removed by using the third photoresist layer with the second mask pattern as a mask plate, to form multiple second mask openings <b>1301</b> arranged at intervals.</p><p id="p-0120" num="0119">In this embodiment, by transferring the second mask pattern to the second mask layer <b>130</b> and then etching the second mask layer <b>130</b> by using the second mask layer as the mask plate, the accuracy of the pattern transfer and the performance of the semiconductor structure can be improved.</p><p id="p-0121" num="0120">After the second mask openings <b>1301</b> are formed, the second mask layer <b>130</b> exposed in each second mask opening <b>1301</b> is removed by using an etching solution or etching gas to form multiple opening regions on the second mask layer.</p><p id="p-0122" num="0121">Step S<b>530</b>: Form, in the first dielectric layer <b>120</b>, openings <b>300</b> extending along a row arrangement direction of the initial active pillars <b>31</b>.</p><p id="p-0123" num="0122">For example, as shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref> and <figref idref="DRAWINGS">FIG. <b>24</b></figref>, the second mask layer <b>130</b> is removed, and the first dielectric layer <b>120</b> exposed in each opening region is removed to form, in the first dielectric layer <b>120</b>, the opening <b>300</b> extending along the row arrangement direction of the initial active pillars <b>31</b>. The projection of the opening on the substrate <b>10</b> partially overlaps with the projection of each of the initial active pillars <b>31</b> on the substrate <b>10</b> in the same row. Moreover, projection, which does not overlap with the projection of the opening <b>300</b> on the substrate <b>10</b>, of two adjacent initial active pillars <b>31</b> in the same row on the substrate <b>10</b> are located on two sides of the opening <b>300</b> respectively</p><p id="p-0124" num="0123">Step S<b>600</b>: Remove the initial active pillar <b>31</b> exposed in each opening <b>300</b> to form an active pillar <b>30</b>; and remove the gate layer <b>40</b> exposed in each opening <b>300</b> to form an isolation trench <b>140</b> and a word line <b>150</b>, where two adjacent active pillars <b>30</b> in the same row are located on two sides of the isolation trench <b>140</b>.</p><p id="p-0125" num="0124">For example, as shown in <figref idref="DRAWINGS">FIG. <b>26</b></figref>, <figref idref="DRAWINGS">FIG. <b>27</b></figref> and <figref idref="DRAWINGS">FIG. <b>33</b></figref>, part of the first dielectric layer <b>120</b> can be removed by wet etching. Etching is performed downwards continuously, to remove the initial active pillar <b>31</b> exposed in the opening <b>300</b>, and the retained initial active pillar <b>31</b> forms the active pillar <b>30</b>. The gate layer <b>40</b> in the opening <b>300</b> is removed. A region between two adjacent active pillars <b>31</b> in the same column forms the isolation trench <b>140</b> between two adjacent rows of active pillars <b>30</b>, while the finally retained second barrier layer <b>410</b> and finally retained second conductive layer <b>420</b> form the word line <b>150</b>. Two adjacent active pillars <b>31</b> in the same row are located on two sides of the isolation trench <b>140</b>.</p><p id="p-0126" num="0125"><figref idref="DRAWINGS">FIG. <b>25</b></figref> shows the shape of the projection of the isolation trench <b>140</b> on the substrate <b>10</b>. The isolation trench <b>140</b> includes at least one first segment <b>140</b><i>a</i>, at least one second segment <b>140</b><i>b</i>, and at least one third segment <b>140</b><i>c. </i></p><p id="p-0127" num="0126">Along the arrangement direction of the active pillars <b>30</b> in the same row, the first segment <b>140</b><i>a </i>and the second segment <b>140</b><i>b </i>are sequentially arranged in a staggered manner, and the third segment <b>140</b><i>c </i>is used for connecting the first segment <b>140</b><i>a </i>and the second segment <b>140</b><i>b </i>that are adjacent to each other. Two adjacent active pillars <b>30</b> in the same row are respectively located on different sides of the first segment <b>140</b><i>a </i>and the second segment <b>140</b><i>b</i>, and a third segment <b>140</b><i>c </i>is provided between two adjacent active pillars <b>30</b> in the same row. That is, two adjacent active pillars <b>30</b> in the same row are separated on two sides of the isolation trench <b>140</b>.</p><p id="p-0128" num="0127">In this embodiment, with a plane parallel to the substrate <b>10</b> as a cross section, a cross-sectional shape of the active pillar <b>30</b> includes an arc segment and a straight-line segment connected to an end portion of the arc segment, an arc opening of the arc segment faces toward the isolation trench <b>140</b>, and the straight-line segment is adjacent to a boundary of the isolation trench <b>140</b>. The arc shape of the arc segment on the active pillar <b>30</b> can be a superior arc or a semicircular arc. This increases the spacing between two active pillars <b>30</b> located in the same column on adjacent word lines, thereby reducing the signal interference between adjacent word lines and improving the performance of the semiconductor structure.</p><p id="p-0129" num="0128">It should be noted that, after the step of forming the isolation trench <b>140</b> and the word line <b>150</b>, the method may further include forming an isolation structure <b>160</b> in the isolation trench <b>140</b>, where the isolation structure <b>160</b> extends to the outside of the isolation trench <b>140</b> and covers the gate layer <b>40</b> and the active pillar <b>30</b>. Formation of the isolation structure <b>160</b> in the isolation trench <b>140</b> includes the following steps:</p><p id="p-0130" num="0129">Step S<b>710</b>: Fill the isolation trench <b>140</b> with an isolation material <b>170</b>.</p><p id="p-0131" num="0130">For example, as shown in <figref idref="DRAWINGS">FIG. <b>28</b></figref> and <figref idref="DRAWINGS">FIG. <b>29</b></figref>, the isolation material <b>170</b> may be deposited in the isolation trench <b>140</b> by an atomic layer deposition process, a chemical vapor deposition process, or a physical vapor deposition process, and a deposition thickness of the isolation material <b>170</b> is higher than a predetermined height of the active pillar <b>30</b> along the height extension direction of the substrate <b>10</b>.</p><p id="p-0132" num="0131">Step S<b>720</b>: Remove part of the isolation material <b>170</b>, part of the first dielectric layer <b>120</b>, and part of the second oxide layer <b>110</b> to form the isolation structure <b>160</b>.</p><p id="p-0133" num="0132">For example, as shown in <figref idref="DRAWINGS">FIG. <b>30</b></figref> to <figref idref="DRAWINGS">FIG. <b>32</b></figref>, part of the isolation material <b>170</b>, part of the first dielectric layer <b>120</b>, and part of the second oxide layer <b>110</b> on the top surface of the source <b>31</b><i>a </i>of the active pillar <b>30</b> can be removed by wet etching along the direction from the source <b>31</b><i>a </i>to the drain <b>31</b><i>b </i>of the active pillar <b>30</b>, to expose the source <b>31</b><i>a </i>of the active pillar <b>30</b> for connection to a device such as a capacitor tube.</p><p id="p-0134" num="0133">As shown in <figref idref="DRAWINGS">FIG. <b>30</b></figref> and <figref idref="DRAWINGS">FIG. <b>33</b></figref>, an embodiment of the present disclosure further provides a semiconductor structure, including:</p><p id="p-0135" num="0134">a substrate <b>10</b>;</p><p id="p-0136" num="0135">multiple active pillars <b>30</b>, where the multiple active pillars <b>30</b> are arranged on the substrate <b>10</b> in an array; and</p><p id="p-0137" num="0136">multiple isolation structures <b>160</b> provided on the substrate <b>10</b>, where each of the isolation structures <b>160</b> includes a first side and a second side that are arranged opposite to each other, the isolation structure <b>160</b> extends along an arrangement direction of the active pillars <b>30</b> in the same row, such that two adjacent active pillars <b>30</b> in the same row are separated on two opposite sides of the isolation structure <b>160</b>.</p><p id="p-0138" num="0137">As shown in <figref idref="DRAWINGS">FIG. <b>33</b></figref>, with a surface parallel to the substrate <b>10</b> as a cross section, a cross-sectional shape of the active pillar <b>30</b> includes an arc segment and a straight-line segment connected to an end portion of the arc segment, where the arc segments of the active pillars <b>30</b> in the same column have the same orientation, and the arc segments of the active pillars <b>30</b> in two adjacent columns have opposite orientations. The arc shape of the arc segment on the active pillar <b>30</b> can be a superior arc or a semicircular arc.</p><p id="p-0139" num="0138">The isolation structure <b>160</b> includes at least one first isolation segment <b>160</b><i>a</i>, at least one second isolation segment <b>160</b><i>b</i>, and at least one third isolation segment <b>160</b><i>c</i>. The first isolation segment and the second isolation segment are sequentially arranged in a staggered manner, and the third isolation segment is used for connecting the first isolation segment and the second isolation segment that are adjacent to each other; in two adjacent active pillars <b>30</b> in the same row, one active pillar is located on one side of the first isolation segment <b>160</b><i>a</i>, and the other active pillar <b>30</b> is located on the other side of the second isolation segment <b>160</b><i>b. </i></p><p id="p-0140" num="0139">That is, two adjacent active pillars <b>30</b> in the same row are separated on two sides of the isolation structure <b>160</b>, which increases the spacing between two active pillars in the same column on adjacent word lines, thereby reducing the signal interference between adjacent word lines and improving the performance of the semiconductor structure.</p><p id="p-0141" num="0140">As shown in <figref idref="DRAWINGS">FIG. <b>31</b></figref> and <figref idref="DRAWINGS">FIG. <b>32</b></figref>, the semiconductor structure further includes multiple bit line structures <b>20</b> in the substrate <b>10</b>, and each of the bit line structures <b>20</b> extends along an arrangement direction of the active pillars <b>30</b> in the same column, where the top of the bit line structure <b>20</b> is connected to the bottom of the active pillar <b>30</b>.</p><p id="p-0142" num="0141">The bit line structure <b>20</b> includes a bit line <b>21</b> and a bit line contact portion <b>22</b> provided on the bit line <b>21</b>; the bit line includes a first conductive layer <b>212</b> and a first barrier layer <b>211</b> wrapping around the first conductive layer <b>212</b>; and the bit line contact portion <b>22</b> is located above the first conductive layer <b>212</b> and is connected to the first conductive layer <b>212</b>, and a top surface of the bit line contact portion <b>22</b> is flush with a top surface of the substrate <b>10</b>. The bit line contact portion <b>22</b> is connected to the drain <b>31</b><i>b </i>of the active pillar <b>30</b>; the source <b>31</b><i>a </i>of the active pillar <b>30</b> may be connected to a component such as a capacitor; a region between the drain <b>31</b><i>b </i>and the source <b>31</b><i>a </i>of the active pillar <b>30</b> is a channel region <b>31</b><i>c</i>, and a semi-circular gate layer is formed on the channel region <b>31</b><i>c. </i></p><p id="p-0143" num="0142">As shown in <figref idref="DRAWINGS">FIG. <b>31</b></figref> and <figref idref="DRAWINGS">FIG. <b>32</b></figref>, the semiconductor structure further includes multiple word lines <b>150</b> that are located between the isolation structures <b>160</b> and extend along the same direction as the isolation structures <b>160</b>, and each of the word lines <b>150</b> is connected to the active pillar <b>30</b> between the isolation structures <b>160</b> which are adjacent to the word line.</p><p id="p-0144" num="0143">Each embodiment or implementation in the specification of the present disclosure is described in a progressive manner. Each embodiment focuses on the difference from other embodiments, and the same and similar parts between the embodiments may refer to each other.</p><p id="p-0145" num="0144">In the description of the specification, the description with reference to terms such as &#x201c;an embodiment&#x201d;, &#x201c;an illustrative embodiment&#x201d;, &#x201c;some implementations&#x201d;, &#x201c;an illustrative implementation&#x201d; and &#x201c;an example&#x201d; means that the specific feature, structure, material or feature described in combination with the implementation(s) or example(s) is included in at least one implementation or example of the present disclosure.</p><p id="p-0146" num="0145">In this specification, the schematic expression of the above terms does not necessarily refer to the same implementation or example. Moreover, the described specific feature, structure, material or characteristic may be combined in an appropriate manner in any one or more implementations or examples.</p><p id="p-0147" num="0146">It should be noted that in the description of the present disclosure, the terms such as &#x201c;center&#x201d;, &#x201c;top&#x201d;, &#x201c;bottom&#x201d;, &#x201c;left&#x201d;, &#x201c;right&#x201d;, &#x201c;vertical&#x201d;, &#x201c;horizontal&#x201d;, &#x201c;inner&#x201d; and &#x201c;outer&#x201d; indicate the orientation or position relationships based on the drawings. These terms are merely intended to facilitate description of the present disclosure and simplify the description, rather than to indicate or imply that the mentioned device or element must have a specific orientation and must be constructed and operated in a specific orientation. Therefore, these terms should not be construed as a limitation to the present disclosure.</p><p id="p-0148" num="0147">It can be understood that the terms such as &#x201c;first&#x201d; and &#x201c;second&#x201d; used in the present disclosure can be used to describe various structures, but these structures are not limited by these terms. Instead, these terms are merely intended to distinguish one element from another.</p><p id="p-0149" num="0148">The same elements in one or more drawings are denoted by similar reference numerals. For the sake of clarity, various parts in the drawings are not drawn to scale. In addition, some well-known parts may not be shown. For the sake of brevity, the structure obtained by implementing multiple steps may be shown in one figure. In order to make the understanding of the present disclosure more clearly, many specific details of the present disclosure, such as the structure, material, size, processing process and technology of the device, are described below. However, as those skilled in the art can understand, the present disclosure may not be implemented according to these specific details.</p><p id="p-0150" num="0149">Finally, it should be noted that the above embodiments are merely intended to explain the technical solutions of the present disclosure, rather than to limit the present disclosure. Although the present disclosure is described in detail with reference to the above embodiments, those skilled in the art should understand that they may still modify the technical solutions described in the above embodiments, or make equivalent substitutions of some or all of the technical features recorded therein, without deviating the essence of the corresponding technical solutions from the scope of the technical solutions of the embodiments of the present disclosure.</p><heading id="h-0007" level="1">INDUSTRIAL APPLICABILITY</heading><p id="p-0151" num="0150">In the method of manufacturing a semiconductor structure and the semiconductor structure provided in the embodiments of the present disclosure, two adjacent active pillars in the same row are separated on two sides of the isolation structure, which increases the spacing between two active pillars in the same column on adjacent word lines, thereby reducing the signal interference between adjacent word lines and improving the performance of the semiconductor structure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method of manufacturing a semiconductor structure, comprising:<claim-text>providing a substrate;</claim-text><claim-text>forming multiple initial active pillars on the substrate, wherein the multiple initial active pillars are arranged in an array;</claim-text><claim-text>forming a gate layer between the initial active pillars, wherein the gate layer is connected to sidewalls of each initial active pillar;</claim-text><claim-text>forming a first dielectric layer on the gate layer and on the initial active pillars;</claim-text><claim-text>forming, in the first dielectric layer, openings extending along a row arrangement direction of the initial active pillars; wherein projection of one of the openings on the substrate partially overlaps with projection of each of the initial active pillars in the same row on the substrate, and projection, which does not overlap with the projection of the opening on the substrate, of two adjacent initial active pillars in the same row on the substrate is located on two sides of the opening respectively;</claim-text><claim-text>removing the initial active pillar exposed in each opening to form an active pillar; and removing the gate layer exposed in each opening to form an isolation trench and a word line, wherein two adjacent active pillars located in the same row are located on two sides of the isolation trench; and</claim-text><claim-text>forming an isolation structure in the isolation trench, wherein the isolation structure extends out of the isolation trench and covers the gate layer and the active pillar, the isolation structure comprises a first side and a second side that are provided opposite to each other, the isolation structure extends along an arrangement direction of the active pillars in the same row, such that two adjacent active pillars in the same row are separated on two sides of the isolation structure.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the isolation trench comprises at least one first segment, at least one second segment, and at least one third segment;<claim-text>along the arrangement direction of the active pillars in the same row, the first segment and the second segment are sequentially arranged in a staggered manner, and the third segment is used for connecting the first segment and the second segment that are adjacent to each other; and</claim-text><claim-text>in two adjacent active pillars in the same row, one active pillars is located on one side of the first segment and the other active pillar is located on the other side of the second segment respectively.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein after the step of providing a substrate, and before the step of forming multiple initial active pillars on the substrate, the method of manufacturing a semiconductor structure further comprises:<claim-text>forming multiple bit line structures in the substrate, wherein the multiple bit line structures are arranged at intervals on the substrate along a row direction of the active pillars, each of the bit line structures comprises a bit line and a bit line contact portion provided on the bit line, and a top surface of the bit line contact portion is flush with a top surface of the substrate.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the step of forming multiple bit line structures in the substrate comprises:<claim-text>forming multiple first grooves that are arranged at intervals in the substrate along the row direction of the active pillars;</claim-text><claim-text>forming a first barrier layer on an inner wall of each first groove, wherein a top surface of the first barrier layer is lower than the top surface of the substrate;</claim-text><claim-text>filling each first groove with a first conductive layer, wherein a top surface of the first conductive layer is flush with the top surface of the first barrier layer; and</claim-text><claim-text>forming a polysilicon layer on the first conductive layer, wherein a top surface of the polysilicon layer is flush with the top surface of the substrate.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein after the step of forming a polysilicon layer on the first conductive layer, the method of manufacturing a semiconductor structure further comprises:<claim-text>doping the polysilicon layer with ions by ion injection.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the step of forming multiple initial active pillars on the substrate comprises:<claim-text>sequentially forming a second dielectric layer and a first mask layer that are stacked on the substrate;</claim-text><claim-text>removing part of the first mask layer and part of the second dielectric layer, to form multiple second grooves arranged at intervals, wherein one of the second grooves exposes a top surface of one bit line structure; and</claim-text><claim-text>forming the initial active pillar in each second groove, the initial active pillar comprising a channel region as well as a source and a drain, the source and the drain being provided on two ends of the channel region respectively.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein before the step of forming the initial active pillar in each second groove, the method of manufacturing a semiconductor structure further comprises:<claim-text>forming a first oxide layer on sidewalls of each second groove, wherein a top surface of the first oxide layer is flush with a top surface of a retained first mask layer; and</claim-text><claim-text>removing the first oxide layer at a bottom of the second groove and exposing the bit line structure.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the step of forming the initial active pillar in each second groove, the initial active pillar comprising a channel region as well as a source and a drain, the source and the drain being provided on two ends of the channel region respectively comprises:<claim-text>forming a silicon pillar in each second groove, wherein dopant ions in the polysilicon layer diffuse towards the silicon pillar, such that an end of the silicon pillar which faces toward the bit line contact portion forms the drain; and</claim-text><claim-text>doping an end of the silicon pillar which is away from the bit line contact portion with ions, to form the source;</claim-text><claim-text>wherein a region, which is located between the source and the drain, of the silicon pillar forms the channel region of the initial active pillar.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein after the step of forming a first dielectric layer covering the gate layer and covering the initial active pillars, the method of manufacturing a semiconductor structure further comprises:<claim-text>forming a second mask layer on the first dielectric layer; and</claim-text><claim-text>patterning the second mask layer, to form multiple opening regions in the second mask layer;</claim-text><claim-text>wherein the step of forming, in the first dielectric layer, openings extending along a row arrangement direction of the initial active pillars comprises:</claim-text><claim-text>removing the first dielectric layer exposed in the opening regions, to form the multiple openings in the first dielectric layer.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein after the step of forming the initial active pillar in each second groove, and before the step of forming a gate layer between the active pillars, the method of manufacturing a semiconductor structure further comprises:<claim-text>removing the first mask layer and the first oxide layer, to form a filling region, wherein the filling region exposes a peripheral surface of the initial active pillar; and</claim-text><claim-text>forming a second oxide layer in the filling region, wherein the second oxide layer wraps around an outer surface of the initial active pillar and is connected to a retained second dielectric layer, and the second oxide layer and the retained second dielectric layer define a third groove.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the step of forming a gate layer between the active pillars comprises:<claim-text>forming a second barrier layer on an inner wall of the third groove; and</claim-text><claim-text>forming a second conductive layer in a region enclosed by the second barrier layer, wherein a top surface of the second conductive layer is flush with a top surface of the second barrier layer.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method of manufacturing a semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein, with a plane parallel to the substrate as a cross section, a cross-sectional shape of the active pillar comprises an arc segment and a straight-line segment, the straight-line segment is connected to an end portion of the arc segment, an arc opening of the arc segment faces toward the isolation trench, and the straight-line segment is adjacent to a boundary of the isolation trench.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. A semiconductor structure, comprising:<claim-text>a substrate;</claim-text><claim-text>multiple active pillars, wherein the multiple active pillars are arranged on the substrate in an array; and</claim-text><claim-text>multiple isolation structures provided on the substrate, wherein each of the isolation structures comprises a first side and a second side that are arranged opposite to each other, the isolation structure extends along an arrangement direction of the active pillars in the same row, such that two adjacent active pillars in the same row are separated on two opposite sides of the isolation structure.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor structure according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein, with a surface parallel to the substrate as a cross section, a cross-sectional shape of the active pillar comprises an arc segment and a straight-line segment, the straight-line segment is connected to an end portion of the arc segment, the arc segments of the multiple active pillars in the same column have the same orientation, and the arc segments of the active pillars in two adjacent columns have opposite orientations.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor structure according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein each isolation structure comprises at least one first isolation segment, at least one second isolation segment, and at least one third isolation segment; the first isolation segment and the second isolation segment are sequentially arranged in a staggered manner, and the third isolation segment is used for connecting the first isolation segment and the second isolation segment that are adjacent to each other; and<claim-text>in two adjacent active pillars in the same row, one active pillar is located on one side of the first isolation segment, and the other active pillar is located on the other side of the second isolation segment.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor structure according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the semiconductor structure further comprises multiple bit line structures in the substrate, each of the bit line structures extends along an arrangement direction of the active pillars in the same column, and a top surface of the bit line structure is connected to a bottom of the active pillar.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor structure according to <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein each bit line structure comprises a bit line and a bit line contact portion provided on the bit line;<claim-text>the bit line comprises a first conductive layer and a first barrier layer wrapping around the first conductive layer; and</claim-text><claim-text>the bit line contact portion is located above the first conductive layer and is connected to the first conductive layer, and a top surface of the bit line contact portion is flush with a top surface of the substrate.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor structure according to <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the semiconductor structure further comprises multiple word lines that are located between the isolation structures and extend along the same direction as the isolation structures, and each of the word lines is connected to the active pillar between the isolation structures which are adjacent to the word line.</claim-text></claim></claims></us-patent-application>