{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410751907821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410751907822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 14 20:31:47 2014 " "Processing started: Sun Sep 14 20:31:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410751907822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410751907822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_SL -c lab1_SL " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_SL -c lab1_SL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410751907822 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1410751908609 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab1_SL.sv(28) " "Verilog HDL information at lab1_SL.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1410751908715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_sl.sv 3 3 " "Found 3 design units, including 3 entities, in source file lab1_sl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_SL " "Found entity 1: lab1_SL" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410751908718 ""} { "Info" "ISGN_ENTITY_NAME" "2 ledBarDecoder " "Found entity 2: ledBarDecoder" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410751908718 ""} { "Info" "ISGN_ENTITY_NAME" "3 led7Decoder " "Found entity 3: led7Decoder" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410751908718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410751908718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sfl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sfl-SYN " "Found design unit 1: sfl-SYN" {  } { { "sfl.vhd" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/sfl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410751909633 ""} { "Info" "ISGN_ENTITY_NAME" "1 sfl " "Found entity 1: sfl" {  } { { "sfl.vhd" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/sfl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410751909633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410751909633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_SL " "Elaborating entity \"lab1_SL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1410751909684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledBarDecoder ledBarDecoder:bar " "Elaborating entity \"ledBarDecoder\" for hierarchy \"ledBarDecoder:bar\"" {  } { { "lab1_SL.sv" "bar" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410751909687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7Decoder led7Decoder:led7 " "Elaborating entity \"led7Decoder\" for hierarchy \"led7Decoder:led7\"" {  } { { "lab1_SL.sv" "led7" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410751909690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1410751910564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/output_files/lab1_SL.map.smsg " "Generated suppressed messages file C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/output_files/lab1_SL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1410751910825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1410751910992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410751910992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1410751911221 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1410751911221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1410751911221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1410751911221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410751911255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 14 20:31:51 2014 " "Processing ended: Sun Sep 14 20:31:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410751911255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410751911255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410751911255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410751911255 ""}
