#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 03 19:55:05 2023
# Process ID: 24888
# Log file: d:/study/Grade3/hardware/REAL/IP/managed_ip_project/managed_ip_project.tmp/asr_rcv_v1_0_v1_0_project/ASR_rcv_v1_0_v1_0_project.runs/synth_1/ASR_rcv_v1_0.vds
# Journal file: d:/study/Grade3/hardware/REAL/IP/managed_ip_project/managed_ip_project.tmp/asr_rcv_v1_0_v1_0_project/ASR_rcv_v1_0_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ASR_rcv_v1_0.tcl -notrace
Command: synth_design -top ASR_rcv_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 261.844 ; gain = 89.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ASR_rcv_v1_0' [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ASR_rcv_v1_0_S00_AXI' [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'asr_rcv' [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/src/asr_rcv.v:1]
INFO: [Synth 8-256] done synthesizing module 'asr_rcv' (1#1) [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/src/asr_rcv.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'out_msg' does not match port width (32) of module 'asr_rcv' [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0_S00_AXI.v:399]
INFO: [Synth 8-226] default block is never used [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0_S00_AXI.v:226]
INFO: [Synth 8-226] default block is never used [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0_S00_AXI.v:367]
INFO: [Synth 8-256] done synthesizing module 'ASR_rcv_v1_0_S00_AXI' (2#1) [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ASR_rcv_v1_0' (3#1) [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/hdl/ASR_rcv_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 296.156 ; gain = 124.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 296.156 ; gain = 124.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 296.156 ; gain = 124.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 303.477 ; gain = 131.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module asr_rcv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ASR_rcv_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 453.012 ; gain = 280.855
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ASR_rcv_v1_0_S00_AXI_inst/asr/out_msg_reg' and it is trimmed from '32' to '1' bits. [d:/study/grade3/hardware/real/ip/ip_repo/asr_rcv/asr_rcv_1.0/src/asr_rcv.v:8]
WARNING: [Synth 8-3331] design ASR_rcv_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design ASR_rcv_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design ASR_rcv_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design ASR_rcv_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design ASR_rcv_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design ASR_rcv_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 454.266 ; gain = 282.109
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 454.266 ; gain = 282.109

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module ASR_rcv_v1_0.
WARNING: [Synth 8-3332] Sequential element (\ASR_rcv_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module ASR_rcv_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.777 ; gain = 300.621
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.777 ; gain = 300.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.777 ; gain = 300.621
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.777 ; gain = 300.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |    18|
|5     |LUT5 |    36|
|6     |LUT6 |     1|
|7     |FDRE |   139|
|8     |IBUF |    56|
|9     |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |   296|
|2     |  ASR_rcv_v1_0_S00_AXI_inst |ASR_rcv_v1_0_S00_AXI |   197|
|3     |    asr                     |asr_rcv              |     3|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 472.836 ; gain = 263.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 472.836 ; gain = 300.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 531.961 ; gain = 324.441
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 531.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 03 19:55:14 2023...
