<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - trace.lcov_info_final - /src/bloaty/third_party/capstone/arch/PowerPC/PPCDisassembler.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../index.html">top level</a> - <a href="index.html">src/bloaty/third_party/capstone/arch/PowerPC</a> - PPCDisassembler.c<span style="font-size: 80%;"> (source / <a href="PPCDisassembler.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">trace.lcov_info_final</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-07-14 15:12:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : //===------ PPCDisassembler.cpp - Disassembler for PowerPC ------*- C++ -*-===//</a>
<a name="2"><span class="lineNum">       2 </span>            : //</a>
<a name="3"><span class="lineNum">       3 </span>            : //                     The LLVM Compiler Infrastructure</a>
<a name="4"><span class="lineNum">       4 </span>            : //</a>
<a name="5"><span class="lineNum">       5 </span>            : // This file is distributed under the University of Illinois Open Source</a>
<a name="6"><span class="lineNum">       6 </span>            : // License. See LICENSE.TXT for details.</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : //===----------------------------------------------------------------------===//</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : /* Capstone Disassembly Engine */</a>
<a name="11"><span class="lineNum">      11 </span>            : /* By Nguyen Anh Quynh &lt;aquynh@gmail.com&gt;, 2013-2015 */</a>
<a name="12"><span class="lineNum">      12 </span>            : </a>
<a name="13"><span class="lineNum">      13 </span>            : #ifdef CAPSTONE_HAS_POWERPC</a>
<a name="14"><span class="lineNum">      14 </span>            : </a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;stdio.h&gt;        // DEBUG</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;stdlib.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;string.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : #include &quot;../../cs_priv.h&quot;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &quot;../../utils.h&quot;</a>
<a name="21"><span class="lineNum">      21 </span>            : </a>
<a name="22"><span class="lineNum">      22 </span>            : #include &quot;PPCDisassembler.h&quot;</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;../../MCInst.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;../../MCInstrDesc.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;../../MCFixedLenDisassembler.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;../../MCRegisterInfo.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;../../MCDisassembler.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;../../MathExtras.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #define GET_REGINFO_ENUM</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;PPCGenRegisterInfo.inc&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : // FIXME: These can be generated by TableGen from the existing register</a>
<a name="36"><span class="lineNum">      36 </span>            : // encoding values!</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : static const unsigned CRRegs[] = {</a>
<a name="39"><span class="lineNum">      39 </span>            :         PPC_CR0, PPC_CR1, PPC_CR2, PPC_CR3,</a>
<a name="40"><span class="lineNum">      40 </span>            :         PPC_CR4, PPC_CR5, PPC_CR6, PPC_CR7</a>
<a name="41"><span class="lineNum">      41 </span>            : };</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : static const unsigned CRBITRegs[] = {</a>
<a name="44"><span class="lineNum">      44 </span>            :         PPC_CR0LT, PPC_CR0GT, PPC_CR0EQ, PPC_CR0UN,</a>
<a name="45"><span class="lineNum">      45 </span>            :         PPC_CR1LT, PPC_CR1GT, PPC_CR1EQ, PPC_CR1UN,</a>
<a name="46"><span class="lineNum">      46 </span>            :         PPC_CR2LT, PPC_CR2GT, PPC_CR2EQ, PPC_CR2UN,</a>
<a name="47"><span class="lineNum">      47 </span>            :         PPC_CR3LT, PPC_CR3GT, PPC_CR3EQ, PPC_CR3UN,</a>
<a name="48"><span class="lineNum">      48 </span>            :         PPC_CR4LT, PPC_CR4GT, PPC_CR4EQ, PPC_CR4UN,</a>
<a name="49"><span class="lineNum">      49 </span>            :         PPC_CR5LT, PPC_CR5GT, PPC_CR5EQ, PPC_CR5UN,</a>
<a name="50"><span class="lineNum">      50 </span>            :         PPC_CR6LT, PPC_CR6GT, PPC_CR6EQ, PPC_CR6UN,</a>
<a name="51"><span class="lineNum">      51 </span>            :         PPC_CR7LT, PPC_CR7GT, PPC_CR7EQ, PPC_CR7UN</a>
<a name="52"><span class="lineNum">      52 </span>            : };</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : static const unsigned FRegs[] = {</a>
<a name="55"><span class="lineNum">      55 </span>            :         PPC_F0, PPC_F1, PPC_F2, PPC_F3,</a>
<a name="56"><span class="lineNum">      56 </span>            :         PPC_F4, PPC_F5, PPC_F6, PPC_F7,</a>
<a name="57"><span class="lineNum">      57 </span>            :         PPC_F8, PPC_F9, PPC_F10, PPC_F11,</a>
<a name="58"><span class="lineNum">      58 </span>            :         PPC_F12, PPC_F13, PPC_F14, PPC_F15,</a>
<a name="59"><span class="lineNum">      59 </span>            :         PPC_F16, PPC_F17, PPC_F18, PPC_F19,</a>
<a name="60"><span class="lineNum">      60 </span>            :         PPC_F20, PPC_F21, PPC_F22, PPC_F23,</a>
<a name="61"><span class="lineNum">      61 </span>            :         PPC_F24, PPC_F25, PPC_F26, PPC_F27,</a>
<a name="62"><span class="lineNum">      62 </span>            :         PPC_F28, PPC_F29, PPC_F30, PPC_F31</a>
<a name="63"><span class="lineNum">      63 </span>            : };</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : static const unsigned VRegs[] = {</a>
<a name="66"><span class="lineNum">      66 </span>            :         PPC_V0, PPC_V1, PPC_V2, PPC_V3,</a>
<a name="67"><span class="lineNum">      67 </span>            :         PPC_V4, PPC_V5, PPC_V6, PPC_V7,</a>
<a name="68"><span class="lineNum">      68 </span>            :         PPC_V8, PPC_V9, PPC_V10, PPC_V11,</a>
<a name="69"><span class="lineNum">      69 </span>            :         PPC_V12, PPC_V13, PPC_V14, PPC_V15,</a>
<a name="70"><span class="lineNum">      70 </span>            :         PPC_V16, PPC_V17, PPC_V18, PPC_V19,</a>
<a name="71"><span class="lineNum">      71 </span>            :         PPC_V20, PPC_V21, PPC_V22, PPC_V23,</a>
<a name="72"><span class="lineNum">      72 </span>            :         PPC_V24, PPC_V25, PPC_V26, PPC_V27,</a>
<a name="73"><span class="lineNum">      73 </span>            :         PPC_V28, PPC_V29, PPC_V30, PPC_V31</a>
<a name="74"><span class="lineNum">      74 </span>            : };</a>
<a name="75"><span class="lineNum">      75 </span>            : </a>
<a name="76"><span class="lineNum">      76 </span>            : static const unsigned VSRegs[] = {</a>
<a name="77"><span class="lineNum">      77 </span>            :         PPC_VSL0, PPC_VSL1, PPC_VSL2, PPC_VSL3,</a>
<a name="78"><span class="lineNum">      78 </span>            :         PPC_VSL4, PPC_VSL5, PPC_VSL6, PPC_VSL7,</a>
<a name="79"><span class="lineNum">      79 </span>            :         PPC_VSL8, PPC_VSL9, PPC_VSL10, PPC_VSL11,</a>
<a name="80"><span class="lineNum">      80 </span>            :         PPC_VSL12, PPC_VSL13, PPC_VSL14, PPC_VSL15,</a>
<a name="81"><span class="lineNum">      81 </span>            :         PPC_VSL16, PPC_VSL17, PPC_VSL18, PPC_VSL19,</a>
<a name="82"><span class="lineNum">      82 </span>            :         PPC_VSL20, PPC_VSL21, PPC_VSL22, PPC_VSL23,</a>
<a name="83"><span class="lineNum">      83 </span>            :         PPC_VSL24, PPC_VSL25, PPC_VSL26, PPC_VSL27,</a>
<a name="84"><span class="lineNum">      84 </span>            :         PPC_VSL28, PPC_VSL29, PPC_VSL30, PPC_VSL31,</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :         PPC_VSH0, PPC_VSH1, PPC_VSH2, PPC_VSH3,</a>
<a name="87"><span class="lineNum">      87 </span>            :         PPC_VSH4, PPC_VSH5, PPC_VSH6, PPC_VSH7,</a>
<a name="88"><span class="lineNum">      88 </span>            :         PPC_VSH8, PPC_VSH9, PPC_VSH10, PPC_VSH11,</a>
<a name="89"><span class="lineNum">      89 </span>            :         PPC_VSH12, PPC_VSH13, PPC_VSH14, PPC_VSH15,</a>
<a name="90"><span class="lineNum">      90 </span>            :         PPC_VSH16, PPC_VSH17, PPC_VSH18, PPC_VSH19,</a>
<a name="91"><span class="lineNum">      91 </span>            :         PPC_VSH20, PPC_VSH21, PPC_VSH22, PPC_VSH23,</a>
<a name="92"><span class="lineNum">      92 </span>            :         PPC_VSH24, PPC_VSH25, PPC_VSH26, PPC_VSH27,</a>
<a name="93"><span class="lineNum">      93 </span>            :         PPC_VSH28, PPC_VSH29, PPC_VSH30, PPC_VSH31</a>
<a name="94"><span class="lineNum">      94 </span>            : };</a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span>            : static const unsigned VSFRegs[] = {</a>
<a name="97"><span class="lineNum">      97 </span>            :         PPC_F0, PPC_F1, PPC_F2, PPC_F3,</a>
<a name="98"><span class="lineNum">      98 </span>            :         PPC_F4, PPC_F5, PPC_F6, PPC_F7,</a>
<a name="99"><span class="lineNum">      99 </span>            :         PPC_F8, PPC_F9, PPC_F10, PPC_F11,</a>
<a name="100"><span class="lineNum">     100 </span>            :         PPC_F12, PPC_F13, PPC_F14, PPC_F15,</a>
<a name="101"><span class="lineNum">     101 </span>            :         PPC_F16, PPC_F17, PPC_F18, PPC_F19,</a>
<a name="102"><span class="lineNum">     102 </span>            :         PPC_F20, PPC_F21, PPC_F22, PPC_F23,</a>
<a name="103"><span class="lineNum">     103 </span>            :         PPC_F24, PPC_F25, PPC_F26, PPC_F27,</a>
<a name="104"><span class="lineNum">     104 </span>            :         PPC_F28, PPC_F29, PPC_F30, PPC_F31,</a>
<a name="105"><span class="lineNum">     105 </span>            : </a>
<a name="106"><span class="lineNum">     106 </span>            :         PPC_VF0, PPC_VF1, PPC_VF2, PPC_VF3,</a>
<a name="107"><span class="lineNum">     107 </span>            :         PPC_VF4, PPC_VF5, PPC_VF6, PPC_VF7,</a>
<a name="108"><span class="lineNum">     108 </span>            :         PPC_VF8, PPC_VF9, PPC_VF10, PPC_VF11,</a>
<a name="109"><span class="lineNum">     109 </span>            :         PPC_VF12, PPC_VF13, PPC_VF14, PPC_VF15,</a>
<a name="110"><span class="lineNum">     110 </span>            :         PPC_VF16, PPC_VF17, PPC_VF18, PPC_VF19,</a>
<a name="111"><span class="lineNum">     111 </span>            :         PPC_VF20, PPC_VF21, PPC_VF22, PPC_VF23,</a>
<a name="112"><span class="lineNum">     112 </span>            :         PPC_VF24, PPC_VF25, PPC_VF26, PPC_VF27,</a>
<a name="113"><span class="lineNum">     113 </span>            :         PPC_VF28, PPC_VF29, PPC_VF30, PPC_VF31</a>
<a name="114"><span class="lineNum">     114 </span>            : };</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : static const unsigned GPRegs[] = {</a>
<a name="117"><span class="lineNum">     117 </span>            :         PPC_R0, PPC_R1, PPC_R2, PPC_R3,</a>
<a name="118"><span class="lineNum">     118 </span>            :         PPC_R4, PPC_R5, PPC_R6, PPC_R7,</a>
<a name="119"><span class="lineNum">     119 </span>            :         PPC_R8, PPC_R9, PPC_R10, PPC_R11,</a>
<a name="120"><span class="lineNum">     120 </span>            :         PPC_R12, PPC_R13, PPC_R14, PPC_R15,</a>
<a name="121"><span class="lineNum">     121 </span>            :         PPC_R16, PPC_R17, PPC_R18, PPC_R19,</a>
<a name="122"><span class="lineNum">     122 </span>            :         PPC_R20, PPC_R21, PPC_R22, PPC_R23,</a>
<a name="123"><span class="lineNum">     123 </span>            :         PPC_R24, PPC_R25, PPC_R26, PPC_R27,</a>
<a name="124"><span class="lineNum">     124 </span>            :         PPC_R28, PPC_R29, PPC_R30, PPC_R31</a>
<a name="125"><span class="lineNum">     125 </span>            : };</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            : static const unsigned GP0Regs[] = {</a>
<a name="128"><span class="lineNum">     128 </span>            :         PPC_ZERO, PPC_R1, PPC_R2, PPC_R3,</a>
<a name="129"><span class="lineNum">     129 </span>            :         PPC_R4, PPC_R5, PPC_R6, PPC_R7,</a>
<a name="130"><span class="lineNum">     130 </span>            :         PPC_R8, PPC_R9, PPC_R10, PPC_R11,</a>
<a name="131"><span class="lineNum">     131 </span>            :         PPC_R12, PPC_R13, PPC_R14, PPC_R15,</a>
<a name="132"><span class="lineNum">     132 </span>            :         PPC_R16, PPC_R17, PPC_R18, PPC_R19,</a>
<a name="133"><span class="lineNum">     133 </span>            :         PPC_R20, PPC_R21, PPC_R22, PPC_R23,</a>
<a name="134"><span class="lineNum">     134 </span>            :         PPC_R24, PPC_R25, PPC_R26, PPC_R27,</a>
<a name="135"><span class="lineNum">     135 </span>            :         PPC_R28, PPC_R29, PPC_R30, PPC_R31</a>
<a name="136"><span class="lineNum">     136 </span>            : };</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : static const unsigned G8Regs[] = {</a>
<a name="139"><span class="lineNum">     139 </span>            :         PPC_X0, PPC_X1, PPC_X2, PPC_X3,</a>
<a name="140"><span class="lineNum">     140 </span>            :         PPC_X4, PPC_X5, PPC_X6, PPC_X7,</a>
<a name="141"><span class="lineNum">     141 </span>            :         PPC_X8, PPC_X9, PPC_X10, PPC_X11,</a>
<a name="142"><span class="lineNum">     142 </span>            :         PPC_X12, PPC_X13, PPC_X14, PPC_X15,</a>
<a name="143"><span class="lineNum">     143 </span>            :         PPC_X16, PPC_X17, PPC_X18, PPC_X19,</a>
<a name="144"><span class="lineNum">     144 </span>            :         PPC_X20, PPC_X21, PPC_X22, PPC_X23,</a>
<a name="145"><span class="lineNum">     145 </span>            :         PPC_X24, PPC_X25, PPC_X26, PPC_X27,</a>
<a name="146"><span class="lineNum">     146 </span>            :         PPC_X28, PPC_X29, PPC_X30, PPC_X31</a>
<a name="147"><span class="lineNum">     147 </span>            : };</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : static const unsigned QFRegs[] = {</a>
<a name="150"><span class="lineNum">     150 </span>            :         PPC_QF0, PPC_QF1, PPC_QF2, PPC_QF3,</a>
<a name="151"><span class="lineNum">     151 </span>            :         PPC_QF4, PPC_QF5, PPC_QF6, PPC_QF7,</a>
<a name="152"><span class="lineNum">     152 </span>            :         PPC_QF8, PPC_QF9, PPC_QF10, PPC_QF11,</a>
<a name="153"><span class="lineNum">     153 </span>            :         PPC_QF12, PPC_QF13, PPC_QF14, PPC_QF15,</a>
<a name="154"><span class="lineNum">     154 </span>            :         PPC_QF16, PPC_QF17, PPC_QF18, PPC_QF19,</a>
<a name="155"><span class="lineNum">     155 </span>            :         PPC_QF20, PPC_QF21, PPC_QF22, PPC_QF23,</a>
<a name="156"><span class="lineNum">     156 </span>            :         PPC_QF24, PPC_QF25, PPC_QF26, PPC_QF27,</a>
<a name="157"><span class="lineNum">     157 </span>            :         PPC_QF28, PPC_QF29, PPC_QF30, PPC_QF31</a>
<a name="158"><span class="lineNum">     158 </span>            : };</a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            : static uint64_t getFeatureBits(int feature)</a>
<a name="161"><span class="lineNum">     161 </span>            : {</a>
<a name="162"><span class="lineNum">     162 </span>            :         // enable all features</a>
<a name="163"><span class="lineNum">     163 </span>            :         return (uint64_t)-1;</a>
<a name="164"><span class="lineNum">     164 </span>            : }</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            : static DecodeStatus decodeRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="167"><span class="lineNum">     167 </span>            :                 const unsigned *Regs)</a>
<a name="168"><span class="lineNum">     168 </span>            : {</a>
<a name="169"><span class="lineNum">     169 </span>            :         // assert(RegNo &lt; N &amp;&amp; &quot;Invalid register number&quot;);</a>
<a name="170"><span class="lineNum">     170 </span>            :         MCOperand_CreateReg0(Inst, Regs[RegNo]);</a>
<a name="171"><span class="lineNum">     171 </span>            :         return MCDisassembler_Success;</a>
<a name="172"><span class="lineNum">     172 </span>            : }</a>
<a name="173"><span class="lineNum">     173 </span>            : </a>
<a name="174"><span class="lineNum">     174 </span>            : static DecodeStatus DecodeCRRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="175"><span class="lineNum">     175 </span>            :                 uint64_t Address,</a>
<a name="176"><span class="lineNum">     176 </span>            :                 const void *Decoder)</a>
<a name="177"><span class="lineNum">     177 </span>            : {</a>
<a name="178"><span class="lineNum">     178 </span>            :         return decodeRegisterClass(Inst, RegNo, CRRegs);</a>
<a name="179"><span class="lineNum">     179 </span>            : }</a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : static DecodeStatus DecodeCRBITRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="182"><span class="lineNum">     182 </span>            :                 uint64_t Address,</a>
<a name="183"><span class="lineNum">     183 </span>            :                 const void *Decoder)</a>
<a name="184"><span class="lineNum">     184 </span>            : {</a>
<a name="185"><span class="lineNum">     185 </span>            :         return decodeRegisterClass(Inst, RegNo, CRBITRegs);</a>
<a name="186"><span class="lineNum">     186 </span>            : }</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            : static DecodeStatus DecodeF4RCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="189"><span class="lineNum">     189 </span>            :                 uint64_t Address,</a>
<a name="190"><span class="lineNum">     190 </span>            :                 const void *Decoder)</a>
<a name="191"><span class="lineNum">     191 </span>            : {</a>
<a name="192"><span class="lineNum">     192 </span>            :         return decodeRegisterClass(Inst, RegNo, FRegs);</a>
<a name="193"><span class="lineNum">     193 </span>            : }</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            : static DecodeStatus DecodeF8RCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="196"><span class="lineNum">     196 </span>            :                 uint64_t Address,</a>
<a name="197"><span class="lineNum">     197 </span>            :                 const void *Decoder)</a>
<a name="198"><span class="lineNum">     198 </span>            : {</a>
<a name="199"><span class="lineNum">     199 </span>            :         return decodeRegisterClass(Inst, RegNo, FRegs);</a>
<a name="200"><span class="lineNum">     200 </span>            : }</a>
<a name="201"><span class="lineNum">     201 </span>            : </a>
<a name="202"><span class="lineNum">     202 </span>            : static DecodeStatus DecodeVRRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="203"><span class="lineNum">     203 </span>            :                 uint64_t Address,</a>
<a name="204"><span class="lineNum">     204 </span>            :                 const void *Decoder)</a>
<a name="205"><span class="lineNum">     205 </span>            : {</a>
<a name="206"><span class="lineNum">     206 </span>            :         return decodeRegisterClass(Inst, RegNo, VRegs);</a>
<a name="207"><span class="lineNum">     207 </span>            : }</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            : static DecodeStatus DecodeVSRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="210"><span class="lineNum">     210 </span>            :                 uint64_t Address,</a>
<a name="211"><span class="lineNum">     211 </span>            :                 const void *Decoder)</a>
<a name="212"><span class="lineNum">     212 </span>            : {</a>
<a name="213"><span class="lineNum">     213 </span>            :         return decodeRegisterClass(Inst, RegNo, VSRegs);</a>
<a name="214"><span class="lineNum">     214 </span>            : }</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : static DecodeStatus DecodeVSFRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="217"><span class="lineNum">     217 </span>            :                 uint64_t Address,</a>
<a name="218"><span class="lineNum">     218 </span>            :                 const void *Decoder)</a>
<a name="219"><span class="lineNum">     219 </span>            : {</a>
<a name="220"><span class="lineNum">     220 </span>            :         return decodeRegisterClass(Inst, RegNo, VSFRegs);</a>
<a name="221"><span class="lineNum">     221 </span>            : }</a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            : static DecodeStatus DecodeGPRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="224"><span class="lineNum">     224 </span>            :                 uint64_t Address,</a>
<a name="225"><span class="lineNum">     225 </span>            :                 const void *Decoder)</a>
<a name="226"><span class="lineNum">     226 </span>            : {</a>
<a name="227"><span class="lineNum">     227 </span>            :         return decodeRegisterClass(Inst, RegNo, GPRegs);</a>
<a name="228"><span class="lineNum">     228 </span>            : }</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : static DecodeStatus DecodeGPRC_NOR0RegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="231"><span class="lineNum">     231 </span>            :                 uint64_t Address,</a>
<a name="232"><span class="lineNum">     232 </span>            :                 const void *Decoder)</a>
<a name="233"><span class="lineNum">     233 </span>            : {</a>
<a name="234"><span class="lineNum">     234 </span>            :         return decodeRegisterClass(Inst, RegNo, GP0Regs);</a>
<a name="235"><span class="lineNum">     235 </span>            : }</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            : static DecodeStatus DecodeG8RCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="238"><span class="lineNum">     238 </span>            :                 uint64_t Address,</a>
<a name="239"><span class="lineNum">     239 </span>            :                 const void *Decoder)</a>
<a name="240"><span class="lineNum">     240 </span>            : {</a>
<a name="241"><span class="lineNum">     241 </span>            :         return decodeRegisterClass(Inst, RegNo, G8Regs);</a>
<a name="242"><span class="lineNum">     242 </span>            : }</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            : #define DecodePointerLikeRegClass0 DecodeGPRCRegisterClass</a>
<a name="245"><span class="lineNum">     245 </span>            : #define DecodePointerLikeRegClass1 DecodeGPRC_NOR0RegisterClass</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            : static DecodeStatus DecodeQFRCRegisterClass(MCInst *Inst, uint64_t RegNo,</a>
<a name="248"><span class="lineNum">     248 </span>            :                 uint64_t Address,</a>
<a name="249"><span class="lineNum">     249 </span>            :                 const void *Decoder)</a>
<a name="250"><span class="lineNum">     250 </span>            : {</a>
<a name="251"><span class="lineNum">     251 </span>            :         return decodeRegisterClass(Inst, RegNo, QFRegs);</a>
<a name="252"><span class="lineNum">     252 </span>            : }</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : #define DecodeQSRCRegisterClass DecodeQFRCRegisterClass</a>
<a name="255"><span class="lineNum">     255 </span>            : #define DecodeQBRCRegisterClass DecodeQFRCRegisterClass</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            : static DecodeStatus decodeUImmOperand(MCInst *Inst, uint64_t Imm,</a>
<a name="258"><span class="lineNum">     258 </span>            :                 int64_t Address, const void *Decoder, unsigned N)</a>
<a name="259"><span class="lineNum">     259 </span>            : {</a>
<a name="260"><span class="lineNum">     260 </span>            :         //assert(isUInt&lt;N&gt;(Imm) &amp;&amp; &quot;Invalid immediate&quot;);</a>
<a name="261"><span class="lineNum">     261 </span>            :         MCOperand_CreateImm0(Inst, Imm);</a>
<a name="262"><span class="lineNum">     262 </span>            :         return MCDisassembler_Success;</a>
<a name="263"><span class="lineNum">     263 </span>            : }</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span>            : static DecodeStatus decodeSImmOperand(MCInst *Inst, uint64_t Imm,</a>
<a name="266"><span class="lineNum">     266 </span>            :                 int64_t Address, const void *Decoder, unsigned N)</a>
<a name="267"><span class="lineNum">     267 </span>            : {</a>
<a name="268"><span class="lineNum">     268 </span>            :         // assert(isUInt&lt;N&gt;(Imm) &amp;&amp; &quot;Invalid immediate&quot;);</a>
<a name="269"><span class="lineNum">     269 </span>            :         MCOperand_CreateImm0(Inst, SignExtend64(Imm, N));</a>
<a name="270"><span class="lineNum">     270 </span>            :         return MCDisassembler_Success;</a>
<a name="271"><span class="lineNum">     271 </span>            : }</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            : #define GET_INSTRINFO_ENUM</a>
<a name="275"><span class="lineNum">     275 </span>            : #include &quot;PPCGenInstrInfo.inc&quot;</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            : static DecodeStatus decodeMemRIOperands(MCInst *Inst, uint64_t Imm,</a>
<a name="278"><span class="lineNum">     278 </span>            :                 int64_t Address, const void *Decoder)</a>
<a name="279"><span class="lineNum">     279 </span>            : {</a>
<a name="280"><span class="lineNum">     280 </span>            :         // Decode the memri field (imm, reg), which has the low 16-bits as the</a>
<a name="281"><span class="lineNum">     281 </span>            :         // displacement and the next 5 bits as the register #.</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            :         uint64_t Base = Imm &gt;&gt; 16;</a>
<a name="284"><span class="lineNum">     284 </span>            :         uint64_t Disp = Imm &amp; 0xFFFF;</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :         // assert(Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;);</a>
<a name="287"><span class="lineNum">     287 </span>            :         if (Base &gt;= 32)</a>
<a name="288"><span class="lineNum">     288 </span>            :                 return MCDisassembler_Fail;</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :         switch (MCInst_getOpcode(Inst)) {</a>
<a name="291"><span class="lineNum">     291 </span>            :                 default: break;</a>
<a name="292"><span class="lineNum">     292 </span>            :                 case PPC_LBZU:</a>
<a name="293"><span class="lineNum">     293 </span>            :                 case PPC_LHAU:</a>
<a name="294"><span class="lineNum">     294 </span>            :                 case PPC_LHZU:</a>
<a name="295"><span class="lineNum">     295 </span>            :                 case PPC_LWZU:</a>
<a name="296"><span class="lineNum">     296 </span>            :                 case PPC_LFSU:</a>
<a name="297"><span class="lineNum">     297 </span>            :                 case PPC_LFDU:</a>
<a name="298"><span class="lineNum">     298 </span>            :                                  // Add the tied output operand.</a>
<a name="299"><span class="lineNum">     299 </span>            :                                  MCOperand_CreateReg0(Inst, GP0Regs[Base]);</a>
<a name="300"><span class="lineNum">     300 </span>            :                                  break;</a>
<a name="301"><span class="lineNum">     301 </span>            :                 case PPC_STBU:</a>
<a name="302"><span class="lineNum">     302 </span>            :                 case PPC_STHU:</a>
<a name="303"><span class="lineNum">     303 </span>            :                 case PPC_STWU:</a>
<a name="304"><span class="lineNum">     304 </span>            :                 case PPC_STFSU:</a>
<a name="305"><span class="lineNum">     305 </span>            :                 case PPC_STFDU:</a>
<a name="306"><span class="lineNum">     306 </span>            :                                  MCInst_insert0(Inst, 0, MCOperand_CreateReg1(Inst, GP0Regs[Base]));</a>
<a name="307"><span class="lineNum">     307 </span>            :                                  break;</a>
<a name="308"><span class="lineNum">     308 </span>            :         }</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span>            :         MCOperand_CreateImm0(Inst, SignExtend64(Disp, 16));</a>
<a name="311"><span class="lineNum">     311 </span>            :         MCOperand_CreateReg0(Inst, GP0Regs[Base]);</a>
<a name="312"><span class="lineNum">     312 </span>            :         return MCDisassembler_Success;</a>
<a name="313"><span class="lineNum">     313 </span>            : }</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            : static DecodeStatus decodeMemRIXOperands(MCInst *Inst, uint64_t Imm,</a>
<a name="316"><span class="lineNum">     316 </span>            :                 int64_t Address, const void *Decoder)</a>
<a name="317"><span class="lineNum">     317 </span>            : {</a>
<a name="318"><span class="lineNum">     318 </span>            :         // Decode the memrix field (imm, reg), which has the low 14-bits as the</a>
<a name="319"><span class="lineNum">     319 </span>            :         // displacement and the next 5 bits as the register #.</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :         uint64_t Base = Imm &gt;&gt; 14;</a>
<a name="322"><span class="lineNum">     322 </span>            :         uint64_t Disp = Imm &amp; 0x3FFF;</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            :         // assert(Base &lt; 32 &amp;&amp; &quot;Invalid base register&quot;);</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :         if (MCInst_getOpcode(Inst) == PPC_LDU)</a>
<a name="327"><span class="lineNum">     327 </span>            :                 // Add the tied output operand.</a>
<a name="328"><span class="lineNum">     328 </span>            :                 MCOperand_CreateReg0(Inst, GP0Regs[Base]);</a>
<a name="329"><span class="lineNum">     329 </span>            :         else if (MCInst_getOpcode(Inst) == PPC_STDU)</a>
<a name="330"><span class="lineNum">     330 </span>            :                 MCInst_insert0(Inst, 0, MCOperand_CreateReg1(Inst, GP0Regs[Base]));</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :         MCOperand_CreateImm0(Inst, SignExtend64(Disp &lt;&lt; 2, 16));</a>
<a name="333"><span class="lineNum">     333 </span>            :         MCOperand_CreateReg0(Inst, GP0Regs[Base]);</a>
<a name="334"><span class="lineNum">     334 </span>            :         return MCDisassembler_Success;</a>
<a name="335"><span class="lineNum">     335 </span>            : }</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            : static DecodeStatus decodeCRBitMOperand(MCInst *Inst, uint64_t Imm,</a>
<a name="338"><span class="lineNum">     338 </span>            :                 int64_t Address, const void *Decoder)</a>
<a name="339"><span class="lineNum">     339 </span>            : {</a>
<a name="340"><span class="lineNum">     340 </span>            :         // The cr bit encoding is 0x80 &gt;&gt; cr_reg_num.</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :         unsigned Zeros = CountTrailingZeros_64(Imm);</a>
<a name="343"><span class="lineNum">     343 </span>            :         // assert(Zeros &lt; 8 &amp;&amp; &quot;Invalid CR bit value&quot;);</a>
<a name="344"><span class="lineNum">     344 </span>            :         if (Zeros &gt;=8)</a>
<a name="345"><span class="lineNum">     345 </span>            :                 return MCDisassembler_Fail;</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            :         MCOperand_CreateReg0(Inst, CRRegs[7 - Zeros]);</a>
<a name="348"><span class="lineNum">     348 </span>            :         return MCDisassembler_Success;</a>
<a name="349"><span class="lineNum">     349 </span>            : }</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span>            : #include &quot;PPCGenDisassemblerTables.inc&quot;</a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            : static DecodeStatus getInstruction(MCInst *MI,</a>
<a name="354"><span class="lineNum">     354 </span>            :                 const uint8_t *code, size_t code_len,</a>
<a name="355"><span class="lineNum">     355 </span>            :                 uint16_t *Size,</a>
<a name="356"><span class="lineNum">     356 </span>            :                 uint64_t Address, MCRegisterInfo *MRI)</a>
<a name="357"><span class="lineNum">     357 </span>            : {</a>
<a name="358"><span class="lineNum">     358 </span>            :         uint32_t insn;</a>
<a name="359"><span class="lineNum">     359 </span>            :         DecodeStatus result;</a>
<a name="360"><span class="lineNum">     360 </span>            :         // Get the four bytes of the instruction.</a>
<a name="361"><span class="lineNum">     361 </span>            :         if (code_len &lt; 4) {</a>
<a name="362"><span class="lineNum">     362 </span>            :                 // not enough data</a>
<a name="363"><span class="lineNum">     363 </span>            :                 *Size = 0;</a>
<a name="364"><span class="lineNum">     364 </span>            :                 return MCDisassembler_Fail;</a>
<a name="365"><span class="lineNum">     365 </span>            :         }</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :         // The instruction is big-endian encoded.</a>
<a name="368"><span class="lineNum">     368 </span>            :         if (MODE_IS_BIG_ENDIAN(MI-&gt;csh-&gt;mode))</a>
<a name="369"><span class="lineNum">     369 </span>            :                 insn = ((uint32_t) code[0] &lt;&lt; 24) | (code[1] &lt;&lt; 16) |</a>
<a name="370"><span class="lineNum">     370 </span>            :                         (code[2] &lt;&lt;  8) | (code[3] &lt;&lt;  0);</a>
<a name="371"><span class="lineNum">     371 </span>            :         else</a>
<a name="372"><span class="lineNum">     372 </span>            :                 insn = ((uint32_t) code[3] &lt;&lt; 24) | (code[2] &lt;&lt; 16) |</a>
<a name="373"><span class="lineNum">     373 </span>            :                         (code[1] &lt;&lt;  8) | (code[0] &lt;&lt;  0);</a>
<a name="374"><span class="lineNum">     374 </span>            : </a>
<a name="375"><span class="lineNum">     375 </span>            :         if (MI-&gt;flat_insn-&gt;detail) {</a>
<a name="376"><span class="lineNum">     376 </span>            :                 memset(MI-&gt;flat_insn-&gt;detail, 0, offsetof(cs_detail, ppc)+sizeof(cs_ppc));</a>
<a name="377"><span class="lineNum">     377 </span>            :         }</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            :         if (MI-&gt;csh-&gt;mode &amp; CS_MODE_QPX) {</a>
<a name="380"><span class="lineNum">     380 </span>            :                 result = decodeInstruction_4(DecoderTableQPX32, MI, insn, Address, 4);</a>
<a name="381"><span class="lineNum">     381 </span>            :                 if (result != MCDisassembler_Fail) {</a>
<a name="382"><span class="lineNum">     382 </span>            :                         *Size = 4;</a>
<a name="383"><span class="lineNum">     383 </span>            :                         return result;</a>
<a name="384"><span class="lineNum">     384 </span>            :                 }</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :                 MCInst_clear(MI);</a>
<a name="387"><span class="lineNum">     387 </span>            :         }</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            :         result = decodeInstruction_4(DecoderTable32, MI, insn, Address, 4);</a>
<a name="390"><span class="lineNum">     390 </span>            :         if (result != MCDisassembler_Fail) {</a>
<a name="391"><span class="lineNum">     391 </span>            :                 *Size = 4;</a>
<a name="392"><span class="lineNum">     392 </span>            :                 return result;</a>
<a name="393"><span class="lineNum">     393 </span>            :         }</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            :         // report error</a>
<a name="396"><span class="lineNum">     396 </span>            :         MCInst_clear(MI);</a>
<a name="397"><span class="lineNum">     397 </span>            :         *Size = 0;</a>
<a name="398"><span class="lineNum">     398 </span>            :         return MCDisassembler_Fail;</a>
<a name="399"><span class="lineNum">     399 </span>            : }</a>
<a name="400"><span class="lineNum">     400 </span>            : </a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 : bool PPC_getInstruction(csh ud, const uint8_t *code, size_t code_len,</span></a>
<a name="402"><span class="lineNum">     402 </span>            :                 MCInst *instr, uint16_t *size, uint64_t address, void *info)</a>
<a name="403"><span class="lineNum">     403 </span>            : {</a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :         DecodeStatus status = getInstruction(instr,</span></a>
<a name="405"><span class="lineNum">     405 </span>            :                         code, code_len,</a>
<a name="406"><span class="lineNum">     406 </span>            :                         size,</a>
<a name="407"><span class="lineNum">     407 </span>            :                         address, (MCRegisterInfo *)info);</a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         return status == MCDisassembler_Success;</span></a>
<a name="410"><span class="lineNum">     410 </span>            : }</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            : #define GET_REGINFO_MC_DESC</a>
<a name="413"><span class="lineNum">     413 </span>            : #include &quot;PPCGenRegisterInfo.inc&quot;</a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 : void PPC_init(MCRegisterInfo *MRI)</span></a>
<a name="415"><span class="lineNum">     415 </span>            : {</a>
<a name="416"><span class="lineNum">     416 </span>            :         /*</a>
<a name="417"><span class="lineNum">     417 </span>            :            InitMCRegisterInfo(PPCRegDesc, 310, RA, PC,</a>
<a name="418"><span class="lineNum">     418 </span>            :            PPCMCRegisterClasses, 23,</a>
<a name="419"><span class="lineNum">     419 </span>            :            PPCRegUnitRoots,</a>
<a name="420"><span class="lineNum">     420 </span>            :            138,</a>
<a name="421"><span class="lineNum">     421 </span>            :            PPCRegDiffLists,</a>
<a name="422"><span class="lineNum">     422 </span>            :            PPCLaneMaskLists,</a>
<a name="423"><span class="lineNum">     423 </span>            :            PPCRegStrings,</a>
<a name="424"><span class="lineNum">     424 </span>            :            PPCRegClassStrings,</a>
<a name="425"><span class="lineNum">     425 </span>            :            PPCSubRegIdxLists,</a>
<a name="426"><span class="lineNum">     426 </span>            :            8,</a>
<a name="427"><span class="lineNum">     427 </span>            :            PPCSubRegIdxRanges,</a>
<a name="428"><span class="lineNum">     428 </span>            :            PPCRegEncodingTable);</a>
<a name="429"><span class="lineNum">     429 </span>            :          */</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            : </a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 :         MCRegisterInfo_InitMCRegisterInfo(MRI, PPCRegDesc, 310,</span></a>
<a name="433"><span class="lineNum">     433 </span>            :                         0, 0,</a>
<a name="434"><span class="lineNum">     434 </span>            :                         PPCMCRegisterClasses, 23,</a>
<a name="435"><span class="lineNum">     435 </span>            :                         0, 0,</a>
<a name="436"><span class="lineNum">     436 </span>            :                         PPCRegDiffLists,</a>
<a name="437"><span class="lineNum">     437 </span>            :                         0,</a>
<a name="438"><span class="lineNum">     438 </span>            :                         PPCSubRegIdxLists, 8,</a>
<a name="439"><span class="lineNum">     439 </span>            :                         0);</a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 : }</span></a>
<a name="441"><span class="lineNum">     441 </span>            : </a>
<a name="442"><span class="lineNum">     442 </span>            : #endif</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
