(---------------------------------------------------------------------)
(                                                                     )
(    Glossing                                                         )
(                                                                     )
(    Drawing          : PIC1823-RCSERVO-USB2SERIAL.brd                )
(    Software Version : 16.6-2015S051                                 )
(    Date/Time        : Thu Apr 14 03:00:15 2016                      )
(                                                                     )
(---------------------------------------------------------------------)





Line and Via Cleanup glossing in progress.
Started on Thu Apr 14 03:00:15 2016

 To be cleaned  : lines and vias
 Number of executions  : 1
 Retry?  : NO
 Clean pin escapes?  : NO
 Slip Slide?  : NO
 Jog size limit is -0.001.

 Etch length/via is -0.001.

 Net length limit is 10000.000.

 Minimum Via Limit : 1
 Maximum 45 limit is 10.000.

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
Started on   Thu Apr 14 03:00:15 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 80  No/Rats 0  Unused 25  Unplaced 0  Total 105
        Equivalent ICs (1 pin = 1/14 EIC)  7
        Router Keepin (in) (14.2787,5.4787) by (16.4835,6.8961)
        Board area (sq in)  3.1
        Board density (sq in/EIC) 0.417

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      26.83
        Etch Length (inches)        34.63        0.00        34.63
        Number of vias		    24           0           24
        Vias per Connection          0.43        0.00         0.43
        Smd pins with attached clines                        52



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 8.000 8.000 5.000  15.000 15.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 8.000 8.000 5.000  15.000 15.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        34.63        0.00        34.63
        Number of vias		    24           0           24
        Vias per Connection          0.43        0.00         0.43
        Smd pins with attached clines                        52


    Parameters taken from execution 2
    ----------------------------------
    PARAMETERS: Layers  1 2 :
                Window 200.000: Jog-size 150.000: Keep-Away -1: Jog-Limit -1
                Ripup: OFF
                Slide OFF: Length-Limit -1: Hug 0: 
                Vias:  THRU; offset OFF; Limit -1: Via-line-via 0: 
    INS/CLEANUP:  Start   - lines, vias -  no retry
    BITMAP: allocate 128448 bytes 
    rt_pass6:rt_bldwin: num 1  area 287280  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 362280  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 409280  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 774885  time 0 0:0:0 hours
    rt_pass6:rt_bldwin:oops: num 2  area 1812527  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 992738  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 226557  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 226557  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 1095052  time 1 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 549619  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 592955  time 0 0:0:0 hours
    rt_pass6:rt_bldwin:oops: num 2  area 1410955  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 321770  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 551956  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 324478  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 1106919  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 1254539  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 1429901  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 669563  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 739793  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 360783  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 311238  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 377173  time 0 0:0:0 hours
    rt_pass6:rt_bldwin:oops: num 2  area 2527539  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 171661  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 226661  time 0 0:0:0 hours
    rt_pass6:rt_bldwin: num 1  area 804000  time 0 0:0:0 hours
    INS/CLEANUP:  Finished - detch=-2032520.00 dvias=4 cputime=  0:00:00
    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        32.60        0.00        32.60
        Number of vias		    28           0           28
        Vias per Connection          0.50        0.00         0.50
        Smd pins with attached clines                        52



    Total cpu time - 0:0:0 hours
    Total elapsed time - 0:0:1 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Thu Apr 14 03:00:16 2016


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:16 2016

Error from Line & Via Cleanup Glossing = 0

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
Started on   Thu Apr 14 03:00:16 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 80  No/Rats 0  Unused 25  Unplaced 0  Total 105
        Equivalent ICs (1 pin = 1/14 EIC)  7
        Router Keepin (in) (14.2787,5.4787) by (16.4835,6.8961)
        Board area (sq in)  3.1
        Board density (sq in/EIC) 0.417

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      27.31
        Etch Length (inches)        32.60        0.00        32.60
        Number of vias		    28           0           28
        Vias per Connection          0.50        0.00         0.50
        Smd pins with attached clines                        52



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 8.000 8.000 5.000  15.000 15.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 8.000 8.000 5.000  15.000 15.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours



Via Eliminate glossing in progress.
Started on Thu Apr 14 03:00:16 2016
 with Parameters: 
   Jog limit            : -1 
   Used pin escapes        : YES 
   Unused pin escapes      : YES 
   Stand alone vias        : YES 
   Regular through vias    : YES 
   HDI Unused stacked vias : NO 


Eliminations on net N19819 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net 3V3 :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PIC_RX :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.

Eliminations on net PIC_TX :
Through Via Candidates: 1, Eliminations: 0,  = 0 % Eliminated.
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        32.60        0.00        32.60
        Number of vias		    28           0           28
        Vias per Connection          0.50        0.00         0.50
        Smd pins with attached clines                        52



    Total cpu time - 0:0:0 hours
    Total elapsed time - 80:12:15 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Thu Apr 14 03:00:16 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:16 2016


Via Eliminate Total Stats:
Total Through Via Candidates: 4, Eliminations: 0,  = 0 % Eliminated.
Vias: Total Candidates = 4,  Total Eliminations = 0,  0 % Eliminatons.




Line entry into Pad glossing in progress.
Started on Thu Apr 14 03:00:16 2016
Bend Distance is 12.000.

 Circular pads:          YES
 Square pads  :          YES
 Rectangular pads :      YES
 Oblong pads :           YES
 Enter Square Pad :      Side : YES      Corner : YES  
 Enter Rectangular Pad : Long : YES      Short  : YES      Corner : YES  
 Enter Oblong Pad :      Side : YES      Round  : YES      Angle  : 45 OR 90
 Enter Circular Pad :    Angle : 45 OR 90
 Create Odd Segs:   NO
 Corner type  :     45
 Maximum 45 limit is -1.

Glossing was successful:  VIA at (15400.000,6337.810) defined by pad  VIA

Glossing attempt unsuccessful. Active pad is at (15597.953,6775.906).

Glossing attempt unsuccessful. Active pad is at (15580.000,6710.000).

Glossing was successful:  VIA at (15585.000,6226.443) defined by pad  VIA

Glossing was successful:  VIA at (15345.000,6226.443) defined by pad  VIA

Glossing attempt unsuccessful. Active pad is at (15751.496,6775.906).

Glossing attempt unsuccessful. Active pad is at (15740.000,6680.000).

Glossing was successful:  SYMBOL PIN at (15802.677,6775.906) defined by pad  SMD225REC043

Glossing was successful:  VIA at (16068.390,6620.000) defined by pad  VIA

Glossing was successful:  VIA at (14950.000,6691.396) defined by pad  VIA

Glossing was successful:  VIA at (14344.500,6685.979) defined by pad  VIA

Glossing was successful:  VIA at (14730.000,6440.455) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (15470.000,6520.000) defined by pad  SMD225REC043

Glossing was successful:  VIA at (14680.000,6440.455) defined by pad  VIA

Glossing was successful:  VIA at (14990.000,5710.997) defined by pad  VIA

Glossing was successful:  VIA at (14984.503,6292.410) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (15520.000,5832.677) defined by pad  SMD12SQ12

Glossing was successful:  VIA at (15605.121,5734.560) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (15090.000,5630.000) defined by pad  PAD16CIR10


Finished execution 1

Glossing attempt unsuccessful. Active pad is at (15597.953,6775.906).

Glossing attempt unsuccessful. Active pad is at (15580.000,6710.000).

Glossing attempt unsuccessful. Active pad is at (15751.496,6775.906).

Glossing attempt unsuccessful. Active pad is at (15740.000,6680.000).


Finished execution 2


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:17 2016


Line Entry Into Pad Glossings Stats

Number of Glossing Attempts                   : 23
Number of Actual Glossings                    : 15
Number of Glossings Aborted by DRC violations : 0




Line Fattening glossing in progress.
Started on Thu Apr 14 03:00:17 2016
	Line Fattening Parameters
	-------------------------

	Layer Name		Width	Potential Widths
	DEFAULT			15.000	0.000 0.000 0.000 0.000
	TOP			15.000	0.000 0.000 0.000 0.000
Pass 1 Candidates 196 Fattened 0 Failed 196 Skipped 0 (  0%)


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:17 2016

Number of errors from Line Fattening Glossing = 0



Line Smooth glossing in progress.
Started on Thu Apr 14 03:00:17 2016

 Smooth Functions  :  bubbles maximize 45 jogs dangling clines add 45s
 Number of executions  : 1
 Corner type  : 45
 Length limit is -0.001.

 Maximum 45 limit is -0.001.


Elapsed time:  0 hr 0 min 1 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:18 2016

 - 0 - Error(s) from Line smooth Glossing


Line Centering Between Pins glossing in progress.
Started on Thu Apr 14 03:00:18 2016

Minimum Move Size 2.000.
Line spacing MINIMUM
Pad Tolerance 100.000.
Corner type 45

*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on E:/mlabviet/Cadence/Alegro/projects/pic1823-rcservo-usb2serial/schematic/allegro/PIC1823-RCSERVO-USB2SERIAL.brd
Started on   Thu Apr 14 03:00:18 2016

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 22  Unplaced 0  Total 22
        Nets:  W/Rats 24  No/Rats 0  Total 24
        Pins:  W/Rats 80  No/Rats 0  Unused 25  Unplaced 0  Total 105
        Equivalent ICs (1 pin = 1/14 EIC)  7
        Router Keepin (in) (14.2787,5.4787) by (16.4835,6.8961)
        Board area (sq in)  3.1
        Board density (sq in/EIC) 0.417

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      27.31
        Etch Length (inches)        29.77        0.00        29.77
        Number of vias		    28           0           28
        Vias per Connection          0.50        0.00         0.50
        Smd pins with attached clines                        52



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 8.000 8.000 5.000  15.000 15.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 8.000 8.000 5.000  15.000 15.000  24.000 25.000
        X grids:     10.000  Offset: 0.000
        Y grids:     10.000  Offset: 0.000

    ATTEMPTS: 0 this step: 0 skips:  
    count_invalid 0 in 0  0:0:0 hours
---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                 56           0           56
        Already Connected           56           0           56
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        29.78        0.00        29.78
        Number of vias		    28           0           28
        Vias per Connection          0.50        0.00         0.50
        Smd pins with attached clines                        52



    Total cpu time - 0:0:2 hours
    Total elapsed time - 80:12:17 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Thu Apr 14 03:00:18 2016


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:18 2016



Line Center Between Pins Stats

Number of Glossing Attempts                   : 141
Number of Actual Glossings                    : 4
Number of Glossings Aborted by DRC violations : 0
Number of Glossings Aborted by No-Gloss nets  : 0



Line entry into Pad glossing in progress.
Started on Thu Apr 14 03:00:18 2016
Bend Distance is 12.000.

 Circular pads:          YES
 Square pads  :          YES
 Rectangular pads :      YES
 Oblong pads :           YES
 Enter Square Pad :      Side : YES      Corner : YES  
 Enter Rectangular Pad : Long : YES      Short  : YES      Corner : YES  
 Enter Oblong Pad :      Side : YES      Round  : YES      Angle  : 45 OR 90
 Enter Circular Pad :    Angle : 45 OR 90
 Create Odd Segs:   NO
 Corner type  :     45
 Maximum 45 limit is -1.

Glossing attempt unsuccessful. Active pad is at (15597.953,6775.906).

Glossing attempt unsuccessful. Active pad is at (15580.000,6710.000).

Glossing was successful:  VIA at (15585.000,6226.443) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (15640.000,6270.000) defined by pad  SMD12SQ12

Glossing was successful:  SYMBOL PIN at (15290.000,6270.000) defined by pad  SMD12SQ12

Glossing was successful:  VIA at (15345.000,6226.443) defined by pad  VIA

Glossing attempt unsuccessful. Active pad is at (15740.000,6680.000).

Glossing attempt unsuccessful. Active pad is at (15777.087,6775.906).

Glossing was successful:  SYMBOL PIN at (14850.000,6780.000) defined by pad  PAD16CIR10

Glossing was successful:  SYMBOL PIN at (14350.000,6780.000) defined by pad  PAD16SQR10

Glossing was successful:  VIA at (15605.121,5734.560) defined by pad  VIA

Glossing was successful:  SYMBOL PIN at (16167.638,6557.008) defined by pad  SMD05REC25

Glossing attempt unsuccessful. Active pad is at (15674.724,6775.906).

Glossing was successful:  SYMBOL PIN at (14930.000,6337.440) defined by pad  PAD150REC60

Glossing was successful:  SYMBOL PIN at (15546.772,6520.000) defined by pad  SMD225REC043

Glossing was successful:  SYMBOL PIN at (15725.906,6775.906) defined by pad  SMD225REC043

Glossing was successful:  SYMBOL PIN at (15725.906,6775.906) defined by pad  SMD225REC043

Glossing was successful:  SYMBOL PIN at (16167.638,6682.992) defined by pad  SMD05REC25

Glossing attempt unsuccessful. Active pad is at (16100.000,5580.000).

Glossing was successful:  SYMBOL PIN at (15649.134,6775.906) defined by pad  SMD225REC043

Glossing was successful:  VIA at (14536.994,5656.000) defined by pad  VIA


Finished execution 1

Glossing attempt unsuccessful. Active pad is at (15597.953,6775.906).

Glossing attempt unsuccessful. Active pad is at (15580.000,6710.000).

Glossing attempt unsuccessful. Active pad is at (15740.000,6680.000).

Glossing attempt unsuccessful. Active pad is at (15777.087,6775.906).

Glossing attempt unsuccessful. Active pad is at (15674.724,6775.906).

Glossing attempt unsuccessful. Active pad is at (16100.000,5580.000).


Finished execution 2


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:18 2016


Line Entry Into Pad Glossings Stats

Number of Glossing Attempts                   : 27
Number of Actual Glossings                    : 15
Number of Glossings Aborted by DRC violations : 0




Pad and T Fillet glossing in progress.
Started on Thu Apr 14 03:00:18 2016

 Round pads:          YES   max size: 100.000
 Square pads:         YES   max size: 100.000
 Rectangular pads:    YES   max size: 100.000
 Oblong pads:         YES   max size: 100.000
 Octagon pads:        YES   max size: 100.000
 Pads as shapes:      NO 
 Pins:                YES
 Vias:                YES
 Bond Fingers:        NO 
 Ts:                  YES
 Unused nets:         YES
 Pads Without Drills: YES
 Desired Pin Angle:       90
 Desired Via Angle:       90
 Desired T Angle:         90
 Maximum Pin Angle:       90
 Maximum Via Angle:       90
 Maximum T Angle:         90
 Pin Maximum offset:      25.000
 Via Maximum offset:      25.000
 T Maximum offset:        25.000
 Pin minimum line width:  3.000
 Via minimum line width:  3.000
 T minimum line width:    3.000
 Pin maximum line width:  25.000
 Via maximum line width:  25.000
 T maximum line width:    25.000
 Tapers:                  NO 
 Desired Taper Angle:     60
 Taper Maximum offset:    25.000
 Allow drc:           NO 
 Dynamic:             NO 
 Curved lines:        NO 

*WARNING: Can't create fillet at pad (14630.000 5983.280) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14630.000 5983.280) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14590.000 5720.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14680.000 5908.280) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14680.000 5908.280) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14590.000 5580.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14730.000 5861.280) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14730.000 5861.280) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15623.543 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15530.000 6270.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (15689.821 6355.120) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15689.821 6355.120) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15400.000 6337.810) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15400.000 6337.810) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15597.953 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15580.000 6710.000) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15585.000 6226.443) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15585.000 6226.443) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15345.000 6226.443) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15345.000 6226.443) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15829.321 5930.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15751.496 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15740.000 6680.000) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15740.000 6680.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (16068.390 6620.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16068.390 6620.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15777.087 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16054.640 6588.504) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16054.640 6588.504) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14630.000 6531.210) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14630.000 6531.210) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14950.000 6691.396) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14950.000 6691.396) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14830.000 6533.918) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14830.000 6533.918) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14350.000 6780.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14344.500 6685.979) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14344.500 6685.979) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14730.000 6440.455) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14730.000 6440.455) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14910.000 6490.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14910.000 6490.000) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14680.000 6440.455) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14680.000 6440.455) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15572.362 6520.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15280.000 6410.000) on subclass BOTTOM.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15280.000 6410.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14990.000 5710.997) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14990.000 5710.997) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14984.503 6292.410) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14984.503 6292.410) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15143.006 5839.120) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (15290.000 5630.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (15272.677 5800.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (14830.000 5909.777) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14830.000 5909.777) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15605.121 5734.560) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15605.121 5734.560) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't fillet T at (16125.923 5893.557) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (16350.000 5932.677) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't fillet T at (15236.994 5760.880) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (15190.000 5800.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't fillet T at (15617.001 5876.994) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (15674.724 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16125.923 6142.730) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16125.923 6142.730) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15290.000 6187.323) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (15290.000 6187.323) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (15546.772 6520.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15546.772 6520.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15520.000 5706.339) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15520.000 5706.339) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16350.000 5751.339) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16350.000 5751.339) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15520.000 5580.000) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (15725.906 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15725.906 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (16167.638 6682.992) on subclass TOP.
          Computed fillet point lies inside pad boundary; required to be outside.

*WARNING: Can't create fillet at pad (15521.181 6835.696) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (15546.772 6835.696) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (15649.134 6835.696) on subclass TOP.
          The fillet does not fit.

*WARNING: Can't create fillet at pad (15649.134 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15649.134 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15546.772 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15546.772 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15521.181 6775.906) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (15623.543 6520.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.

*WARNING: Can't create fillet at pad (14536.994 5656.000) on subclass TOP.
          Unable to create fillet, parameters result in fillet entirely within pad.




Total number of fillets added: 83

Number of fillets rejected due to DRC errors: 4


Elapsed time:  0 hr 0 min 0 sec ( 0.00 hr)
Actual time of completion: Thu Apr 14 03:00:18 2016


There were 88 errors or warnings reported in logfile.


Glossing complete.
