{"vcs1":{"timestamp_begin":1745964852.581119674, "rt":0.82, "ut":0.20, "st":0.06}}
{"vcselab":{"timestamp_begin":1745964853.472762858, "rt":0.62, "ut":0.19, "st":0.04}}
{"link":{"timestamp_begin":1745964854.214964195, "rt":0.44, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745964852.355342275}
{"VCS_COMP_START_TIME": 1745964852.355342275}
{"VCS_COMP_END_TIME": 1745964854.747516807}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264024}}
{"vcselab": {"peak_mem": 140056}}
