

================================================================
== Vitis HLS Report for 'lab4_z2'
================================================================
* Date:           Sun Oct 22 02:36:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  4.854 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      307|      307|  1.842 us|  1.842 us|  308|  308|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop1   |      128|      128|         8|          -|          -|    16|        no|
        |- Loop2   |      128|      128|         8|          -|          -|    16|        no|
        |- Loop3   |       48|       48|         3|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   108|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   4|    430|     2|    -|
|Memory           |        0|   -|    128|    16|    0|
|Multiplexer      |        -|   -|      -|   159|    -|
|Register         |        -|   -|    210|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   4|    768|   285|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|  10|      4|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_6ns_32_5_1_U2  |mul_32s_6ns_32_5_1  |        0|   1|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   4|  430|   2|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |tempA1_U  |tempA1_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    |tempA2_U  |tempA1_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0| 128|  16|    0|    32|   64|     2|         1024|
    +----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_212_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln15_fu_247_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln5_fu_178_p2    |         +|   0|  0|  13|           5|           1|
    |data_out2_d0         |         +|   0|  0|  39|          32|          32|
    |icmp_ln11_fu_206_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln15_fu_241_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln5_fu_172_p2   |      icmp|   0|  0|  10|           5|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 108|          62|          53|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  106|         21|    1|         21|
    |i_fu_56          |    9|          2|    5|         10|
    |j_fu_68          |    9|          2|    5|         10|
    |k_fu_72          |    9|          2|    5|         10|
    |tempA1_address0  |   13|          3|    4|         12|
    |tempA2_address0  |   13|          3|    4|         12|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  159|         33|   24|         75|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  20|   0|   20|          0|
    |data_in_load_reg_302  |  32|   0|   32|          0|
    |i_fu_56               |   5|   0|    5|          0|
    |j_fu_68               |   5|   0|    5|          0|
    |k_fu_72               |   5|   0|    5|          0|
    |mul_ln13_reg_338      |  32|   0|   32|          0|
    |res_reg_307           |  32|   0|   32|          0|
    |tempA1_load_reg_333   |  32|   0|   32|          0|
    |tempA2_load_reg_356   |  32|   0|   32|          0|
    |zext_ln11_reg_313     |   5|   0|   64|         59|
    |zext_ln15_reg_343     |   5|   0|   64|         59|
    |zext_ln5_reg_281      |   5|   0|   64|         59|
    +----------------------+----+----+-----+-----------+
    |Total                 | 210|   0|  387|        177|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|data_in_address0    |  out|    4|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|    4|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|    4|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

