#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f87269a070 .scope module, "cachetb" "cachetb" 2 3;
 .timescale 0 0;
v0x55f8726f2100_0 .var "clk", 0 0;
v0x55f8726f21c0_0 .var "read", 0 0;
v0x55f8726f2290_0 .var "readAddr", 15 0;
v0x55f8726f2390_0 .net "readData", 31 0, v0x55f8726f1cc0_0;  1 drivers
v0x55f8726f2460_0 .var "write", 0 0;
v0x55f8726f2500_0 .var "writeAddr", 15 0;
v0x55f8726f25d0_0 .var "writeData", 31 0;
S_0x55f87269a1f0 .scope module, "block" "mem_cache" 2 13, 3 1 0, S_0x55f87269a070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 16 "writeAddr"
    .port_info 4 /INPUT 16 "readAddr"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /OUTPUT 32 "readData"
v0x55f8726c4180 .array/i "RAM", 0 65535, 31 0;
v0x55f8726c4220_0 .net *"_s1", 9 0, L_0x55f8726f26a0;  1 drivers
L_0x7fd3f8bc8018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55f8726f1530_0 .net/2u *"_s2", 3 0, L_0x7fd3f8bc8018;  1 drivers
v0x55f8726f15f0 .array "addresses", 0 1023, 1 0;
v0x55f8726f16b0_0 .net "cacheLine_addr", 13 0, L_0x55f8726f27c0;  1 drivers
v0x55f8726f17e0_0 .net "clk", 0 0, v0x55f8726f2100_0;  1 drivers
v0x55f8726f18a0 .array/i "data", 0 16383, 31 0;
v0x55f8726f1960_0 .var/i "i", 31 0;
v0x55f8726f1a40_0 .var/i "k", 31 0;
v0x55f8726f1b20_0 .net "read", 0 0, v0x55f8726f21c0_0;  1 drivers
v0x55f8726f1be0_0 .net "readAddr", 15 0, v0x55f8726f2290_0;  1 drivers
v0x55f8726f1cc0_0 .var "readData", 31 0;
v0x55f8726f1da0_0 .net "write", 0 0, v0x55f8726f2460_0;  1 drivers
v0x55f8726f1e60_0 .net "writeAddr", 15 0, v0x55f8726f2500_0;  1 drivers
v0x55f8726f1f40_0 .net "writeData", 31 0, v0x55f8726f25d0_0;  1 drivers
E_0x55f8726d7b20 .event posedge, v0x55f8726f17e0_0;
L_0x55f8726f26a0 .part v0x55f8726f2290_0, 4, 10;
L_0x55f8726f27c0 .concat [ 4 10 0 0], L_0x7fd3f8bc8018, L_0x55f8726f26a0;
    .scope S_0x55f87269a1f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f8726f1960_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55f8726f1960_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55f8726f1960_0;
    %ix/getv/s 4, v0x55f8726f1960_0;
    %store/vec4a v0x55f8726c4180, 4, 0;
    %load/vec4 v0x55f8726f1960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f8726f1960_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55f87269a1f0;
T_1 ;
    %wait E_0x55f8726d7b20;
    %load/vec4 v0x55f8726f1b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %ix/getv 4, v0x55f8726f16b0_0;
    %load/vec4a v0x55f8726f15f0, 4;
    %load/vec4 v0x55f8726f1be0_0;
    %parti/s 2, 14, 5;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 3 32 "$display", $time, " Cache Hit Addr: %h", v0x55f8726f1be0_0 {0 0 0};
    %load/vec4 v0x55f8726f1be0_0;
    %parti/s 14, 0, 2;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x55f8726f18a0, 4;
    %assign/vec4 v0x55f8726f1cc0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 37 "$display", $time, " Cache Miss Addr: %h", v0x55f8726f1be0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f8726f1a40_0, 0;
    %load/vec4 v0x55f8726f1be0_0;
    %parti/s 2, 14, 5;
    %ix/getv 3, v0x55f8726f16b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f8726f15f0, 0, 4;
    %load/vec4 v0x55f8726f16b0_0;
    %pad/u 32;
    %store/vec4 v0x55f8726f1960_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x55f8726f1960_0;
    %load/vec4 v0x55f8726f16b0_0;
    %pad/u 32;
    %addi 512, 0, 32;
    %cmp/u;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x55f8726f1be0_0;
    %pad/u 33;
    %load/vec4 v0x55f8726f1a40_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55f8726c4180, 4;
    %load/vec4 v0x55f8726f16b0_0;
    %pad/u 33;
    %load/vec4 v0x55f8726f1a40_0;
    %pad/u 33;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x55f8726f18a0, 4, 0;
    %load/vec4 v0x55f8726f1a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55f8726f1a40_0, 0, 32;
    %load/vec4 v0x55f8726f1960_0;
    %pushi/vec4 32, 0, 32;
    %add;
    %store/vec4 v0x55f8726f1960_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x55f8726f1da0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 3 50 "$display", $time, " Data Writing Addr: %h", v0x55f8726f1e60_0 {0 0 0};
    %load/vec4 v0x55f8726f1f40_0;
    %load/vec4 v0x55f8726f1e60_0;
    %parti/s 14, 0, 2;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f8726f18a0, 0, 4;
    %load/vec4 v0x55f8726f1f40_0;
    %load/vec4 v0x55f8726f1e60_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f8726c4180, 0, 4;
    %load/vec4 v0x55f8726f1e60_0;
    %parti/s 2, 14, 5;
    %load/vec4 v0x55f8726f1e60_0;
    %parti/s 10, 4, 4;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f8726f15f0, 0, 4;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f87269a070;
T_2 ;
T_2.0 ;
    %delay 1, 0;
    %load/vec4 v0x55f8726f2100_0;
    %inv;
    %store/vec4 v0x55f8726f2100_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x55f87269a070;
T_3 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8726f2100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8726f21c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8726f2460_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f8726f2290_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f8726f2500_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8726f21c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8726f2460_0, 0, 1;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x55f8726f25d0_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f8726f2290_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f8726f21c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f8726f2460_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55f87269a070;
T_4 ;
    %vpi_call 2 48 "$monitor", $time, " read= %h, write= %h, readAddr= %h, writeAddr= %h, writeData= %h, readData= %h", v0x55f8726f21c0_0, v0x55f8726f2460_0, v0x55f8726f2290_0, v0x55f8726f2500_0, v0x55f8726f25d0_0, v0x55f8726f2390_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cachetb.v";
    "./mem_cache.v";
