AuthorID,Author,Date,Content,Attachments,Reactions
"596068704471482370","246tnt","2025-11-27T12:44:36.7810000+00:00","Huh ... so as part of testing I wanted to remove the `DualGate` layer from the standar cells to make the transistors 3v3 instead of 5V. Yes, they're gate would be longer than needed because I'm not resizing them, just changing the oxide thickness, hoping for them to get faster basically.","",""
"596068704471482370","246tnt","2025-11-27T12:44:57.7760000+00:00","But ... simulation shows they get _slower_ ....","",""
"596068704471482370","246tnt","2025-11-27T12:46:07.8750000+00:00","First theory is of course, thinner oxide means more gate capacitance and whatever gain we have from the thinner oxide forming better channel gets overwhelmed by the higher gate capacitance.","",""
"596068704471482370","246tnt","2025-11-27T12:46:25.8950000+00:00","I could also have screwed up my simulation somewhere ...","",""
"220639106915368960","tholin","2025-11-27T12:49:49.6550000+00:00","I'd say its because the gate lengths are still the same","",""
"596068704471482370","246tnt","2025-11-27T12:55:45.6540000+00:00","Well yeah, I know it's because their length is the same, but through what effect.","",""
"596068704471482370","246tnt","2025-11-27T12:56:36.8750000+00:00","At 3.3V Vg and Vds, Ids is higher for 3v3 one (as expected) so it's better at passing current. (same W/L)","",""
"596068704471482370","246tnt","2025-11-27T12:57:02.0420000+00:00","Although looking at the curve, it's really not _that_ much better.","",""
"738396032295108721","bailey8889","2025-11-27T13:05:51.3980000+00:00","@tnt For a given gate size, wouldn't lower voltages mean slower circuits?","",""
"596068704471482370","246tnt","2025-11-27T13:06:43.5370000+00:00","@bailey I'm changing the transistor type, but both get powered using 3v3 .","","üëç (1)"
"596068704471482370","246tnt","2025-11-27T13:07:19.0560000+00:00","Of course if I'm powering the 5V with 5V they go faster üòÅ","",""
