// Seed: 1244393830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_6 = 1;
  module_2();
endmodule
module module_1;
  assign id_1 = 1 ? id_1 : id_1;
  wire id_2 = id_2 == 1 + 1;
  module_0(
      id_2, id_1, id_1, id_2, id_2
  ); id_3 :
  assert property (@(negedge id_3) id_3 << 1)
  else $display;
endmodule
module module_2;
  reg id_2;
  final begin
    id_2 = 1;
    id_2 <= 1'b0;
  end
  wire id_3;
endmodule
