

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_63_6'
================================================================
* Date:           Mon Jun 19 16:50:00 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.992 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_6  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      31|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      31|     213|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+-----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------+---------------+---------+----+---+-----+-----+
    |mux_325_1_1_1_U136  |mux_325_1_1_1  |        0|   0|  0|  148|    0|
    +--------------------+---------------+---------+----+---+-----+-----+
    |Total               |               |        0|   0|  0|  148|    0|
    +--------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln63_fu_674_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln65_fu_680_p2   |         +|   0|  0|  12|           5|           5|
    |icmp_ln63_fu_668_p2  |      icmp|   0|  0|   9|           5|           5|
    |f_V_24_fu_694_p33    |    select|   0|  0|   5|           1|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          16|          16|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    5|         10|
    |i_fu_188              |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |f_V_10_fu_232  |  1|   0|    1|          0|
    |f_V_11_fu_236  |  1|   0|    1|          0|
    |f_V_12_fu_240  |  1|   0|    1|          0|
    |f_V_13_fu_244  |  1|   0|    1|          0|
    |f_V_14_fu_248  |  1|   0|    1|          0|
    |f_V_15_fu_252  |  1|   0|    1|          0|
    |f_V_16_fu_256  |  1|   0|    1|          0|
    |f_V_17_fu_260  |  1|   0|    1|          0|
    |f_V_18_fu_264  |  1|   0|    1|          0|
    |f_V_19_fu_268  |  1|   0|    1|          0|
    |f_V_1_fu_196   |  1|   0|    1|          0|
    |f_V_20_fu_272  |  1|   0|    1|          0|
    |f_V_21_fu_276  |  1|   0|    1|          0|
    |f_V_22_fu_280  |  1|   0|    1|          0|
    |f_V_23_fu_284  |  1|   0|    1|          0|
    |f_V_2_fu_200   |  1|   0|    1|          0|
    |f_V_3_fu_204   |  1|   0|    1|          0|
    |f_V_4_fu_208   |  1|   0|    1|          0|
    |f_V_5_fu_212   |  1|   0|    1|          0|
    |f_V_6_fu_216   |  1|   0|    1|          0|
    |f_V_7_fu_220   |  1|   0|    1|          0|
    |f_V_8_fu_224   |  1|   0|    1|          0|
    |f_V_9_fu_228   |  1|   0|    1|          0|
    |f_V_fu_192     |  1|   0|    1|          0|
    |i_fu_188       |  5|   0|    5|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 31|   0|   31|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_63_6|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_63_6|  return value|
|trunc_ln3                      |   in|    5|     ap_none|                        trunc_ln3|        scalar|
|icmp_ln53_lcssa                |   in|    1|     ap_none|                  icmp_ln53_lcssa|        scalar|
|mux_case_01759_reload          |   in|    1|     ap_none|            mux_case_01759_reload|        scalar|
|conv3_i_15211762_reload        |   in|    1|     ap_none|          conv3_i_15211762_reload|        scalar|
|conv3_i_15351765_reload        |   in|    1|     ap_none|          conv3_i_15351765_reload|        scalar|
|conv3_i_15491768_reload        |   in|    1|     ap_none|          conv3_i_15491768_reload|        scalar|
|conv3_i_15631771_reload        |   in|    1|     ap_none|          conv3_i_15631771_reload|        scalar|
|conv3_i_15771774_reload        |   in|    1|     ap_none|          conv3_i_15771774_reload|        scalar|
|conv3_i_66181777_reload        |   in|    1|     ap_none|          conv3_i_66181777_reload|        scalar|
|lhs_V_1_reload                 |   in|    1|     ap_none|                   lhs_V_1_reload|        scalar|
|mux_case_85171783_reload       |   in|    1|     ap_none|         mux_case_85171783_reload|        scalar|
|mux_case_96101786_reload       |   in|    1|     ap_none|         mux_case_96101786_reload|        scalar|
|mux_case_106111789_reload      |   in|    1|     ap_none|        mux_case_106111789_reload|        scalar|
|mux_case_116121792_reload      |   in|    1|     ap_none|        mux_case_116121792_reload|        scalar|
|lhs_V_2_reload                 |   in|    1|     ap_none|                   lhs_V_2_reload|        scalar|
|lhs_V_3_reload                 |   in|    1|     ap_none|                   lhs_V_3_reload|        scalar|
|mux_case_147111801_reload      |   in|    1|     ap_none|        mux_case_147111801_reload|        scalar|
|mux_case_158061804_reload      |   in|    1|     ap_none|        mux_case_158061804_reload|        scalar|
|lhs_V_4_reload                 |   in|    1|     ap_none|                   lhs_V_4_reload|        scalar|
|mux_case_178081810_reload      |   in|    1|     ap_none|        mux_case_178081810_reload|        scalar|
|mux_case_189031813_reload      |   in|    1|     ap_none|        mux_case_189031813_reload|        scalar|
|lhs_V_5_reload                 |   in|    1|     ap_none|                   lhs_V_5_reload|        scalar|
|lhs_V_6_reload                 |   in|    1|     ap_none|                   lhs_V_6_reload|        scalar|
|mux_case_2110021822_reload     |   in|    1|     ap_none|       mux_case_2110021822_reload|        scalar|
|mux_case_2210971825_reload     |   in|    1|     ap_none|       mux_case_2210971825_reload|        scalar|
|lhs_V_7_reload                 |   in|    1|     ap_none|                   lhs_V_7_reload|        scalar|
|lhs_V_8_reload                 |   in|    1|     ap_none|                   lhs_V_8_reload|        scalar|
|lhs_V_9_reload                 |   in|    1|     ap_none|                   lhs_V_9_reload|        scalar|
|lhs_V_10_reload                |   in|    1|     ap_none|                  lhs_V_10_reload|        scalar|
|lhs_V_11_reload                |   in|    1|     ap_none|                  lhs_V_11_reload|        scalar|
|mux_case_2814871843_reload     |   in|    1|     ap_none|       mux_case_2814871843_reload|        scalar|
|lhs_V_12_reload                |   in|    1|     ap_none|                  lhs_V_12_reload|        scalar|
|lhs_V_13_reload                |   in|    1|     ap_none|                  lhs_V_13_reload|        scalar|
|mux_case_3146316811852_reload  |   in|    1|     ap_none|    mux_case_3146316811852_reload|        scalar|
|f_V_23_out                     |  out|    1|      ap_vld|                       f_V_23_out|       pointer|
|f_V_23_out_ap_vld              |  out|    1|      ap_vld|                       f_V_23_out|       pointer|
|f_V_22_out                     |  out|    1|      ap_vld|                       f_V_22_out|       pointer|
|f_V_22_out_ap_vld              |  out|    1|      ap_vld|                       f_V_22_out|       pointer|
|f_V_21_out                     |  out|    1|      ap_vld|                       f_V_21_out|       pointer|
|f_V_21_out_ap_vld              |  out|    1|      ap_vld|                       f_V_21_out|       pointer|
|f_V_20_out                     |  out|    1|      ap_vld|                       f_V_20_out|       pointer|
|f_V_20_out_ap_vld              |  out|    1|      ap_vld|                       f_V_20_out|       pointer|
|f_V_19_out                     |  out|    1|      ap_vld|                       f_V_19_out|       pointer|
|f_V_19_out_ap_vld              |  out|    1|      ap_vld|                       f_V_19_out|       pointer|
|f_V_18_out                     |  out|    1|      ap_vld|                       f_V_18_out|       pointer|
|f_V_18_out_ap_vld              |  out|    1|      ap_vld|                       f_V_18_out|       pointer|
|f_V_17_out                     |  out|    1|      ap_vld|                       f_V_17_out|       pointer|
|f_V_17_out_ap_vld              |  out|    1|      ap_vld|                       f_V_17_out|       pointer|
|f_V_16_out                     |  out|    1|      ap_vld|                       f_V_16_out|       pointer|
|f_V_16_out_ap_vld              |  out|    1|      ap_vld|                       f_V_16_out|       pointer|
|f_V_15_out                     |  out|    1|      ap_vld|                       f_V_15_out|       pointer|
|f_V_15_out_ap_vld              |  out|    1|      ap_vld|                       f_V_15_out|       pointer|
|f_V_14_out                     |  out|    1|      ap_vld|                       f_V_14_out|       pointer|
|f_V_14_out_ap_vld              |  out|    1|      ap_vld|                       f_V_14_out|       pointer|
|f_V_13_out                     |  out|    1|      ap_vld|                       f_V_13_out|       pointer|
|f_V_13_out_ap_vld              |  out|    1|      ap_vld|                       f_V_13_out|       pointer|
|f_V_12_out                     |  out|    1|      ap_vld|                       f_V_12_out|       pointer|
|f_V_12_out_ap_vld              |  out|    1|      ap_vld|                       f_V_12_out|       pointer|
|f_V_11_out                     |  out|    1|      ap_vld|                       f_V_11_out|       pointer|
|f_V_11_out_ap_vld              |  out|    1|      ap_vld|                       f_V_11_out|       pointer|
|f_V_10_out                     |  out|    1|      ap_vld|                       f_V_10_out|       pointer|
|f_V_10_out_ap_vld              |  out|    1|      ap_vld|                       f_V_10_out|       pointer|
|f_V_9_out                      |  out|    1|      ap_vld|                        f_V_9_out|       pointer|
|f_V_9_out_ap_vld               |  out|    1|      ap_vld|                        f_V_9_out|       pointer|
|f_V_8_out                      |  out|    1|      ap_vld|                        f_V_8_out|       pointer|
|f_V_8_out_ap_vld               |  out|    1|      ap_vld|                        f_V_8_out|       pointer|
|f_V_7_out                      |  out|    1|      ap_vld|                        f_V_7_out|       pointer|
|f_V_7_out_ap_vld               |  out|    1|      ap_vld|                        f_V_7_out|       pointer|
|f_V_6_out                      |  out|    1|      ap_vld|                        f_V_6_out|       pointer|
|f_V_6_out_ap_vld               |  out|    1|      ap_vld|                        f_V_6_out|       pointer|
|f_V_5_out                      |  out|    1|      ap_vld|                        f_V_5_out|       pointer|
|f_V_5_out_ap_vld               |  out|    1|      ap_vld|                        f_V_5_out|       pointer|
|f_V_4_out                      |  out|    1|      ap_vld|                        f_V_4_out|       pointer|
|f_V_4_out_ap_vld               |  out|    1|      ap_vld|                        f_V_4_out|       pointer|
|f_V_3_out                      |  out|    1|      ap_vld|                        f_V_3_out|       pointer|
|f_V_3_out_ap_vld               |  out|    1|      ap_vld|                        f_V_3_out|       pointer|
|f_V_2_out                      |  out|    1|      ap_vld|                        f_V_2_out|       pointer|
|f_V_2_out_ap_vld               |  out|    1|      ap_vld|                        f_V_2_out|       pointer|
|f_V_1_out                      |  out|    1|      ap_vld|                        f_V_1_out|       pointer|
|f_V_1_out_ap_vld               |  out|    1|      ap_vld|                        f_V_1_out|       pointer|
|f_V_out                        |  out|    1|      ap_vld|                          f_V_out|       pointer|
|f_V_out_ap_vld                 |  out|    1|      ap_vld|                          f_V_out|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------+--------------+

