
Smart-Grip-car_Test-soo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ee4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000674  08008ff8  08008ff8  00009ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800966c  0800966c  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800966c  0800966c  0000a66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009674  08009674  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009674  08009674  0000a674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009678  08009678  0000a678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800967c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000033c  200001d8  08009854  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  08009854  0000b514  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105fa  00000000  00000000  0000b201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024a1  00000000  00000000  0001b7fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  0001dca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc3  00000000  00000000  0001ee10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000197d7  00000000  00000000  0001fbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013e13  00000000  00000000  000393aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093df1  00000000  00000000  0004d1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e0fae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d58  00000000  00000000  000e0ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e6d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008fdc 	.word	0x08008fdc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08008fdc 	.word	0x08008fdc

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__io_putchar>:
  #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2b0a      	cmp	r3, #10
 800103c:	d106      	bne.n	800104c <__io_putchar+0x1c>
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r", 1, 0xFFFF);
 800103e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001042:	2201      	movs	r2, #1
 8001044:	4907      	ldr	r1, [pc, #28]	@ (8001064 <__io_putchar+0x34>)
 8001046:	4808      	ldr	r0, [pc, #32]	@ (8001068 <__io_putchar+0x38>)
 8001048:	f004 fe92 	bl	8005d70 <HAL_UART_Transmit>
  }
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 800104c:	1d39      	adds	r1, r7, #4
 800104e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001052:	2201      	movs	r2, #1
 8001054:	4804      	ldr	r0, [pc, #16]	@ (8001068 <__io_putchar+0x38>)
 8001056:	f004 fe8b 	bl	8005d70 <HAL_UART_Transmit>
  return ch;
 800105a:	687b      	ldr	r3, [r7, #4]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	08008ff8 	.word	0x08008ff8
 8001068:	20000350 	.word	0x20000350

0800106c <Forward>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// ---     ---
void Forward() {
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8001070:	2201      	movs	r2, #1
 8001072:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001076:	4816      	ldr	r0, [pc, #88]	@ (80010d0 <Forward+0x64>)
 8001078:	f002 fc7d 	bl	8003976 <HAL_GPIO_WritePin>
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001082:	4814      	ldr	r0, [pc, #80]	@ (80010d4 <Forward+0x68>)
 8001084:	f002 fc77 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8001088:	2201      	movs	r2, #1
 800108a:	2108      	movs	r1, #8
 800108c:	4811      	ldr	r0, [pc, #68]	@ (80010d4 <Forward+0x68>)
 800108e:	f002 fc72 	bl	8003976 <HAL_GPIO_WritePin>
 8001092:	2200      	movs	r2, #0
 8001094:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001098:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <Forward+0x64>)
 800109a:	f002 fc6c 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 800109e:	2201      	movs	r2, #1
 80010a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010a4:	480b      	ldr	r0, [pc, #44]	@ (80010d4 <Forward+0x68>)
 80010a6:	f002 fc66 	bl	8003976 <HAL_GPIO_WritePin>
 80010aa:	2200      	movs	r2, #0
 80010ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010b0:	4808      	ldr	r0, [pc, #32]	@ (80010d4 <Forward+0x68>)
 80010b2:	f002 fc60 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80010b6:	2201      	movs	r2, #1
 80010b8:	2110      	movs	r1, #16
 80010ba:	4806      	ldr	r0, [pc, #24]	@ (80010d4 <Forward+0x68>)
 80010bc:	f002 fc5b 	bl	8003976 <HAL_GPIO_WritePin>
 80010c0:	2200      	movs	r2, #0
 80010c2:	2120      	movs	r1, #32
 80010c4:	4803      	ldr	r0, [pc, #12]	@ (80010d4 <Forward+0x68>)
 80010c6:	f002 fc56 	bl	8003976 <HAL_GPIO_WritePin>
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40010800 	.word	0x40010800
 80010d4:	40010c00 	.word	0x40010c00

080010d8 <Backward>:

void Backward() {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 1);
 80010dc:	2200      	movs	r2, #0
 80010de:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010e2:	4816      	ldr	r0, [pc, #88]	@ (800113c <Backward+0x64>)
 80010e4:	f002 fc47 	bl	8003976 <HAL_GPIO_WritePin>
 80010e8:	2201      	movs	r2, #1
 80010ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010ee:	4814      	ldr	r0, [pc, #80]	@ (8001140 <Backward+0x68>)
 80010f0:	f002 fc41 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 1);
 80010f4:	2200      	movs	r2, #0
 80010f6:	2108      	movs	r1, #8
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <Backward+0x68>)
 80010fa:	f002 fc3c 	bl	8003976 <HAL_GPIO_WritePin>
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001104:	480d      	ldr	r0, [pc, #52]	@ (800113c <Backward+0x64>)
 8001106:	f002 fc36 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 1);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001110:	480b      	ldr	r0, [pc, #44]	@ (8001140 <Backward+0x68>)
 8001112:	f002 fc30 	bl	8003976 <HAL_GPIO_WritePin>
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <Backward+0x68>)
 800111e:	f002 fc2a 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 1);
 8001122:	2200      	movs	r2, #0
 8001124:	2110      	movs	r1, #16
 8001126:	4806      	ldr	r0, [pc, #24]	@ (8001140 <Backward+0x68>)
 8001128:	f002 fc25 	bl	8003976 <HAL_GPIO_WritePin>
 800112c:	2201      	movs	r2, #1
 800112e:	2120      	movs	r1, #32
 8001130:	4803      	ldr	r0, [pc, #12]	@ (8001140 <Backward+0x68>)
 8001132:	f002 fc20 	bl	8003976 <HAL_GPIO_WritePin>
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40010800 	.word	0x40010800
 8001140:	40010c00 	.word	0x40010c00

08001144 <Right>:

void Right() {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 8001148:	2201      	movs	r2, #1
 800114a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800114e:	4816      	ldr	r0, [pc, #88]	@ (80011a8 <Right+0x64>)
 8001150:	f002 fc11 	bl	8003976 <HAL_GPIO_WritePin>
 8001154:	2200      	movs	r2, #0
 8001156:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800115a:	4814      	ldr	r0, [pc, #80]	@ (80011ac <Right+0x68>)
 800115c:	f002 fc0b 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 8001160:	2201      	movs	r2, #1
 8001162:	2108      	movs	r1, #8
 8001164:	4811      	ldr	r0, [pc, #68]	@ (80011ac <Right+0x68>)
 8001166:	f002 fc06 	bl	8003976 <HAL_GPIO_WritePin>
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001170:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <Right+0x64>)
 8001172:	f002 fc00 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 0); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800117c:	480b      	ldr	r0, [pc, #44]	@ (80011ac <Right+0x68>)
 800117e:	f002 fbfa 	bl	8003976 <HAL_GPIO_WritePin>
 8001182:	2200      	movs	r2, #0
 8001184:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001188:	4808      	ldr	r0, [pc, #32]	@ (80011ac <Right+0x68>)
 800118a:	f002 fbf4 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 0); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2110      	movs	r1, #16
 8001192:	4806      	ldr	r0, [pc, #24]	@ (80011ac <Right+0x68>)
 8001194:	f002 fbef 	bl	8003976 <HAL_GPIO_WritePin>
 8001198:	2200      	movs	r2, #0
 800119a:	2120      	movs	r1, #32
 800119c:	4803      	ldr	r0, [pc, #12]	@ (80011ac <Right+0x68>)
 800119e:	f002 fbea 	bl	8003976 <HAL_GPIO_WritePin>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	40010800 	.word	0x40010800
 80011ac:	40010c00 	.word	0x40010c00

080011b0 <Left>:

void Left() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, 0); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, 0);
 80011b4:	2200      	movs	r2, #0
 80011b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ba:	4816      	ldr	r0, [pc, #88]	@ (8001214 <Left+0x64>)
 80011bc:	f002 fbdb 	bl	8003976 <HAL_GPIO_WritePin>
 80011c0:	2200      	movs	r2, #0
 80011c2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011c6:	4814      	ldr	r0, [pc, #80]	@ (8001218 <Left+0x68>)
 80011c8:	f002 fbd5 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, 0); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, 0);
 80011cc:	2200      	movs	r2, #0
 80011ce:	2108      	movs	r1, #8
 80011d0:	4811      	ldr	r0, [pc, #68]	@ (8001218 <Left+0x68>)
 80011d2:	f002 fbd0 	bl	8003976 <HAL_GPIO_WritePin>
 80011d6:	2200      	movs	r2, #0
 80011d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011dc:	480d      	ldr	r0, [pc, #52]	@ (8001214 <Left+0x64>)
 80011de:	f002 fbca 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, 1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, 0);
 80011e2:	2201      	movs	r2, #1
 80011e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e8:	480b      	ldr	r0, [pc, #44]	@ (8001218 <Left+0x68>)
 80011ea:	f002 fbc4 	bl	8003976 <HAL_GPIO_WritePin>
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011f4:	4808      	ldr	r0, [pc, #32]	@ (8001218 <Left+0x68>)
 80011f6:	f002 fbbe 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, 1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, 0);
 80011fa:	2201      	movs	r2, #1
 80011fc:	2110      	movs	r1, #16
 80011fe:	4806      	ldr	r0, [pc, #24]	@ (8001218 <Left+0x68>)
 8001200:	f002 fbb9 	bl	8003976 <HAL_GPIO_WritePin>
 8001204:	2200      	movs	r2, #0
 8001206:	2120      	movs	r1, #32
 8001208:	4803      	ldr	r0, [pc, #12]	@ (8001218 <Left+0x68>)
 800120a:	f002 fbb4 	bl	8003976 <HAL_GPIO_WritePin>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40010800 	.word	0x40010800
 8001218:	40010c00 	.word	0x40010c00

0800121c <Stop>:

void Stop() {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, LBF_Pin|LFB_Pin, 0);
 8001220:	2200      	movs	r2, #0
 8001222:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8001226:	4805      	ldr	r0, [pc, #20]	@ (800123c <Stop+0x20>)
 8001228:	f002 fba5 	bl	8003976 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin|RBF_Pin|RBB_Pin, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 8001232:	4803      	ldr	r0, [pc, #12]	@ (8001240 <Stop+0x24>)
 8001234:	f002 fb9f 	bl	8003976 <HAL_GPIO_WritePin>
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40010800 	.word	0x40010800
 8001240:	40010c00 	.word	0x40010c00

08001244 <RF>:

// ---    ( ) ---
void RF(int dir) { HAL_GPIO_WritePin(RFF_GPIO_Port, RFF_Pin, dir==1); HAL_GPIO_WritePin(RFB_GPIO_Port, RFB_Pin, dir==2); }
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b01      	cmp	r3, #1
 8001250:	bf0c      	ite	eq
 8001252:	2301      	moveq	r3, #1
 8001254:	2300      	movne	r3, #0
 8001256:	b2db      	uxtb	r3, r3
 8001258:	461a      	mov	r2, r3
 800125a:	2110      	movs	r1, #16
 800125c:	4808      	ldr	r0, [pc, #32]	@ (8001280 <RF+0x3c>)
 800125e:	f002 fb8a 	bl	8003976 <HAL_GPIO_WritePin>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b02      	cmp	r3, #2
 8001266:	bf0c      	ite	eq
 8001268:	2301      	moveq	r3, #1
 800126a:	2300      	movne	r3, #0
 800126c:	b2db      	uxtb	r3, r3
 800126e:	461a      	mov	r2, r3
 8001270:	2120      	movs	r1, #32
 8001272:	4803      	ldr	r0, [pc, #12]	@ (8001280 <RF+0x3c>)
 8001274:	f002 fb7f 	bl	8003976 <HAL_GPIO_WritePin>
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40010c00 	.word	0x40010c00

08001284 <LF>:
void LF(int dir) { HAL_GPIO_WritePin(LFF_GPIO_Port, LFF_Pin, dir==1); HAL_GPIO_WritePin(LFB_GPIO_Port, LFB_Pin, dir==2); }
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b01      	cmp	r3, #1
 8001290:	bf0c      	ite	eq
 8001292:	2301      	moveq	r3, #1
 8001294:	2300      	movne	r3, #0
 8001296:	b2db      	uxtb	r3, r3
 8001298:	461a      	mov	r2, r3
 800129a:	2108      	movs	r1, #8
 800129c:	4809      	ldr	r0, [pc, #36]	@ (80012c4 <LF+0x40>)
 800129e:	f002 fb6a 	bl	8003976 <HAL_GPIO_WritePin>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	bf0c      	ite	eq
 80012a8:	2301      	moveq	r3, #1
 80012aa:	2300      	movne	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	461a      	mov	r2, r3
 80012b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <LF+0x44>)
 80012b6:	f002 fb5e 	bl	8003976 <HAL_GPIO_WritePin>
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40010c00 	.word	0x40010c00
 80012c8:	40010800 	.word	0x40010800

080012cc <RB>:
void RB(int dir) { HAL_GPIO_WritePin(RBF_GPIO_Port, RBF_Pin, dir==1); HAL_GPIO_WritePin(RBB_GPIO_Port, RBB_Pin, dir==2); }
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	bf0c      	ite	eq
 80012da:	2301      	moveq	r3, #1
 80012dc:	2300      	movne	r3, #0
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	461a      	mov	r2, r3
 80012e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012e6:	4809      	ldr	r0, [pc, #36]	@ (800130c <RB+0x40>)
 80012e8:	f002 fb45 	bl	8003976 <HAL_GPIO_WritePin>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	bf0c      	ite	eq
 80012f2:	2301      	moveq	r3, #1
 80012f4:	2300      	movne	r3, #0
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	461a      	mov	r2, r3
 80012fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012fe:	4803      	ldr	r0, [pc, #12]	@ (800130c <RB+0x40>)
 8001300:	f002 fb39 	bl	8003976 <HAL_GPIO_WritePin>
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	40010c00 	.word	0x40010c00

08001310 <LB>:
void LB(int dir) { HAL_GPIO_WritePin(LBF_GPIO_Port, LBF_Pin, dir==1); HAL_GPIO_WritePin(LBB_GPIO_Port, LBB_Pin, dir==2); }
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b01      	cmp	r3, #1
 800131c:	bf0c      	ite	eq
 800131e:	2301      	moveq	r3, #1
 8001320:	2300      	movne	r3, #0
 8001322:	b2db      	uxtb	r3, r3
 8001324:	461a      	mov	r2, r3
 8001326:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800132a:	4809      	ldr	r0, [pc, #36]	@ (8001350 <LB+0x40>)
 800132c:	f002 fb23 	bl	8003976 <HAL_GPIO_WritePin>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b02      	cmp	r3, #2
 8001334:	bf0c      	ite	eq
 8001336:	2301      	moveq	r3, #1
 8001338:	2300      	movne	r3, #0
 800133a:	b2db      	uxtb	r3, r3
 800133c:	461a      	mov	r2, r3
 800133e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001342:	4804      	ldr	r0, [pc, #16]	@ (8001354 <LB+0x44>)
 8001344:	f002 fb17 	bl	8003976 <HAL_GPIO_WritePin>
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40010800 	.word	0x40010800
 8001354:	40010c00 	.word	0x40010c00

08001358 <TRF>:

void TRF() { RF(0); LF(1); RB(0); LB(1); }
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
 800135c:	2000      	movs	r0, #0
 800135e:	f7ff ff71 	bl	8001244 <RF>
 8001362:	2001      	movs	r0, #1
 8001364:	f7ff ff8e 	bl	8001284 <LF>
 8001368:	2000      	movs	r0, #0
 800136a:	f7ff ffaf 	bl	80012cc <RB>
 800136e:	2001      	movs	r0, #1
 8001370:	f7ff ffce 	bl	8001310 <LB>
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <TLF>:
void TLF() { RF(1); LF(0); RB(1); LB(0); }
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff ff61 	bl	8001244 <RF>
 8001382:	2000      	movs	r0, #0
 8001384:	f7ff ff7e 	bl	8001284 <LF>
 8001388:	2001      	movs	r0, #1
 800138a:	f7ff ff9f 	bl	80012cc <RB>
 800138e:	2000      	movs	r0, #0
 8001390:	f7ff ffbe 	bl	8001310 <LB>
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <TRB>:
void TRB() { RF(0); LF(2); RB(0); LB(2); }
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff ff51 	bl	8001244 <RF>
 80013a2:	2002      	movs	r0, #2
 80013a4:	f7ff ff6e 	bl	8001284 <LF>
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff ff8f 	bl	80012cc <RB>
 80013ae:	2002      	movs	r0, #2
 80013b0:	f7ff ffae 	bl	8001310 <LB>
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <TLB>:
void TLB() { RF(2); LF(0); RB(2); LB(0); }
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	2002      	movs	r0, #2
 80013be:	f7ff ff41 	bl	8001244 <RF>
 80013c2:	2000      	movs	r0, #0
 80013c4:	f7ff ff5e 	bl	8001284 <LF>
 80013c8:	2002      	movs	r0, #2
 80013ca:	f7ff ff7f 	bl	80012cc <RB>
 80013ce:	2000      	movs	r0, #0
 80013d0:	f7ff ff9e 	bl	8001310 <LB>
 80013d4:	bf00      	nop
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <trig>:

// ---    ---
void trig() {
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, 0);
 80013dc:	2200      	movs	r2, #0
 80013de:	2180      	movs	r1, #128	@ 0x80
 80013e0:	480a      	ldr	r0, [pc, #40]	@ (800140c <trig+0x34>)
 80013e2:	f002 fac8 	bl	8003976 <HAL_GPIO_WritePin>
    delay_us(2);
 80013e6:	2002      	movs	r0, #2
 80013e8:	f000 f8bc 	bl	8001564 <delay_us>
    HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, 1);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2180      	movs	r1, #128	@ 0x80
 80013f0:	4806      	ldr	r0, [pc, #24]	@ (800140c <trig+0x34>)
 80013f2:	f002 fac0 	bl	8003976 <HAL_GPIO_WritePin>
    delay_us(10);
 80013f6:	200a      	movs	r0, #10
 80013f8:	f000 f8b4 	bl	8001564 <delay_us>
    HAL_GPIO_WritePin(TRIG1_GPIO_Port, TRIG1_Pin, 0);
 80013fc:	2200      	movs	r2, #0
 80013fe:	2180      	movs	r1, #128	@ 0x80
 8001400:	4802      	ldr	r0, [pc, #8]	@ (800140c <trig+0x34>)
 8001402:	f002 fab8 	bl	8003976 <HAL_GPIO_WritePin>
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40011000 	.word	0x40011000

08001410 <echo>:

uint32_t echo() {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
    uint32_t start_time = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	603b      	str	r3, [r7, #0]
    uint32_t timeout = 50000;
 800141a:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800141e:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == 0 && timeout--);
 8001420:	bf00      	nop
 8001422:	2101      	movs	r1, #1
 8001424:	4813      	ldr	r0, [pc, #76]	@ (8001474 <echo+0x64>)
 8001426:	f002 fa8f 	bl	8003948 <HAL_GPIO_ReadPin>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d104      	bne.n	800143a <echo+0x2a>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	1e5a      	subs	r2, r3, #1
 8001434:	607a      	str	r2, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d1f3      	bne.n	8001422 <echo+0x12>
    start_time = __HAL_TIM_GET_COUNTER(&htim1);
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <echo+0x68>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001440:	603b      	str	r3, [r7, #0]
    timeout = 50000;
 8001442:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001446:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(ECHO1_GPIO_Port, ECHO1_Pin) == 1 && timeout--);
 8001448:	bf00      	nop
 800144a:	2101      	movs	r1, #1
 800144c:	4809      	ldr	r0, [pc, #36]	@ (8001474 <echo+0x64>)
 800144e:	f002 fa7b 	bl	8003948 <HAL_GPIO_ReadPin>
 8001452:	4603      	mov	r3, r0
 8001454:	2b01      	cmp	r3, #1
 8001456:	d104      	bne.n	8001462 <echo+0x52>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	1e5a      	subs	r2, r3, #1
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f3      	bne.n	800144a <echo+0x3a>
    return __HAL_TIM_GET_COUNTER(&htim1) - start_time;
 8001462:	4b05      	ldr	r3, [pc, #20]	@ (8001478 <echo+0x68>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	1ad3      	subs	r3, r2, r3
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40010c00 	.word	0x40010c00
 8001478:	20000278 	.word	0x20000278

0800147c <LCD_DrawGauge>:
// --- CLCD     ---
void LCD_DrawGauge(int distance_cm) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	@ 0x28
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
    char gauge[17];
    int num_bars = distance_cm / 5; // 5cm   ( 80cm )
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a1d      	ldr	r2, [pc, #116]	@ (80014fc <LCD_DrawGauge+0x80>)
 8001488:	fb82 1203 	smull	r1, r2, r2, r3
 800148c:	1052      	asrs	r2, r2, #1
 800148e:	17db      	asrs	r3, r3, #31
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	627b      	str	r3, [r7, #36]	@ 0x24

    if (num_bars > 16) num_bars = 16;
 8001494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001496:	2b10      	cmp	r3, #16
 8001498:	dd01      	ble.n	800149e <LCD_DrawGauge+0x22>
 800149a:	2310      	movs	r3, #16
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (num_bars < 0) num_bars = 0;
 800149e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	da01      	bge.n	80014a8 <LCD_DrawGauge+0x2c>
 80014a4:	2300      	movs	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24

    for (int i = 0; i < 16; i++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	623b      	str	r3, [r7, #32]
 80014ac:	e013      	b.n	80014d6 <LCD_DrawGauge+0x5a>
        if (i < num_bars) gauge[i] = 0xFF; //   
 80014ae:	6a3a      	ldr	r2, [r7, #32]
 80014b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b2:	429a      	cmp	r2, r3
 80014b4:	da06      	bge.n	80014c4 <LCD_DrawGauge+0x48>
 80014b6:	f107 020c 	add.w	r2, r7, #12
 80014ba:	6a3b      	ldr	r3, [r7, #32]
 80014bc:	4413      	add	r3, r2
 80014be:	22ff      	movs	r2, #255	@ 0xff
 80014c0:	701a      	strb	r2, [r3, #0]
 80014c2:	e005      	b.n	80014d0 <LCD_DrawGauge+0x54>
        else gauge[i] = ' ';              //  
 80014c4:	f107 020c 	add.w	r2, r7, #12
 80014c8:	6a3b      	ldr	r3, [r7, #32]
 80014ca:	4413      	add	r3, r2
 80014cc:	2220      	movs	r2, #32
 80014ce:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 16; i++) {
 80014d0:	6a3b      	ldr	r3, [r7, #32]
 80014d2:	3301      	adds	r3, #1
 80014d4:	623b      	str	r3, [r7, #32]
 80014d6:	6a3b      	ldr	r3, [r7, #32]
 80014d8:	2b0f      	cmp	r3, #15
 80014da:	dde8      	ble.n	80014ae <LCD_DrawGauge+0x32>
    }
    gauge[16] = '\0';
 80014dc:	2300      	movs	r3, #0
 80014de:	773b      	strb	r3, [r7, #28]

    LCD_XY(0, 1); // 2 
 80014e0:	2101      	movs	r1, #1
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 f9af 	bl	8001846 <LCD_XY>
    LCD_PUTS(gauge);
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f9dd 	bl	80018ac <LCD_PUTS>
}
 80014f2:	bf00      	nop
 80014f4:	3728      	adds	r7, #40	@ 0x28
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	66666667 	.word	0x66666667

08001500 <I2C_ScanAddresses>:

void I2C_ScanAddresses(void) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef result;
    uint8_t i;

    printf("Scanning I2C addresses...\r\n");
 8001506:	4813      	ldr	r0, [pc, #76]	@ (8001554 <I2C_ScanAddresses+0x54>)
 8001508:	f005 fc22 	bl	8006d50 <puts>

    for (i = 1; i < 128; i++) {
 800150c:	2301      	movs	r3, #1
 800150e:	71fb      	strb	r3, [r7, #7]
 8001510:	e015      	b.n	800153e <I2C_ScanAddresses+0x3e>
        /*
         * HAL_I2C_IsDeviceReady: If a device at the specified address exists return HAL_OK.
         * Since I2C devices must have an 8-bit address, the 7-bit address is shifted left by 1 bit.
         */
        result = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 1, 10);
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	b29b      	uxth	r3, r3
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	b299      	uxth	r1, r3
 800151a:	230a      	movs	r3, #10
 800151c:	2201      	movs	r2, #1
 800151e:	480e      	ldr	r0, [pc, #56]	@ (8001558 <I2C_ScanAddresses+0x58>)
 8001520:	f002 fca6 	bl	8003e70 <HAL_I2C_IsDeviceReady>
 8001524:	4603      	mov	r3, r0
 8001526:	71bb      	strb	r3, [r7, #6]
        if (result == HAL_OK) {
 8001528:	79bb      	ldrb	r3, [r7, #6]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d104      	bne.n	8001538 <I2C_ScanAddresses+0x38>
            printf("I2C device found at address 0x%02X\r\n", i);
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	4619      	mov	r1, r3
 8001532:	480a      	ldr	r0, [pc, #40]	@ (800155c <I2C_ScanAddresses+0x5c>)
 8001534:	f005 fba4 	bl	8006c80 <iprintf>
    for (i = 1; i < 128; i++) {
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	3301      	adds	r3, #1
 800153c:	71fb      	strb	r3, [r7, #7]
 800153e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001542:	2b00      	cmp	r3, #0
 8001544:	dae5      	bge.n	8001512 <I2C_ScanAddresses+0x12>
        }
    }

    printf("Scan complete.\r\n");
 8001546:	4806      	ldr	r0, [pc, #24]	@ (8001560 <I2C_ScanAddresses+0x60>)
 8001548:	f005 fc02 	bl	8006d50 <puts>
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	08008ffc 	.word	0x08008ffc
 8001558:	20000224 	.word	0x20000224
 800155c:	08009018 	.word	0x08009018
 8001560:	08009040 	.word	0x08009040

08001564 <delay_us>:

void delay_us(int us){
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	value = 3;
 800156c:	4b0d      	ldr	r3, [pc, #52]	@ (80015a4 <delay_us+0x40>)
 800156e:	2203      	movs	r2, #3
 8001570:	601a      	str	r2, [r3, #0]
	delay = us * value;
 8001572:	4b0c      	ldr	r3, [pc, #48]	@ (80015a4 <delay_us+0x40>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	fb02 f303 	mul.w	r3, r2, r3
 800157c:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <delay_us+0x44>)
 800157e:	6013      	str	r3, [r2, #0]
	for(int i=0;i < delay;i++);
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	e002      	b.n	800158c <delay_us+0x28>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	3301      	adds	r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <delay_us+0x44>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf7      	blt.n	8001586 <delay_us+0x22>
}
 8001596:	bf00      	nop
 8001598:	bf00      	nop
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	bc80      	pop	{r7}
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	200003bc 	.word	0x200003bc
 80015a8:	200003b8 	.word	0x200003b8

080015ac <LCD_DATA>:

void LCD_DATA(uint8_t data) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
	uint8_t temp=(data & 0xF0)|RS1_EN1|BackLight;
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	f023 030f 	bic.w	r3, r3, #15
 80015be:	b25b      	sxtb	r3, r3
 80015c0:	f043 030d 	orr.w	r3, r3, #13
 80015c4:	b25b      	sxtb	r3, r3
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	73fb      	strb	r3, [r7, #15]

	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 80015ca:	bf00      	nop
 80015cc:	f107 020f 	add.w	r2, r7, #15
 80015d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	2301      	movs	r3, #1
 80015d8:	214e      	movs	r1, #78	@ 0x4e
 80015da:	482b      	ldr	r0, [pc, #172]	@ (8001688 <LCD_DATA+0xdc>)
 80015dc:	f002 fb4a 	bl	8003c74 <HAL_I2C_Master_Transmit>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f2      	bne.n	80015cc <LCD_DATA+0x20>
	temp=(data & 0xF0)|RS1_EN0|BackLight;
 80015e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ea:	f023 030f 	bic.w	r3, r3, #15
 80015ee:	b25b      	sxtb	r3, r3
 80015f0:	f043 0309 	orr.w	r3, r3, #9
 80015f4:	b25b      	sxtb	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 80015fa:	bf00      	nop
 80015fc:	f107 020f 	add.w	r2, r7, #15
 8001600:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2301      	movs	r3, #1
 8001608:	214e      	movs	r1, #78	@ 0x4e
 800160a:	481f      	ldr	r0, [pc, #124]	@ (8001688 <LCD_DATA+0xdc>)
 800160c:	f002 fb32 	bl	8003c74 <HAL_I2C_Master_Transmit>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1f2      	bne.n	80015fc <LCD_DATA+0x50>
	delay_us(4);
 8001616:	2004      	movs	r0, #4
 8001618:	f7ff ffa4 	bl	8001564 <delay_us>

	temp=((data << 4) & 0xF0)|RS1_EN1|BackLight;
 800161c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001620:	011b      	lsls	r3, r3, #4
 8001622:	b25b      	sxtb	r3, r3
 8001624:	f043 030d 	orr.w	r3, r3, #13
 8001628:	b25b      	sxtb	r3, r3
 800162a:	b2db      	uxtb	r3, r3
 800162c:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 800162e:	bf00      	nop
 8001630:	f107 020f 	add.w	r2, r7, #15
 8001634:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2301      	movs	r3, #1
 800163c:	214e      	movs	r1, #78	@ 0x4e
 800163e:	4812      	ldr	r0, [pc, #72]	@ (8001688 <LCD_DATA+0xdc>)
 8001640:	f002 fb18 	bl	8003c74 <HAL_I2C_Master_Transmit>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f2      	bne.n	8001630 <LCD_DATA+0x84>
	temp = ((data << 4) & 0xF0)|RS1_EN0|BackLight;
 800164a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164e:	011b      	lsls	r3, r3, #4
 8001650:	b25b      	sxtb	r3, r3
 8001652:	f043 0309 	orr.w	r3, r3, #9
 8001656:	b25b      	sxtb	r3, r3
 8001658:	b2db      	uxtb	r3, r3
 800165a:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 800165c:	bf00      	nop
 800165e:	f107 020f 	add.w	r2, r7, #15
 8001662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2301      	movs	r3, #1
 800166a:	214e      	movs	r1, #78	@ 0x4e
 800166c:	4806      	ldr	r0, [pc, #24]	@ (8001688 <LCD_DATA+0xdc>)
 800166e:	f002 fb01 	bl	8003c74 <HAL_I2C_Master_Transmit>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f2      	bne.n	800165e <LCD_DATA+0xb2>
	delay_us(50);
 8001678:	2032      	movs	r0, #50	@ 0x32
 800167a:	f7ff ff73 	bl	8001564 <delay_us>
}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000224 	.word	0x20000224

0800168c <LCD_CMD>:

void LCD_CMD(uint8_t cmd) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af02      	add	r7, sp, #8
 8001692:	4603      	mov	r3, r0
 8001694:	71fb      	strb	r3, [r7, #7]
	uint8_t temp=(cmd & 0xF0)|RS0_EN1|BackLight;
 8001696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169a:	f023 030f 	bic.w	r3, r3, #15
 800169e:	b25b      	sxtb	r3, r3
 80016a0:	f043 030c 	orr.w	r3, r3, #12
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 80016aa:	bf00      	nop
 80016ac:	f107 020f 	add.w	r2, r7, #15
 80016b0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2301      	movs	r3, #1
 80016b8:	214e      	movs	r1, #78	@ 0x4e
 80016ba:	482b      	ldr	r0, [pc, #172]	@ (8001768 <LCD_CMD+0xdc>)
 80016bc:	f002 fada 	bl	8003c74 <HAL_I2C_Master_Transmit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d1f2      	bne.n	80016ac <LCD_CMD+0x20>
	temp=(cmd & 0xF0)|RS0_EN0|BackLight;
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	f023 030f 	bic.w	r3, r3, #15
 80016ce:	b25b      	sxtb	r3, r3
 80016d0:	f043 0308 	orr.w	r3, r3, #8
 80016d4:	b25b      	sxtb	r3, r3
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 80016da:	bf00      	nop
 80016dc:	f107 020f 	add.w	r2, r7, #15
 80016e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	2301      	movs	r3, #1
 80016e8:	214e      	movs	r1, #78	@ 0x4e
 80016ea:	481f      	ldr	r0, [pc, #124]	@ (8001768 <LCD_CMD+0xdc>)
 80016ec:	f002 fac2 	bl	8003c74 <HAL_I2C_Master_Transmit>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f2      	bne.n	80016dc <LCD_CMD+0x50>
	delay_us(4);
 80016f6:	2004      	movs	r0, #4
 80016f8:	f7ff ff34 	bl	8001564 <delay_us>

	temp=((cmd << 4) & 0xF0)|RS0_EN1|BackLight;
 80016fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001700:	011b      	lsls	r3, r3, #4
 8001702:	b25b      	sxtb	r3, r3
 8001704:	f043 030c 	orr.w	r3, r3, #12
 8001708:	b25b      	sxtb	r3, r3
 800170a:	b2db      	uxtb	r3, r3
 800170c:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 800170e:	bf00      	nop
 8001710:	f107 020f 	add.w	r2, r7, #15
 8001714:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	2301      	movs	r3, #1
 800171c:	214e      	movs	r1, #78	@ 0x4e
 800171e:	4812      	ldr	r0, [pc, #72]	@ (8001768 <LCD_CMD+0xdc>)
 8001720:	f002 faa8 	bl	8003c74 <HAL_I2C_Master_Transmit>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f2      	bne.n	8001710 <LCD_CMD+0x84>
	temp=((cmd << 4) & 0xF0)|RS0_EN0|BackLight;
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	011b      	lsls	r3, r3, #4
 8001730:	b25b      	sxtb	r3, r3
 8001732:	f043 0308 	orr.w	r3, r3, #8
 8001736:	b25b      	sxtb	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 800173c:	bf00      	nop
 800173e:	f107 020f 	add.w	r2, r7, #15
 8001742:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	2301      	movs	r3, #1
 800174a:	214e      	movs	r1, #78	@ 0x4e
 800174c:	4806      	ldr	r0, [pc, #24]	@ (8001768 <LCD_CMD+0xdc>)
 800174e:	f002 fa91 	bl	8003c74 <HAL_I2C_Master_Transmit>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1f2      	bne.n	800173e <LCD_CMD+0xb2>
	delay_us(50);
 8001758:	2032      	movs	r0, #50	@ 0x32
 800175a:	f7ff ff03 	bl	8001564 <delay_us>
}
 800175e:	bf00      	nop
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000224 	.word	0x20000224

0800176c <LCD_CMD_4bit>:

void LCD_CMD_4bit(uint8_t cmd) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b086      	sub	sp, #24
 8001770:	af02      	add	r7, sp, #8
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
	uint8_t temp=((cmd << 4) & 0xF0)|RS0_EN1|BackLight;
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	011b      	lsls	r3, r3, #4
 800177c:	b25b      	sxtb	r3, r3
 800177e:	f043 030c 	orr.w	r3, r3, #12
 8001782:	b25b      	sxtb	r3, r3
 8001784:	b2db      	uxtb	r3, r3
 8001786:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 8001788:	bf00      	nop
 800178a:	f107 020f 	add.w	r2, r7, #15
 800178e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	2301      	movs	r3, #1
 8001796:	214e      	movs	r1, #78	@ 0x4e
 8001798:	4811      	ldr	r0, [pc, #68]	@ (80017e0 <LCD_CMD_4bit+0x74>)
 800179a:	f002 fa6b 	bl	8003c74 <HAL_I2C_Master_Transmit>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1f2      	bne.n	800178a <LCD_CMD_4bit+0x1e>
	temp=((cmd << 4) & 0xF0)|RS0_EN0|BackLight;
 80017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a8:	011b      	lsls	r3, r3, #4
 80017aa:	b25b      	sxtb	r3, r3
 80017ac:	f043 0308 	orr.w	r3, r3, #8
 80017b0:	b25b      	sxtb	r3, r3
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	73fb      	strb	r3, [r7, #15]
	while(HAL_I2C_Master_Transmit(&hi2c1, ADDRESS, &temp, 1, 1000)!=HAL_OK);
 80017b6:	bf00      	nop
 80017b8:	f107 020f 	add.w	r2, r7, #15
 80017bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2301      	movs	r3, #1
 80017c4:	214e      	movs	r1, #78	@ 0x4e
 80017c6:	4806      	ldr	r0, [pc, #24]	@ (80017e0 <LCD_CMD_4bit+0x74>)
 80017c8:	f002 fa54 	bl	8003c74 <HAL_I2C_Master_Transmit>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f2      	bne.n	80017b8 <LCD_CMD_4bit+0x4c>
	delay_us(50);
 80017d2:	2032      	movs	r0, #50	@ 0x32
 80017d4:	f7ff fec6 	bl	8001564 <delay_us>
}
 80017d8:	bf00      	nop
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20000224 	.word	0x20000224

080017e4 <LCD_INIT>:

void LCD_INIT(void) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0

	delay_ms(100);
 80017e8:	2064      	movs	r0, #100	@ 0x64
 80017ea:	f001 f8f1 	bl	80029d0 <HAL_Delay>

	LCD_CMD_4bit(0x03); delay_ms(5);
 80017ee:	2003      	movs	r0, #3
 80017f0:	f7ff ffbc 	bl	800176c <LCD_CMD_4bit>
 80017f4:	2005      	movs	r0, #5
 80017f6:	f001 f8eb 	bl	80029d0 <HAL_Delay>
	LCD_CMD_4bit(0x03); delay_us(100);
 80017fa:	2003      	movs	r0, #3
 80017fc:	f7ff ffb6 	bl	800176c <LCD_CMD_4bit>
 8001800:	2064      	movs	r0, #100	@ 0x64
 8001802:	f7ff feaf 	bl	8001564 <delay_us>
	LCD_CMD_4bit(0x03); delay_us(100);
 8001806:	2003      	movs	r0, #3
 8001808:	f7ff ffb0 	bl	800176c <LCD_CMD_4bit>
 800180c:	2064      	movs	r0, #100	@ 0x64
 800180e:	f7ff fea9 	bl	8001564 <delay_us>
	LCD_CMD_4bit(0x02); delay_us(100);
 8001812:	2002      	movs	r0, #2
 8001814:	f7ff ffaa 	bl	800176c <LCD_CMD_4bit>
 8001818:	2064      	movs	r0, #100	@ 0x64
 800181a:	f7ff fea3 	bl	8001564 <delay_us>
	LCD_CMD(0x28);  // 4 bits, 2 line, 5x8 font
 800181e:	2028      	movs	r0, #40	@ 0x28
 8001820:	f7ff ff34 	bl	800168c <LCD_CMD>
	LCD_CMD(0x08);  // display off, cursor off, blink off
 8001824:	2008      	movs	r0, #8
 8001826:	f7ff ff31 	bl	800168c <LCD_CMD>
	LCD_CMD(0x01);  // clear display
 800182a:	2001      	movs	r0, #1
 800182c:	f7ff ff2e 	bl	800168c <LCD_CMD>
	delay_ms(3);
 8001830:	2003      	movs	r0, #3
 8001832:	f001 f8cd 	bl	80029d0 <HAL_Delay>
	LCD_CMD(0x06);  // cursor movint direction
 8001836:	2006      	movs	r0, #6
 8001838:	f7ff ff28 	bl	800168c <LCD_CMD>
	LCD_CMD(0x0C);  // display on, cursor off, blink off
 800183c:	200c      	movs	r0, #12
 800183e:	f7ff ff25 	bl	800168c <LCD_CMD>
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}

08001846 <LCD_XY>:

void LCD_XY(char x, char y) {
 8001846:	b580      	push	{r7, lr}
 8001848:	b082      	sub	sp, #8
 800184a:	af00      	add	r7, sp, #0
 800184c:	4603      	mov	r3, r0
 800184e:	460a      	mov	r2, r1
 8001850:	71fb      	strb	r3, [r7, #7]
 8001852:	4613      	mov	r3, r2
 8001854:	71bb      	strb	r3, [r7, #6]
	if      (y == 0) LCD_CMD(0x80 + x);
 8001856:	79bb      	ldrb	r3, [r7, #6]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d106      	bne.n	800186a <LCD_XY+0x24>
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	3b80      	subs	r3, #128	@ 0x80
 8001860:	b2db      	uxtb	r3, r3
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff ff12 	bl	800168c <LCD_CMD>
	else if (y == 1) LCD_CMD(0xC0 + x);
	else if (y == 2) LCD_CMD(0x94 + x);
	else if (y == 3) LCD_CMD(0xD4 + x);
}
 8001868:	e01c      	b.n	80018a4 <LCD_XY+0x5e>
	else if (y == 1) LCD_CMD(0xC0 + x);
 800186a:	79bb      	ldrb	r3, [r7, #6]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d106      	bne.n	800187e <LCD_XY+0x38>
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	3b40      	subs	r3, #64	@ 0x40
 8001874:	b2db      	uxtb	r3, r3
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ff08 	bl	800168c <LCD_CMD>
}
 800187c:	e012      	b.n	80018a4 <LCD_XY+0x5e>
	else if (y == 2) LCD_CMD(0x94 + x);
 800187e:	79bb      	ldrb	r3, [r7, #6]
 8001880:	2b02      	cmp	r3, #2
 8001882:	d106      	bne.n	8001892 <LCD_XY+0x4c>
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	3b6c      	subs	r3, #108	@ 0x6c
 8001888:	b2db      	uxtb	r3, r3
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fefe 	bl	800168c <LCD_CMD>
}
 8001890:	e008      	b.n	80018a4 <LCD_XY+0x5e>
	else if (y == 3) LCD_CMD(0xD4 + x);
 8001892:	79bb      	ldrb	r3, [r7, #6]
 8001894:	2b03      	cmp	r3, #3
 8001896:	d105      	bne.n	80018a4 <LCD_XY+0x5e>
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	3b2c      	subs	r3, #44	@ 0x2c
 800189c:	b2db      	uxtb	r3, r3
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fef4 	bl	800168c <LCD_CMD>
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <LCD_PUTS>:
void LCD_CLEAR(void) {
	LCD_CMD(0x01);
	delay_ms(2);
}

void LCD_PUTS(char *str) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	while (*str) LCD_DATA(*str++);
 80018b4:	e006      	b.n	80018c4 <LCD_PUTS+0x18>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	1c5a      	adds	r2, r3, #1
 80018ba:	607a      	str	r2, [r7, #4]
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fe74 	bl	80015ac <LCD_DATA>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d1f4      	bne.n	80018b6 <LCD_PUTS+0xa>
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b087      	sub	sp, #28
 80018dc:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
	uint32_t adc_value = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
	float voltage = 0.0f;
 80018e2:	f04f 0300 	mov.w	r3, #0
 80018e6:	607b      	str	r3, [r7, #4]
	uint32_t counter = 0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018ec:	f001 f80e 	bl	800290c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018f0:	f000 fa86 	bl	8001e00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018f4:	f000 fcb0 	bl	8002258 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80018f8:	f000 fc84 	bl	8002204 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80018fc:	f000 fb16 	bl	8001f2c <MX_I2C1_Init>
  MX_TIM1_Init();
 8001900:	f000 fb42 	bl	8001f88 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001904:	f000 fb90 	bl	8002028 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001908:	f000 fc04 	bl	8002114 <MX_TIM3_Init>
  MX_ADC1_Init();
 800190c:	f000 fad0 	bl	8001eb0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001910:	48bc      	ldr	r0, [pc, #752]	@ (8001c04 <main+0x32c>)
 8001912:	f003 fc01 	bl	8005118 <HAL_TIM_Base_Start>
  printf("\n=== Smart Grip Car Start ===\n");
 8001916:	48bc      	ldr	r0, [pc, #752]	@ (8001c08 <main+0x330>)
 8001918:	f005 fa1a 	bl	8006d50 <puts>
  printf("w:, s:, a:, d:, x:\n");
 800191c:	48bb      	ldr	r0, [pc, #748]	@ (8001c0c <main+0x334>)
 800191e:	f005 fa17 	bl	8006d50 <puts>

  I2C_ScanAddresses();
 8001922:	f7ff fded 	bl	8001500 <I2C_ScanAddresses>

  LCD_INIT();
 8001926:	f7ff ff5d 	bl	80017e4 <LCD_INIT>
  LCD_XY(0, 0) ; LCD_PUTS((char *)"LCD Display test");
 800192a:	2100      	movs	r1, #0
 800192c:	2000      	movs	r0, #0
 800192e:	f7ff ff8a 	bl	8001846 <LCD_XY>
 8001932:	48b7      	ldr	r0, [pc, #732]	@ (8001c10 <main+0x338>)
 8001934:	f7ff ffba 	bl	80018ac <LCD_PUTS>
  LCD_XY(0, 1) ; LCD_PUTS((char *)"Hello World.....");
 8001938:	2101      	movs	r1, #1
 800193a:	2000      	movs	r0, #0
 800193c:	f7ff ff83 	bl	8001846 <LCD_XY>
 8001940:	48b4      	ldr	r0, [pc, #720]	@ (8001c14 <main+0x33c>)
 8001942:	f7ff ffb3 	bl	80018ac <LCD_PUTS>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001946:	2100      	movs	r1, #0
 8001948:	48b3      	ldr	r0, [pc, #716]	@ (8001c18 <main+0x340>)
 800194a:	f003 fc87 	bl	800525c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800194e:	2100      	movs	r1, #0
 8001950:	48b2      	ldr	r0, [pc, #712]	@ (8001c1c <main+0x344>)
 8001952:	f003 fc83 	bl	800525c <HAL_TIM_PWM_Start>

    //   
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pos_right);
 8001956:	4bb2      	ldr	r3, [pc, #712]	@ (8001c20 <main+0x348>)
 8001958:	781a      	ldrb	r2, [r3, #0]
 800195a:	4baf      	ldr	r3, [pc, #700]	@ (8001c18 <main+0x340>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pos_left);
 8001960:	4bb0      	ldr	r3, [pc, #704]	@ (8001c24 <main+0x34c>)
 8001962:	781a      	ldrb	r2, [r3, #0]
 8001964:	4bad      	ldr	r3, [pc, #692]	@ (8001c1c <main+0x344>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	635a      	str	r2, [r3, #52]	@ 0x34

    printf("Servo Control Ready\r\n");
 800196a:	48af      	ldr	r0, [pc, #700]	@ (8001c28 <main+0x350>)
 800196c:	f005 f9f0 	bl	8006d50 <puts>
    printf("Commands: w(up), s(down), a(left), d(right), i(center)\r\n");
 8001970:	48ae      	ldr	r0, [pc, #696]	@ (8001c2c <main+0x354>)
 8001972:	f005 f9ed 	bl	8006d50 <puts>

    printf("STM32F103 CDS Sensor Reading Example\r\n");
 8001976:	48ae      	ldr	r0, [pc, #696]	@ (8001c30 <main+0x358>)
 8001978:	f005 f9ea 	bl	8006d50 <puts>
      printf("System Clock: 64MHz\r\n");
 800197c:	48ad      	ldr	r0, [pc, #692]	@ (8001c34 <main+0x35c>)
 800197e:	f005 f9e7 	bl	8006d50 <puts>
      printf("ADC Channel: PC0\r\n");
 8001982:	48ad      	ldr	r0, [pc, #692]	@ (8001c38 <main+0x360>)
 8001984:	f005 f9e4 	bl	8006d50 <puts>
      printf("Starting measurements...\r\n\r\n");
 8001988:	48ac      	ldr	r0, [pc, #688]	@ (8001c3c <main+0x364>)
 800198a:	f005 f9e1 	bl	8006d50 <puts>

      /* Calibrate ADC */
      HAL_ADCEx_Calibration_Start(&hadc1);
 800198e:	48ac      	ldr	r0, [pc, #688]	@ (8001c40 <main+0x368>)
 8001990:	f001 fc9a 	bl	80032c8 <HAL_ADCEx_Calibration_Start>
  HAL_StatusTypeDef status;

  while (1)
	  {
	        // 1.     cm 
	        trig();
 8001994:	f7ff fd20 	bl	80013d8 <trig>
	        echo_time = echo();
 8001998:	f7ff fd3a 	bl	8001410 <echo>
 800199c:	4603      	mov	r3, r0
 800199e:	4aa9      	ldr	r2, [pc, #676]	@ (8001c44 <main+0x36c>)
 80019a0:	6013      	str	r3, [r2, #0]

	        if(echo_time > 0 && echo_time < 30000) {
 80019a2:	4ba8      	ldr	r3, [pc, #672]	@ (8001c44 <main+0x36c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d00e      	beq.n	80019c8 <main+0xf0>
 80019aa:	4ba6      	ldr	r3, [pc, #664]	@ (8001c44 <main+0x36c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f247 522f 	movw	r2, #29999	@ 0x752f
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d808      	bhi.n	80019c8 <main+0xf0>
	            dist = (int)(echo_time / 58); // cm  
 80019b6:	4ba3      	ldr	r3, [pc, #652]	@ (8001c44 <main+0x36c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4aa3      	ldr	r2, [pc, #652]	@ (8001c48 <main+0x370>)
 80019bc:	fba2 2303 	umull	r2, r3, r2, r3
 80019c0:	095b      	lsrs	r3, r3, #5
 80019c2:	461a      	mov	r2, r3
 80019c4:	4ba1      	ldr	r3, [pc, #644]	@ (8001c4c <main+0x374>)
 80019c6:	601a      	str	r2, [r3, #0]
	        }

	        // 2. CLCD  (1 , 2 )
	        sprintf(lcd_buf, "Distance: %3d cm", dist);
 80019c8:	4ba0      	ldr	r3, [pc, #640]	@ (8001c4c <main+0x374>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	49a0      	ldr	r1, [pc, #640]	@ (8001c50 <main+0x378>)
 80019d0:	48a0      	ldr	r0, [pc, #640]	@ (8001c54 <main+0x37c>)
 80019d2:	f005 f9c5 	bl	8006d60 <siprintf>
	        LCD_XY(0, 0);
 80019d6:	2100      	movs	r1, #0
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff ff34 	bl	8001846 <LCD_XY>
	        LCD_PUTS(lcd_buf);
 80019de:	489d      	ldr	r0, [pc, #628]	@ (8001c54 <main+0x37c>)
 80019e0:	f7ff ff64 	bl	80018ac <LCD_PUTS>

	        LCD_DrawGauge(dist); //  : wdist -> dist
 80019e4:	4b99      	ldr	r3, [pc, #612]	@ (8001c4c <main+0x374>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff fd47 	bl	800147c <LCD_DrawGauge>

	        /* ---  ( )   --- */
	        //  dist      .

	        // 3.   
	        status = HAL_UART_Receive(&huart2, &rx_data, 1, 10);
 80019ee:	230a      	movs	r3, #10
 80019f0:	2201      	movs	r2, #1
 80019f2:	4999      	ldr	r1, [pc, #612]	@ (8001c58 <main+0x380>)
 80019f4:	4899      	ldr	r0, [pc, #612]	@ (8001c5c <main+0x384>)
 80019f6:	f004 fa46 	bl	8005e86 <HAL_UART_Receive>
 80019fa:	4603      	mov	r3, r0
 80019fc:	70fb      	strb	r3, [r7, #3]
	        if (status == HAL_OK)
 80019fe:	78fb      	ldrb	r3, [r7, #3]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f040 8157 	bne.w	8001cb4 <main+0x3dc>
	        {
	            //   cm     
	            printf("\rDist: %3d cm | Input: %c          ", dist, rx_data);
 8001a06:	4b91      	ldr	r3, [pc, #580]	@ (8001c4c <main+0x374>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a93      	ldr	r2, [pc, #588]	@ (8001c58 <main+0x380>)
 8001a0c:	7812      	ldrb	r2, [r2, #0]
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4893      	ldr	r0, [pc, #588]	@ (8001c60 <main+0x388>)
 8001a12:	f005 f935 	bl	8006c80 <iprintf>

	            switch (rx_data) {
 8001a16:	4b90      	ldr	r3, [pc, #576]	@ (8001c58 <main+0x380>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	3b41      	subs	r3, #65	@ 0x41
 8001a1c:	2b39      	cmp	r3, #57	@ 0x39
 8001a1e:	f200 8092 	bhi.w	8001b46 <main+0x26e>
 8001a22:	a201      	add	r2, pc, #4	@ (adr r2, 8001a28 <main+0x150>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001b1d 	.word	0x08001b1d
 8001a2c:	08001b47 	.word	0x08001b47
 8001a30:	08001b3b 	.word	0x08001b3b
 8001a34:	08001b23 	.word	0x08001b23
 8001a38:	08001b2f 	.word	0x08001b2f
 8001a3c:	08001b47 	.word	0x08001b47
 8001a40:	08001b47 	.word	0x08001b47
 8001a44:	08001b47 	.word	0x08001b47
 8001a48:	08001b47 	.word	0x08001b47
 8001a4c:	08001b47 	.word	0x08001b47
 8001a50:	08001b47 	.word	0x08001b47
 8001a54:	08001b47 	.word	0x08001b47
 8001a58:	08001b47 	.word	0x08001b47
 8001a5c:	08001b47 	.word	0x08001b47
 8001a60:	08001b47 	.word	0x08001b47
 8001a64:	08001b47 	.word	0x08001b47
 8001a68:	08001b35 	.word	0x08001b35
 8001a6c:	08001b47 	.word	0x08001b47
 8001a70:	08001b17 	.word	0x08001b17
 8001a74:	08001b47 	.word	0x08001b47
 8001a78:	08001b47 	.word	0x08001b47
 8001a7c:	08001b47 	.word	0x08001b47
 8001a80:	08001b11 	.word	0x08001b11
 8001a84:	08001b29 	.word	0x08001b29
 8001a88:	08001b47 	.word	0x08001b47
 8001a8c:	08001b41 	.word	0x08001b41
 8001a90:	08001b47 	.word	0x08001b47
 8001a94:	08001b47 	.word	0x08001b47
 8001a98:	08001b47 	.word	0x08001b47
 8001a9c:	08001b47 	.word	0x08001b47
 8001aa0:	08001b47 	.word	0x08001b47
 8001aa4:	08001b47 	.word	0x08001b47
 8001aa8:	08001b1d 	.word	0x08001b1d
 8001aac:	08001b47 	.word	0x08001b47
 8001ab0:	08001b3b 	.word	0x08001b3b
 8001ab4:	08001b23 	.word	0x08001b23
 8001ab8:	08001b2f 	.word	0x08001b2f
 8001abc:	08001b47 	.word	0x08001b47
 8001ac0:	08001b47 	.word	0x08001b47
 8001ac4:	08001b47 	.word	0x08001b47
 8001ac8:	08001b47 	.word	0x08001b47
 8001acc:	08001b47 	.word	0x08001b47
 8001ad0:	08001b47 	.word	0x08001b47
 8001ad4:	08001b47 	.word	0x08001b47
 8001ad8:	08001b47 	.word	0x08001b47
 8001adc:	08001b47 	.word	0x08001b47
 8001ae0:	08001b47 	.word	0x08001b47
 8001ae4:	08001b47 	.word	0x08001b47
 8001ae8:	08001b35 	.word	0x08001b35
 8001aec:	08001b47 	.word	0x08001b47
 8001af0:	08001b17 	.word	0x08001b17
 8001af4:	08001b47 	.word	0x08001b47
 8001af8:	08001b47 	.word	0x08001b47
 8001afc:	08001b47 	.word	0x08001b47
 8001b00:	08001b11 	.word	0x08001b11
 8001b04:	08001b29 	.word	0x08001b29
 8001b08:	08001b47 	.word	0x08001b47
 8001b0c:	08001b41 	.word	0x08001b41
	                case 'w': case 'W': Forward();  break; //     
 8001b10:	f7ff faac 	bl	800106c <Forward>
 8001b14:	e01a      	b.n	8001b4c <main+0x274>
	                case 's': case 'S': Backward(); break;
 8001b16:	f7ff fadf 	bl	80010d8 <Backward>
 8001b1a:	e017      	b.n	8001b4c <main+0x274>
	                case 'a': case 'A': Left();     break;
 8001b1c:	f7ff fb48 	bl	80011b0 <Left>
 8001b20:	e014      	b.n	8001b4c <main+0x274>
	                case 'd': case 'D': Right();    break;
 8001b22:	f7ff fb0f 	bl	8001144 <Right>
 8001b26:	e011      	b.n	8001b4c <main+0x274>
	                case 'x': case 'X': Stop();      break;
 8001b28:	f7ff fb78 	bl	800121c <Stop>
 8001b2c:	e00e      	b.n	8001b4c <main+0x274>
	                case 'e': case 'E': TRF();       break;
 8001b2e:	f7ff fc13 	bl	8001358 <TRF>
 8001b32:	e00b      	b.n	8001b4c <main+0x274>
	                case 'q': case 'Q': TLF();       break;
 8001b34:	f7ff fc20 	bl	8001378 <TLF>
 8001b38:	e008      	b.n	8001b4c <main+0x274>
	                case 'c': case 'C': TRB();       break;
 8001b3a:	f7ff fc2d 	bl	8001398 <TRB>
 8001b3e:	e005      	b.n	8001b4c <main+0x274>
	                case 'z': case 'Z': TLB();       break;
 8001b40:	f7ff fc3a 	bl	80013b8 <TLB>
 8001b44:	e002      	b.n	8001b4c <main+0x274>
	                default: Stop(); break;
 8001b46:	f7ff fb69 	bl	800121c <Stop>
 8001b4a:	bf00      	nop
	            }

	              if(rx_data == 'y')
 8001b4c:	4b42      	ldr	r3, [pc, #264]	@ (8001c58 <main+0x380>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b79      	cmp	r3, #121	@ 0x79
 8001b52:	d115      	bne.n	8001b80 <main+0x2a8>
	              {
	                printf("center\r\n");
 8001b54:	4843      	ldr	r0, [pc, #268]	@ (8001c64 <main+0x38c>)
 8001b56:	f005 f8fb 	bl	8006d50 <puts>
	                  pos_left = 75;
 8001b5a:	4b32      	ldr	r3, [pc, #200]	@ (8001c24 <main+0x34c>)
 8001b5c:	224b      	movs	r2, #75	@ 0x4b
 8001b5e:	701a      	strb	r2, [r3, #0]
	                  pos_right = 75;
 8001b60:	4b2f      	ldr	r3, [pc, #188]	@ (8001c20 <main+0x348>)
 8001b62:	224b      	movs	r2, #75	@ 0x4b
 8001b64:	701a      	strb	r2, [r3, #0]
	                  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b6c:	483e      	ldr	r0, [pc, #248]	@ (8001c68 <main+0x390>)
 8001b6e:	f001 ff02 	bl	8003976 <HAL_GPIO_WritePin>
	                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b78:	483b      	ldr	r0, [pc, #236]	@ (8001c68 <main+0x390>)
 8001b7a:	f001 fefc 	bl	8003976 <HAL_GPIO_WritePin>
 8001b7e:	e086      	b.n	8001c8e <main+0x3b6>
	              }
	              else if(rx_data == 'u')
 8001b80:	4b35      	ldr	r3, [pc, #212]	@ (8001c58 <main+0x380>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b75      	cmp	r3, #117	@ 0x75
 8001b86:	d115      	bne.n	8001bb4 <main+0x2dc>
	              {
	            	  printf("hold\r\n");
 8001b88:	4838      	ldr	r0, [pc, #224]	@ (8001c6c <main+0x394>)
 8001b8a:	f005 f8e1 	bl	8006d50 <puts>
	                  pos_left = 55; //left
 8001b8e:	4b25      	ldr	r3, [pc, #148]	@ (8001c24 <main+0x34c>)
 8001b90:	2237      	movs	r2, #55	@ 0x37
 8001b92:	701a      	strb	r2, [r3, #0]
	                  pos_right = 95;
 8001b94:	4b22      	ldr	r3, [pc, #136]	@ (8001c20 <main+0x348>)
 8001b96:	225f      	movs	r2, #95	@ 0x5f
 8001b98:	701a      	strb	r2, [r3, #0]
	                  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ba0:	4831      	ldr	r0, [pc, #196]	@ (8001c68 <main+0x390>)
 8001ba2:	f001 fee8 	bl	8003976 <HAL_GPIO_WritePin>
	                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001bac:	482e      	ldr	r0, [pc, #184]	@ (8001c68 <main+0x390>)
 8001bae:	f001 fee2 	bl	8003976 <HAL_GPIO_WritePin>
 8001bb2:	e06c      	b.n	8001c8e <main+0x3b6>
	              }
	              else if(rx_data == 'i')
 8001bb4:	4b28      	ldr	r3, [pc, #160]	@ (8001c58 <main+0x380>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b69      	cmp	r3, #105	@ 0x69
 8001bba:	d115      	bne.n	8001be8 <main+0x310>
	              {
	            	  printf("relese\r\n");
 8001bbc:	482c      	ldr	r0, [pc, #176]	@ (8001c70 <main+0x398>)
 8001bbe:	f005 f8c7 	bl	8006d50 <puts>
	                  pos_left = 95; //left
 8001bc2:	4b18      	ldr	r3, [pc, #96]	@ (8001c24 <main+0x34c>)
 8001bc4:	225f      	movs	r2, #95	@ 0x5f
 8001bc6:	701a      	strb	r2, [r3, #0]
	                  pos_right = 55;
 8001bc8:	4b15      	ldr	r3, [pc, #84]	@ (8001c20 <main+0x348>)
 8001bca:	2237      	movs	r2, #55	@ 0x37
 8001bcc:	701a      	strb	r2, [r3, #0]
	                  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bd4:	4824      	ldr	r0, [pc, #144]	@ (8001c68 <main+0x390>)
 8001bd6:	f001 fece 	bl	8003976 <HAL_GPIO_WritePin>
	                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001be0:	4821      	ldr	r0, [pc, #132]	@ (8001c68 <main+0x390>)
 8001be2:	f001 fec8 	bl	8003976 <HAL_GPIO_WritePin>
 8001be6:	e052      	b.n	8001c8e <main+0x3b6>
	              }
	              else if(rx_data == 'o')
 8001be8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c58 <main+0x380>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	2b6f      	cmp	r3, #111	@ 0x6f
 8001bee:	d141      	bne.n	8001c74 <main+0x39c>
	              {
	            	  printf("center\r\n");
 8001bf0:	481c      	ldr	r0, [pc, #112]	@ (8001c64 <main+0x38c>)
 8001bf2:	f005 f8ad 	bl	8006d50 <puts>
	                  pos_left = 75;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <main+0x34c>)
 8001bf8:	224b      	movs	r2, #75	@ 0x4b
 8001bfa:	701a      	strb	r2, [r3, #0]
	                  pos_right = 75;
 8001bfc:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <main+0x348>)
 8001bfe:	224b      	movs	r2, #75	@ 0x4b
 8001c00:	701a      	strb	r2, [r3, #0]
 8001c02:	e044      	b.n	8001c8e <main+0x3b6>
 8001c04:	20000278 	.word	0x20000278
 8001c08:	08009050 	.word	0x08009050
 8001c0c:	08009070 	.word	0x08009070
 8001c10:	080090a8 	.word	0x080090a8
 8001c14:	080090bc 	.word	0x080090bc
 8001c18:	200002c0 	.word	0x200002c0
 8001c1c:	20000308 	.word	0x20000308
 8001c20:	20000000 	.word	0x20000000
 8001c24:	20000001 	.word	0x20000001
 8001c28:	080090d0 	.word	0x080090d0
 8001c2c:	080090e8 	.word	0x080090e8
 8001c30:	08009120 	.word	0x08009120
 8001c34:	08009148 	.word	0x08009148
 8001c38:	08009160 	.word	0x08009160
 8001c3c:	08009174 	.word	0x08009174
 8001c40:	200001f4 	.word	0x200001f4
 8001c44:	2000039c 	.word	0x2000039c
 8001c48:	8d3dcb09 	.word	0x8d3dcb09
 8001c4c:	200003a0 	.word	0x200003a0
 8001c50:	08009190 	.word	0x08009190
 8001c54:	200003a4 	.word	0x200003a4
 8001c58:	20000398 	.word	0x20000398
 8001c5c:	20000350 	.word	0x20000350
 8001c60:	080091a4 	.word	0x080091a4
 8001c64:	080091c8 	.word	0x080091c8
 8001c68:	40011000 	.word	0x40011000
 8001c6c:	080091d0 	.word	0x080091d0
 8001c70:	080091d8 	.word	0x080091d8
	              }
	              else if(rx_data == 'p')
 8001c74:	4b4f      	ldr	r3, [pc, #316]	@ (8001db4 <main+0x4dc>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b70      	cmp	r3, #112	@ 0x70
 8001c7a:	d108      	bne.n	8001c8e <main+0x3b6>
	              {
	            	  printf("center\r\n");
 8001c7c:	484e      	ldr	r0, [pc, #312]	@ (8001db8 <main+0x4e0>)
 8001c7e:	f005 f867 	bl	8006d50 <puts>
	                  pos_left = 75;
 8001c82:	4b4e      	ldr	r3, [pc, #312]	@ (8001dbc <main+0x4e4>)
 8001c84:	224b      	movs	r2, #75	@ 0x4b
 8001c86:	701a      	strb	r2, [r3, #0]
	                  pos_right = 75;
 8001c88:	4b4d      	ldr	r3, [pc, #308]	@ (8001dc0 <main+0x4e8>)
 8001c8a:	224b      	movs	r2, #75	@ 0x4b
 8001c8c:	701a      	strb	r2, [r3, #0]
	              }

	              // PWM   
	              __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pos_right);
 8001c8e:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc0 <main+0x4e8>)
 8001c90:	781a      	ldrb	r2, [r3, #0]
 8001c92:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc4 <main+0x4ec>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	635a      	str	r2, [r3, #52]	@ 0x34
	              __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pos_left);
 8001c98:	4b48      	ldr	r3, [pc, #288]	@ (8001dbc <main+0x4e4>)
 8001c9a:	781a      	ldrb	r2, [r3, #0]
 8001c9c:	4b4a      	ldr	r3, [pc, #296]	@ (8001dc8 <main+0x4f0>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	635a      	str	r2, [r3, #52]	@ 0x34

	              printf("Pan: %d, Tilt: %d\r\n", pos_right, pos_left);
 8001ca2:	4b47      	ldr	r3, [pc, #284]	@ (8001dc0 <main+0x4e8>)
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4b44      	ldr	r3, [pc, #272]	@ (8001dbc <main+0x4e4>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	461a      	mov	r2, r3
 8001cae:	4847      	ldr	r0, [pc, #284]	@ (8001dcc <main+0x4f4>)
 8001cb0:	f004 ffe6 	bl	8006c80 <iprintf>
	        }

	        /* Start ADC conversion */
	        	    HAL_ADC_Start(&hadc1);
 8001cb4:	4846      	ldr	r0, [pc, #280]	@ (8001dd0 <main+0x4f8>)
 8001cb6:	f000 ff87 	bl	8002bc8 <HAL_ADC_Start>

	        	    /* Wait for conversion to complete */
	        	    if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8001cba:	2164      	movs	r1, #100	@ 0x64
 8001cbc:	4844      	ldr	r0, [pc, #272]	@ (8001dd0 <main+0x4f8>)
 8001cbe:	f001 f85d 	bl	8002d7c <HAL_ADC_PollForConversion>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d16e      	bne.n	8001da6 <main+0x4ce>
	        	    {
	        	      /* Get ADC value */
	        	      adc_value = HAL_ADC_GetValue(&hadc1);
 8001cc8:	4841      	ldr	r0, [pc, #260]	@ (8001dd0 <main+0x4f8>)
 8001cca:	f001 f95d 	bl	8002f88 <HAL_ADC_GetValue>
 8001cce:	60b8      	str	r0, [r7, #8]

	        	      /* Convert ADC value to voltage (3.3V reference, 12-bit ADC) */
	        	      voltage = (adc_value * 3.3f) / 4095.0f;
 8001cd0:	68b8      	ldr	r0, [r7, #8]
 8001cd2:	f7fe ff8f 	bl	8000bf4 <__aeabi_ui2f>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	493e      	ldr	r1, [pc, #248]	@ (8001dd4 <main+0x4fc>)
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe ffe2 	bl	8000ca4 <__aeabi_fmul>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	493d      	ldr	r1, [pc, #244]	@ (8001dd8 <main+0x500>)
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff f891 	bl	8000e0c <__aeabi_fdiv>
 8001cea:	4603      	mov	r3, r0
 8001cec:	607b      	str	r3, [r7, #4]

	        	      /* Print results */
	        	      printf("[%lu] CDS ADC Value: %lu, Voltage: %.3fV\r\n",counter++, adc_value, voltage);
 8001cee:	68fc      	ldr	r4, [r7, #12]
 8001cf0:	1c63      	adds	r3, r4, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f7fe fb97 	bl	8000428 <__aeabi_f2d>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	e9cd 2300 	strd	r2, r3, [sp]
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	4621      	mov	r1, r4
 8001d06:	4835      	ldr	r0, [pc, #212]	@ (8001ddc <main+0x504>)
 8001d08:	f004 ffba 	bl	8006c80 <iprintf>

	        	      /* CDS       */
	        	      if (voltage < 0.5f)
 8001d0c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff f965 	bl	8000fe0 <__aeabi_fcmplt>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d003      	beq.n	8001d24 <main+0x44c>
	        	      {
	        	        printf("       Light Level: Very Dark\r\n");
 8001d1c:	4830      	ldr	r0, [pc, #192]	@ (8001de0 <main+0x508>)
 8001d1e:	f005 f817 	bl	8006d50 <puts>
 8001d22:	e03d      	b.n	8001da0 <main+0x4c8>
	        	      }
	        	      else if (voltage < 1.0f)
 8001d24:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff f959 	bl	8000fe0 <__aeabi_fcmplt>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <main+0x464>
	        	      {
	        	        printf("       Light Level: Dark\r\n");
 8001d34:	482b      	ldr	r0, [pc, #172]	@ (8001de4 <main+0x50c>)
 8001d36:	f005 f80b 	bl	8006d50 <puts>
 8001d3a:	e031      	b.n	8001da0 <main+0x4c8>
	        	      }
	        	      else if (voltage < 2.0f)
 8001d3c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff f94d 	bl	8000fe0 <__aeabi_fcmplt>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d00f      	beq.n	8001d6c <main+0x494>
	        	      {
	        	        printf("       Light Level: Medium\r\n");
 8001d4c:	4826      	ldr	r0, [pc, #152]	@ (8001de8 <main+0x510>)
 8001d4e:	f004 ffff 	bl	8006d50 <puts>
		                  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d58:	4824      	ldr	r0, [pc, #144]	@ (8001dec <main+0x514>)
 8001d5a:	f001 fe0c 	bl	8003976 <HAL_GPIO_WritePin>
		                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d64:	4821      	ldr	r0, [pc, #132]	@ (8001dec <main+0x514>)
 8001d66:	f001 fe06 	bl	8003976 <HAL_GPIO_WritePin>
 8001d6a:	e019      	b.n	8001da0 <main+0x4c8>
	        	      }
	        	      else if (voltage < 2.5f)
 8001d6c:	4920      	ldr	r1, [pc, #128]	@ (8001df0 <main+0x518>)
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff f936 	bl	8000fe0 <__aeabi_fcmplt>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d003      	beq.n	8001d82 <main+0x4aa>
	        	      {
	        	        printf("       Light Level: Bright\r\n");
 8001d7a:	481e      	ldr	r0, [pc, #120]	@ (8001df4 <main+0x51c>)
 8001d7c:	f004 ffe8 	bl	8006d50 <puts>
 8001d80:	e00e      	b.n	8001da0 <main+0x4c8>
	        	      }
	        	      else
	        	      {
	        	        printf("       Light Level: Very Bright\r\n");
 8001d82:	481d      	ldr	r0, [pc, #116]	@ (8001df8 <main+0x520>)
 8001d84:	f004 ffe4 	bl	8006d50 <puts>
		                  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001d8e:	4817      	ldr	r0, [pc, #92]	@ (8001dec <main+0x514>)
 8001d90:	f001 fdf1 	bl	8003976 <HAL_GPIO_WritePin>
		                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d9a:	4814      	ldr	r0, [pc, #80]	@ (8001dec <main+0x514>)
 8001d9c:	f001 fdeb 	bl	8003976 <HAL_GPIO_WritePin>
	        	      }
	        	      printf("\r\n");
 8001da0:	4816      	ldr	r0, [pc, #88]	@ (8001dfc <main+0x524>)
 8001da2:	f004 ffd5 	bl	8006d50 <puts>
	        	    }

	        	    /* Stop ADC */
	        	    HAL_ADC_Stop(&hadc1);
 8001da6:	480a      	ldr	r0, [pc, #40]	@ (8001dd0 <main+0x4f8>)
 8001da8:	f000 ffbc 	bl	8002d24 <HAL_ADC_Stop>
//	        if(HAL_UART_Receive(&huart2, &ch, sizeof(ch), 10) == HAL_OK)
//	            {



	              HAL_Delay(100);
 8001dac:	2064      	movs	r0, #100	@ 0x64
 8001dae:	f000 fe0f 	bl	80029d0 <HAL_Delay>
	        trig();
 8001db2:	e5ef      	b.n	8001994 <main+0xbc>
 8001db4:	20000398 	.word	0x20000398
 8001db8:	080091c8 	.word	0x080091c8
 8001dbc:	20000001 	.word	0x20000001
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	200002c0 	.word	0x200002c0
 8001dc8:	20000308 	.word	0x20000308
 8001dcc:	080091e0 	.word	0x080091e0
 8001dd0:	200001f4 	.word	0x200001f4
 8001dd4:	40533333 	.word	0x40533333
 8001dd8:	457ff000 	.word	0x457ff000
 8001ddc:	080091f4 	.word	0x080091f4
 8001de0:	08009220 	.word	0x08009220
 8001de4:	08009240 	.word	0x08009240
 8001de8:	0800925c 	.word	0x0800925c
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40200000 	.word	0x40200000
 8001df4:	08009278 	.word	0x08009278
 8001df8:	08009294 	.word	0x08009294
 8001dfc:	08008ff8 	.word	0x08008ff8

08001e00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b094      	sub	sp, #80	@ 0x50
 8001e04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e06:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e0a:	2228      	movs	r2, #40	@ 0x28
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f005 f8a0 	bl	8006f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e30:	2302      	movs	r3, #2
 8001e32:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e34:	2301      	movs	r3, #1
 8001e36:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e38:	2310      	movs	r3, #16
 8001e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001e40:	2300      	movs	r3, #0
 8001e42:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001e44:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f002 fb96 	bl	8004580 <HAL_RCC_OscConfig>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001e5a:	f000 fab1 	bl	80023c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e5e:	230f      	movs	r3, #15
 8001e60:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e62:	2302      	movs	r3, #2
 8001e64:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e6e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	2102      	movs	r1, #2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f002 fe02 	bl	8004a84 <HAL_RCC_ClockConfig>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001e86:	f000 fa9b 	bl	80023c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001e8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e92:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	4618      	mov	r0, r3
 8001e98:	f002 ff82 	bl	8004da0 <HAL_RCCEx_PeriphCLKConfig>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001ea2:	f000 fa8d 	bl	80023c0 <Error_Handler>
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	3750      	adds	r7, #80	@ 0x50
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eb6:	1d3b      	adds	r3, r7, #4
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ec0:	4b18      	ldr	r3, [pc, #96]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001ec2:	4a19      	ldr	r2, [pc, #100]	@ (8001f28 <MX_ADC1_Init+0x78>)
 8001ec4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ec6:	4b17      	ldr	r3, [pc, #92]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ecc:	4b15      	ldr	r3, [pc, #84]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ed2:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ed8:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001eda:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001ede:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ee0:	4b10      	ldr	r3, [pc, #64]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001eec:	480d      	ldr	r0, [pc, #52]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001eee:	f000 fd93 	bl	8002a18 <HAL_ADC_Init>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001ef8:	f000 fa62 	bl	80023c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001efc:	230a      	movs	r3, #10
 8001efe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f00:	2301      	movs	r3, #1
 8001f02:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001f04:	2302      	movs	r3, #2
 8001f06:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	4805      	ldr	r0, [pc, #20]	@ (8001f24 <MX_ADC1_Init+0x74>)
 8001f0e:	f001 f847 	bl	8002fa0 <HAL_ADC_ConfigChannel>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001f18:	f000 fa52 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f1c:	bf00      	nop
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	200001f4 	.word	0x200001f4
 8001f28:	40012400 	.word	0x40012400

08001f2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f30:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f32:	4a13      	ldr	r2, [pc, #76]	@ (8001f80 <MX_I2C1_Init+0x54>)
 8001f34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f36:	4b11      	ldr	r3, [pc, #68]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f38:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <MX_I2C1_Init+0x58>)
 8001f3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f42:	4b0e      	ldr	r3, [pc, #56]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f48:	4b0c      	ldr	r3, [pc, #48]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f50:	4b0a      	ldr	r3, [pc, #40]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f56:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f5c:	4b07      	ldr	r3, [pc, #28]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f62:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f68:	4804      	ldr	r0, [pc, #16]	@ (8001f7c <MX_I2C1_Init+0x50>)
 8001f6a:	f001 fd3f 	bl	80039ec <HAL_I2C_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f74:	f000 fa24 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000224 	.word	0x20000224
 8001f80:	40005400 	.word	0x40005400
 8001f84:	000186a0 	.word	0x000186a0

08001f88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f8e:	f107 0308 	add.w	r3, r7, #8
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]
 8001f9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fa4:	4b1e      	ldr	r3, [pc, #120]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8002024 <MX_TIM1_Init+0x9c>)
 8001fa8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 8001faa:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fac:	223f      	movs	r2, #63	@ 0x3f
 8001fae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fb8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fbc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fbe:	4b18      	ldr	r3, [pc, #96]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fc4:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fca:	4b15      	ldr	r3, [pc, #84]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fcc:	2280      	movs	r2, #128	@ 0x80
 8001fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fd0:	4813      	ldr	r0, [pc, #76]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fd2:	f003 f851 	bl	8005078 <HAL_TIM_Base_Init>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001fdc:	f000 f9f0 	bl	80023c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fe4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001fe6:	f107 0308 	add.w	r3, r7, #8
 8001fea:	4619      	mov	r1, r3
 8001fec:	480c      	ldr	r0, [pc, #48]	@ (8002020 <MX_TIM1_Init+0x98>)
 8001fee:	f003 fa99 	bl	8005524 <HAL_TIM_ConfigClockSource>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001ff8:	f000 f9e2 	bl	80023c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002000:	2300      	movs	r3, #0
 8002002:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002004:	463b      	mov	r3, r7
 8002006:	4619      	mov	r1, r3
 8002008:	4805      	ldr	r0, [pc, #20]	@ (8002020 <MX_TIM1_Init+0x98>)
 800200a:	f003 fe03 	bl	8005c14 <HAL_TIMEx_MasterConfigSynchronization>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002014:	f000 f9d4 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002018:	bf00      	nop
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000278 	.word	0x20000278
 8002024:	40012c00 	.word	0x40012c00

08002028 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08e      	sub	sp, #56	@ 0x38
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800202e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	f107 0320 	add.w	r3, r7, #32
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
 8002054:	615a      	str	r2, [r3, #20]
 8002056:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002058:	4b2d      	ldr	r3, [pc, #180]	@ (8002110 <MX_TIM2_Init+0xe8>)
 800205a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800205e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1279;
 8002060:	4b2b      	ldr	r3, [pc, #172]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002062:	f240 42ff 	movw	r2, #1279	@ 0x4ff
 8002066:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002068:	4b29      	ldr	r3, [pc, #164]	@ (8002110 <MX_TIM2_Init+0xe8>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800206e:	4b28      	ldr	r3, [pc, #160]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002070:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002074:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002076:	4b26      	ldr	r3, [pc, #152]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800207c:	4b24      	ldr	r3, [pc, #144]	@ (8002110 <MX_TIM2_Init+0xe8>)
 800207e:	2200      	movs	r2, #0
 8002080:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002082:	4823      	ldr	r0, [pc, #140]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002084:	f002 fff8 	bl	8005078 <HAL_TIM_Base_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800208e:	f000 f997 	bl	80023c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002098:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800209c:	4619      	mov	r1, r3
 800209e:	481c      	ldr	r0, [pc, #112]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020a0:	f003 fa40 	bl	8005524 <HAL_TIM_ConfigClockSource>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80020aa:	f000 f989 	bl	80023c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80020ae:	4818      	ldr	r0, [pc, #96]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020b0:	f003 f87c 	bl	80051ac <HAL_TIM_PWM_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80020ba:	f000 f981 	bl	80023c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020be:	2300      	movs	r3, #0
 80020c0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020c6:	f107 0320 	add.w	r3, r7, #32
 80020ca:	4619      	mov	r1, r3
 80020cc:	4810      	ldr	r0, [pc, #64]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020ce:	f003 fda1 	bl	8005c14 <HAL_TIMEx_MasterConfigSynchronization>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80020d8:	f000 f972 	bl	80023c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020dc:	2360      	movs	r3, #96	@ 0x60
 80020de:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020e4:	2300      	movs	r3, #0
 80020e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020e8:	2300      	movs	r3, #0
 80020ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020ec:	1d3b      	adds	r3, r7, #4
 80020ee:	2200      	movs	r2, #0
 80020f0:	4619      	mov	r1, r3
 80020f2:	4807      	ldr	r0, [pc, #28]	@ (8002110 <MX_TIM2_Init+0xe8>)
 80020f4:	f003 f954 	bl	80053a0 <HAL_TIM_PWM_ConfigChannel>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80020fe:	f000 f95f 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002102:	4803      	ldr	r0, [pc, #12]	@ (8002110 <MX_TIM2_Init+0xe8>)
 8002104:	f000 fa52 	bl	80025ac <HAL_TIM_MspPostInit>

}
 8002108:	bf00      	nop
 800210a:	3738      	adds	r7, #56	@ 0x38
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200002c0 	.word	0x200002c0

08002114 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08e      	sub	sp, #56	@ 0x38
 8002118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800211a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002128:	f107 0320 	add.w	r3, r7, #32
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
 8002140:	615a      	str	r2, [r3, #20]
 8002142:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002144:	4b2d      	ldr	r3, [pc, #180]	@ (80021fc <MX_TIM3_Init+0xe8>)
 8002146:	4a2e      	ldr	r2, [pc, #184]	@ (8002200 <MX_TIM3_Init+0xec>)
 8002148:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1279;
 800214a:	4b2c      	ldr	r3, [pc, #176]	@ (80021fc <MX_TIM3_Init+0xe8>)
 800214c:	f240 42ff 	movw	r2, #1279	@ 0x4ff
 8002150:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002152:	4b2a      	ldr	r3, [pc, #168]	@ (80021fc <MX_TIM3_Init+0xe8>)
 8002154:	2200      	movs	r2, #0
 8002156:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002158:	4b28      	ldr	r3, [pc, #160]	@ (80021fc <MX_TIM3_Init+0xe8>)
 800215a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800215e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002160:	4b26      	ldr	r3, [pc, #152]	@ (80021fc <MX_TIM3_Init+0xe8>)
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002166:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <MX_TIM3_Init+0xe8>)
 8002168:	2200      	movs	r2, #0
 800216a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800216c:	4823      	ldr	r0, [pc, #140]	@ (80021fc <MX_TIM3_Init+0xe8>)
 800216e:	f002 ff83 	bl	8005078 <HAL_TIM_Base_Init>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002178:	f000 f922 	bl	80023c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800217c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002180:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002182:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002186:	4619      	mov	r1, r3
 8002188:	481c      	ldr	r0, [pc, #112]	@ (80021fc <MX_TIM3_Init+0xe8>)
 800218a:	f003 f9cb 	bl	8005524 <HAL_TIM_ConfigClockSource>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8002194:	f000 f914 	bl	80023c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002198:	4818      	ldr	r0, [pc, #96]	@ (80021fc <MX_TIM3_Init+0xe8>)
 800219a:	f003 f807 	bl	80051ac <HAL_TIM_PWM_Init>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80021a4:	f000 f90c 	bl	80023c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a8:	2300      	movs	r3, #0
 80021aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021b0:	f107 0320 	add.w	r3, r7, #32
 80021b4:	4619      	mov	r1, r3
 80021b6:	4811      	ldr	r0, [pc, #68]	@ (80021fc <MX_TIM3_Init+0xe8>)
 80021b8:	f003 fd2c 	bl	8005c14 <HAL_TIMEx_MasterConfigSynchronization>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80021c2:	f000 f8fd 	bl	80023c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c6:	2360      	movs	r3, #96	@ 0x60
 80021c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021d2:	2300      	movs	r3, #0
 80021d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	2200      	movs	r2, #0
 80021da:	4619      	mov	r1, r3
 80021dc:	4807      	ldr	r0, [pc, #28]	@ (80021fc <MX_TIM3_Init+0xe8>)
 80021de:	f003 f8df 	bl	80053a0 <HAL_TIM_PWM_ConfigChannel>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80021e8:	f000 f8ea 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021ec:	4803      	ldr	r0, [pc, #12]	@ (80021fc <MX_TIM3_Init+0xe8>)
 80021ee:	f000 f9dd 	bl	80025ac <HAL_TIM_MspPostInit>

}
 80021f2:	bf00      	nop
 80021f4:	3738      	adds	r7, #56	@ 0x38
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000308 	.word	0x20000308
 8002200:	40000400 	.word	0x40000400

08002204 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002208:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <MX_USART2_UART_Init+0x50>)
 800220c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800220e:	4b10      	ldr	r3, [pc, #64]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 8002210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002214:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002216:	4b0e      	ldr	r3, [pc, #56]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800221c:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 800221e:	2200      	movs	r2, #0
 8002220:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002222:	4b0b      	ldr	r3, [pc, #44]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 8002224:	2200      	movs	r2, #0
 8002226:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002228:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 800222a:	220c      	movs	r2, #12
 800222c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800222e:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 8002230:	2200      	movs	r2, #0
 8002232:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002234:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 8002236:	2200      	movs	r2, #0
 8002238:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800223a:	4805      	ldr	r0, [pc, #20]	@ (8002250 <MX_USART2_UART_Init+0x4c>)
 800223c:	f003 fd48 	bl	8005cd0 <HAL_UART_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002246:	f000 f8bb 	bl	80023c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000350 	.word	0x20000350
 8002254:	40004400 	.word	0x40004400

08002258 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225e:	f107 0310 	add.w	r3, r7, #16
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
 8002266:	605a      	str	r2, [r3, #4]
 8002268:	609a      	str	r2, [r3, #8]
 800226a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800226c:	4b4f      	ldr	r3, [pc, #316]	@ (80023ac <MX_GPIO_Init+0x154>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	4a4e      	ldr	r2, [pc, #312]	@ (80023ac <MX_GPIO_Init+0x154>)
 8002272:	f043 0310 	orr.w	r3, r3, #16
 8002276:	6193      	str	r3, [r2, #24]
 8002278:	4b4c      	ldr	r3, [pc, #304]	@ (80023ac <MX_GPIO_Init+0x154>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002284:	4b49      	ldr	r3, [pc, #292]	@ (80023ac <MX_GPIO_Init+0x154>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	4a48      	ldr	r2, [pc, #288]	@ (80023ac <MX_GPIO_Init+0x154>)
 800228a:	f043 0320 	orr.w	r3, r3, #32
 800228e:	6193      	str	r3, [r2, #24]
 8002290:	4b46      	ldr	r3, [pc, #280]	@ (80023ac <MX_GPIO_Init+0x154>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	f003 0320 	and.w	r3, r3, #32
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800229c:	4b43      	ldr	r3, [pc, #268]	@ (80023ac <MX_GPIO_Init+0x154>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	4a42      	ldr	r2, [pc, #264]	@ (80023ac <MX_GPIO_Init+0x154>)
 80022a2:	f043 0304 	orr.w	r3, r3, #4
 80022a6:	6193      	str	r3, [r2, #24]
 80022a8:	4b40      	ldr	r3, [pc, #256]	@ (80023ac <MX_GPIO_Init+0x154>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b4:	4b3d      	ldr	r3, [pc, #244]	@ (80023ac <MX_GPIO_Init+0x154>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4a3c      	ldr	r2, [pc, #240]	@ (80023ac <MX_GPIO_Init+0x154>)
 80022ba:	f043 0308 	orr.w	r3, r3, #8
 80022be:	6193      	str	r3, [r2, #24]
 80022c0:	4b3a      	ldr	r3, [pc, #232]	@ (80023ac <MX_GPIO_Init+0x154>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f003 0308 	and.w	r3, r3, #8
 80022c8:	603b      	str	r3, [r7, #0]
 80022ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG2_Pin|LBF_Pin|LFB_Pin, GPIO_PIN_RESET);
 80022cc:	2200      	movs	r2, #0
 80022ce:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 80022d2:	4837      	ldr	r0, [pc, #220]	@ (80023b0 <MX_GPIO_Init+0x158>)
 80022d4:	f001 fb4f 	bl	8003976 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 80022d8:	2200      	movs	r2, #0
 80022da:	f44f 61e7 	mov.w	r1, #1848	@ 0x738
 80022de:	4835      	ldr	r0, [pc, #212]	@ (80023b4 <MX_GPIO_Init+0x15c>)
 80022e0:	f001 fb49 	bl	8003976 <HAL_GPIO_WritePin>
                          |RBF_Pin|RBB_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRIG1_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 80022e4:	2200      	movs	r2, #0
 80022e6:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 80022ea:	4833      	ldr	r0, [pc, #204]	@ (80023b8 <MX_GPIO_Init+0x160>)
 80022ec:	f001 fb43 	bl	8003976 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80022f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022f6:	4b31      	ldr	r3, [pc, #196]	@ (80023bc <MX_GPIO_Init+0x164>)
 80022f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80022fe:	f107 0310 	add.w	r3, r7, #16
 8002302:	4619      	mov	r1, r3
 8002304:	482c      	ldr	r0, [pc, #176]	@ (80023b8 <MX_GPIO_Init+0x160>)
 8002306:	f001 f99b 	bl	8003640 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO2_Pin */
  GPIO_InitStruct.Pin = ECHO2_Pin;
 800230a:	2310      	movs	r3, #16
 800230c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO2_GPIO_Port, &GPIO_InitStruct);
 8002316:	f107 0310 	add.w	r3, r7, #16
 800231a:	4619      	mov	r1, r3
 800231c:	4824      	ldr	r0, [pc, #144]	@ (80023b0 <MX_GPIO_Init+0x158>)
 800231e:	f001 f98f 	bl	8003640 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TRIG2_Pin LBF_Pin LFB_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TRIG2_Pin|LBF_Pin|LFB_Pin;
 8002322:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 8002326:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002328:	2301      	movs	r3, #1
 800232a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2302      	movs	r3, #2
 8002332:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	4619      	mov	r1, r3
 800233a:	481d      	ldr	r0, [pc, #116]	@ (80023b0 <MX_GPIO_Init+0x158>)
 800233c:	f001 f980 	bl	8003640 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO1_Pin */
  GPIO_InitStruct.Pin = ECHO1_Pin;
 8002340:	2301      	movs	r3, #1
 8002342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO1_GPIO_Port, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4818      	ldr	r0, [pc, #96]	@ (80023b4 <MX_GPIO_Init+0x15c>)
 8002354:	f001 f974 	bl	8003640 <HAL_GPIO_Init>

  /*Configure GPIO pins : LBB_Pin LFF_Pin RFF_Pin RFB_Pin
                           RBF_Pin RBB_Pin */
  GPIO_InitStruct.Pin = LBB_Pin|LFF_Pin|RFF_Pin|RFB_Pin
 8002358:	f44f 63e7 	mov.w	r3, #1848	@ 0x738
 800235c:	613b      	str	r3, [r7, #16]
                          |RBF_Pin|RBB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800235e:	2301      	movs	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002366:	2302      	movs	r3, #2
 8002368:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236a:	f107 0310 	add.w	r3, r7, #16
 800236e:	4619      	mov	r1, r3
 8002370:	4810      	ldr	r0, [pc, #64]	@ (80023b4 <MX_GPIO_Init+0x15c>)
 8002372:	f001 f965 	bl	8003640 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG1_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = TRIG1_Pin|LED1_Pin|LED2_Pin;
 8002376:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800237a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800237c:	2301      	movs	r3, #1
 800237e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002384:	2302      	movs	r3, #2
 8002386:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002388:	f107 0310 	add.w	r3, r7, #16
 800238c:	4619      	mov	r1, r3
 800238e:	480a      	ldr	r0, [pc, #40]	@ (80023b8 <MX_GPIO_Init+0x160>)
 8002390:	f001 f956 	bl	8003640 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	2100      	movs	r1, #0
 8002398:	2028      	movs	r0, #40	@ 0x28
 800239a:	f001 f91a 	bl	80035d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800239e:	2028      	movs	r0, #40	@ 0x28
 80023a0:	f001 f933 	bl	800360a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80023a4:	bf00      	nop
 80023a6:	3720      	adds	r7, #32
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40021000 	.word	0x40021000
 80023b0:	40010800 	.word	0x40010800
 80023b4:	40010c00 	.word	0x40010c00
 80023b8:	40011000 	.word	0x40011000
 80023bc:	10110000 	.word	0x10110000

080023c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023c4:	b672      	cpsid	i
}
 80023c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023c8:	bf00      	nop
 80023ca:	e7fd      	b.n	80023c8 <Error_Handler+0x8>

080023cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023d2:	4b15      	ldr	r3, [pc, #84]	@ (8002428 <HAL_MspInit+0x5c>)
 80023d4:	699b      	ldr	r3, [r3, #24]
 80023d6:	4a14      	ldr	r2, [pc, #80]	@ (8002428 <HAL_MspInit+0x5c>)
 80023d8:	f043 0301 	orr.w	r3, r3, #1
 80023dc:	6193      	str	r3, [r2, #24]
 80023de:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <HAL_MspInit+0x5c>)
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	f003 0301 	and.w	r3, r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
 80023e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <HAL_MspInit+0x5c>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002428 <HAL_MspInit+0x5c>)
 80023f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f4:	61d3      	str	r3, [r2, #28]
 80023f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <HAL_MspInit+0x5c>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023fe:	607b      	str	r3, [r7, #4]
 8002400:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HAL_MspInit+0x60>)
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002416:	60fb      	str	r3, [r7, #12]
 8002418:	4a04      	ldr	r2, [pc, #16]	@ (800242c <HAL_MspInit+0x60>)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800241e:	bf00      	nop
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	40021000 	.word	0x40021000
 800242c:	40010000 	.word	0x40010000

08002430 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 0310 	add.w	r3, r7, #16
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a14      	ldr	r2, [pc, #80]	@ (800249c <HAL_ADC_MspInit+0x6c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d121      	bne.n	8002494 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002450:	4b13      	ldr	r3, [pc, #76]	@ (80024a0 <HAL_ADC_MspInit+0x70>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	4a12      	ldr	r2, [pc, #72]	@ (80024a0 <HAL_ADC_MspInit+0x70>)
 8002456:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800245a:	6193      	str	r3, [r2, #24]
 800245c:	4b10      	ldr	r3, [pc, #64]	@ (80024a0 <HAL_ADC_MspInit+0x70>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002464:	60fb      	str	r3, [r7, #12]
 8002466:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002468:	4b0d      	ldr	r3, [pc, #52]	@ (80024a0 <HAL_ADC_MspInit+0x70>)
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <HAL_ADC_MspInit+0x70>)
 800246e:	f043 0310 	orr.w	r3, r3, #16
 8002472:	6193      	str	r3, [r2, #24]
 8002474:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <HAL_ADC_MspInit+0x70>)
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	f003 0310 	and.w	r3, r3, #16
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002480:	2301      	movs	r3, #1
 8002482:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002484:	2303      	movs	r3, #3
 8002486:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002488:	f107 0310 	add.w	r3, r7, #16
 800248c:	4619      	mov	r1, r3
 800248e:	4805      	ldr	r0, [pc, #20]	@ (80024a4 <HAL_ADC_MspInit+0x74>)
 8002490:	f001 f8d6 	bl	8003640 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002494:	bf00      	nop
 8002496:	3720      	adds	r7, #32
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40012400 	.word	0x40012400
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40011000 	.word	0x40011000

080024a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b088      	sub	sp, #32
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a15      	ldr	r2, [pc, #84]	@ (8002518 <HAL_I2C_MspInit+0x70>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d123      	bne.n	8002510 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c8:	4b14      	ldr	r3, [pc, #80]	@ (800251c <HAL_I2C_MspInit+0x74>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	4a13      	ldr	r2, [pc, #76]	@ (800251c <HAL_I2C_MspInit+0x74>)
 80024ce:	f043 0308 	orr.w	r3, r3, #8
 80024d2:	6193      	str	r3, [r2, #24]
 80024d4:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_I2C_MspInit+0x74>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024e0:	23c0      	movs	r3, #192	@ 0xc0
 80024e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024e4:	2312      	movs	r3, #18
 80024e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024e8:	2303      	movs	r3, #3
 80024ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	4619      	mov	r1, r3
 80024f2:	480b      	ldr	r0, [pc, #44]	@ (8002520 <HAL_I2C_MspInit+0x78>)
 80024f4:	f001 f8a4 	bl	8003640 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80024f8:	4b08      	ldr	r3, [pc, #32]	@ (800251c <HAL_I2C_MspInit+0x74>)
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	4a07      	ldr	r2, [pc, #28]	@ (800251c <HAL_I2C_MspInit+0x74>)
 80024fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002502:	61d3      	str	r3, [r2, #28]
 8002504:	4b05      	ldr	r3, [pc, #20]	@ (800251c <HAL_I2C_MspInit+0x74>)
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002510:	bf00      	nop
 8002512:	3720      	adds	r7, #32
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40005400 	.word	0x40005400
 800251c:	40021000 	.word	0x40021000
 8002520:	40010c00 	.word	0x40010c00

08002524 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002524:	b480      	push	{r7}
 8002526:	b087      	sub	sp, #28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1b      	ldr	r2, [pc, #108]	@ (80025a0 <HAL_TIM_Base_MspInit+0x7c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d10c      	bne.n	8002550 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002536:	4b1b      	ldr	r3, [pc, #108]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	4a1a      	ldr	r2, [pc, #104]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 800253c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002540:	6193      	str	r3, [r2, #24]
 8002542:	4b18      	ldr	r3, [pc, #96]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800254e:	e022      	b.n	8002596 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM2)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002558:	d10c      	bne.n	8002574 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800255a:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	4a11      	ldr	r2, [pc, #68]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	61d3      	str	r3, [r2, #28]
 8002566:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	693b      	ldr	r3, [r7, #16]
}
 8002572:	e010      	b.n	8002596 <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM3)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0b      	ldr	r2, [pc, #44]	@ (80025a8 <HAL_TIM_Base_MspInit+0x84>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d10b      	bne.n	8002596 <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800257e:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	4a08      	ldr	r2, [pc, #32]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 8002584:	f043 0302 	orr.w	r3, r3, #2
 8002588:	61d3      	str	r3, [r2, #28]
 800258a:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <HAL_TIM_Base_MspInit+0x80>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
}
 8002596:	bf00      	nop
 8002598:	371c      	adds	r7, #28
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr
 80025a0:	40012c00 	.word	0x40012c00
 80025a4:	40021000 	.word	0x40021000
 80025a8:	40000400 	.word	0x40000400

080025ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 0310 	add.w	r3, r7, #16
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ca:	d118      	bne.n	80025fe <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002640 <HAL_TIM_MspPostInit+0x94>)
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	4a1b      	ldr	r2, [pc, #108]	@ (8002640 <HAL_TIM_MspPostInit+0x94>)
 80025d2:	f043 0304 	orr.w	r3, r3, #4
 80025d6:	6193      	str	r3, [r2, #24]
 80025d8:	4b19      	ldr	r3, [pc, #100]	@ (8002640 <HAL_TIM_MspPostInit+0x94>)
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	f003 0304 	and.w	r3, r3, #4
 80025e0:	60fb      	str	r3, [r7, #12]
 80025e2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80025e4:	2301      	movs	r3, #1
 80025e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e8:	2302      	movs	r3, #2
 80025ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ec:	2302      	movs	r3, #2
 80025ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	4619      	mov	r1, r3
 80025f6:	4813      	ldr	r0, [pc, #76]	@ (8002644 <HAL_TIM_MspPostInit+0x98>)
 80025f8:	f001 f822 	bl	8003640 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025fc:	e01c      	b.n	8002638 <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a11      	ldr	r2, [pc, #68]	@ (8002648 <HAL_TIM_MspPostInit+0x9c>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d117      	bne.n	8002638 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002608:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <HAL_TIM_MspPostInit+0x94>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	4a0c      	ldr	r2, [pc, #48]	@ (8002640 <HAL_TIM_MspPostInit+0x94>)
 800260e:	f043 0304 	orr.w	r3, r3, #4
 8002612:	6193      	str	r3, [r2, #24]
 8002614:	4b0a      	ldr	r3, [pc, #40]	@ (8002640 <HAL_TIM_MspPostInit+0x94>)
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	f003 0304 	and.w	r3, r3, #4
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002620:	2340      	movs	r3, #64	@ 0x40
 8002622:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002624:	2302      	movs	r3, #2
 8002626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002628:	2302      	movs	r3, #2
 800262a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262c:	f107 0310 	add.w	r3, r7, #16
 8002630:	4619      	mov	r1, r3
 8002632:	4804      	ldr	r0, [pc, #16]	@ (8002644 <HAL_TIM_MspPostInit+0x98>)
 8002634:	f001 f804 	bl	8003640 <HAL_GPIO_Init>
}
 8002638:	bf00      	nop
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40021000 	.word	0x40021000
 8002644:	40010800 	.word	0x40010800
 8002648:	40000400 	.word	0x40000400

0800264c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a15      	ldr	r2, [pc, #84]	@ (80026bc <HAL_UART_MspInit+0x70>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d123      	bne.n	80026b4 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800266c:	4b14      	ldr	r3, [pc, #80]	@ (80026c0 <HAL_UART_MspInit+0x74>)
 800266e:	69db      	ldr	r3, [r3, #28]
 8002670:	4a13      	ldr	r2, [pc, #76]	@ (80026c0 <HAL_UART_MspInit+0x74>)
 8002672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002676:	61d3      	str	r3, [r2, #28]
 8002678:	4b11      	ldr	r3, [pc, #68]	@ (80026c0 <HAL_UART_MspInit+0x74>)
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002684:	4b0e      	ldr	r3, [pc, #56]	@ (80026c0 <HAL_UART_MspInit+0x74>)
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	4a0d      	ldr	r2, [pc, #52]	@ (80026c0 <HAL_UART_MspInit+0x74>)
 800268a:	f043 0304 	orr.w	r3, r3, #4
 800268e:	6193      	str	r3, [r2, #24]
 8002690:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <HAL_UART_MspInit+0x74>)
 8002692:	699b      	ldr	r3, [r3, #24]
 8002694:	f003 0304 	and.w	r3, r3, #4
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800269c:	230c      	movs	r3, #12
 800269e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a0:	2302      	movs	r3, #2
 80026a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a4:	2302      	movs	r3, #2
 80026a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a8:	f107 0310 	add.w	r3, r7, #16
 80026ac:	4619      	mov	r1, r3
 80026ae:	4805      	ldr	r0, [pc, #20]	@ (80026c4 <HAL_UART_MspInit+0x78>)
 80026b0:	f000 ffc6 	bl	8003640 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80026b4:	bf00      	nop
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40004400 	.word	0x40004400
 80026c0:	40021000 	.word	0x40021000
 80026c4:	40010800 	.word	0x40010800

080026c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026cc:	bf00      	nop
 80026ce:	e7fd      	b.n	80026cc <NMI_Handler+0x4>

080026d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d4:	bf00      	nop
 80026d6:	e7fd      	b.n	80026d4 <HardFault_Handler+0x4>

080026d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026dc:	bf00      	nop
 80026de:	e7fd      	b.n	80026dc <MemManage_Handler+0x4>

080026e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <BusFault_Handler+0x4>

080026e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e8:	b480      	push	{r7}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026ec:	bf00      	nop
 80026ee:	e7fd      	b.n	80026ec <UsageFault_Handler+0x4>

080026f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr

080026fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002700:	bf00      	nop
 8002702:	46bd      	mov	sp, r7
 8002704:	bc80      	pop	{r7}
 8002706:	4770      	bx	lr

08002708 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002718:	f000 f93e 	bl	8002998 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800271c:	bf00      	nop
 800271e:	bd80      	pop	{r7, pc}

08002720 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002724:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002728:	f001 f93e 	bl	80039a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800272c:	bf00      	nop
 800272e:	bd80      	pop	{r7, pc}

08002730 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return 1;
 8002734:	2301      	movs	r3, #1
}
 8002736:	4618      	mov	r0, r3
 8002738:	46bd      	mov	sp, r7
 800273a:	bc80      	pop	{r7}
 800273c:	4770      	bx	lr

0800273e <_kill>:

int _kill(int pid, int sig)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
 8002746:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002748:	f004 fc56 	bl	8006ff8 <__errno>
 800274c:	4603      	mov	r3, r0
 800274e:	2216      	movs	r2, #22
 8002750:	601a      	str	r2, [r3, #0]
  return -1;
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <_exit>:

void _exit (int status)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002766:	f04f 31ff 	mov.w	r1, #4294967295
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7ff ffe7 	bl	800273e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002770:	bf00      	nop
 8002772:	e7fd      	b.n	8002770 <_exit+0x12>

08002774 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	e00a      	b.n	800279c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002786:	f3af 8000 	nop.w
 800278a:	4601      	mov	r1, r0
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	1c5a      	adds	r2, r3, #1
 8002790:	60ba      	str	r2, [r7, #8]
 8002792:	b2ca      	uxtb	r2, r1
 8002794:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	3301      	adds	r3, #1
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	697a      	ldr	r2, [r7, #20]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	dbf0      	blt.n	8002786 <_read+0x12>
  }

  return len;
 80027a4:	687b      	ldr	r3, [r7, #4]
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b086      	sub	sp, #24
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
 80027be:	e009      	b.n	80027d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	1c5a      	adds	r2, r3, #1
 80027c4:	60ba      	str	r2, [r7, #8]
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fe fc31 	bl	8001030 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	3301      	adds	r3, #1
 80027d2:	617b      	str	r3, [r7, #20]
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	429a      	cmp	r2, r3
 80027da:	dbf1      	blt.n	80027c0 <_write+0x12>
  }
  return len;
 80027dc:	687b      	ldr	r3, [r7, #4]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <_close>:

int _close(int file)
{
 80027e6:	b480      	push	{r7}
 80027e8:	b083      	sub	sp, #12
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80027ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800280c:	605a      	str	r2, [r3, #4]
  return 0;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr

0800281a <_isatty>:

int _isatty(int file)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002822:	2301      	movs	r3, #1
}
 8002824:	4618      	mov	r0, r3
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800282e:	b480      	push	{r7}
 8002830:	b085      	sub	sp, #20
 8002832:	af00      	add	r7, sp, #0
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800283a:	2300      	movs	r3, #0
}
 800283c:	4618      	mov	r0, r3
 800283e:	3714      	adds	r7, #20
 8002840:	46bd      	mov	sp, r7
 8002842:	bc80      	pop	{r7}
 8002844:	4770      	bx	lr
	...

08002848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002850:	4a14      	ldr	r2, [pc, #80]	@ (80028a4 <_sbrk+0x5c>)
 8002852:	4b15      	ldr	r3, [pc, #84]	@ (80028a8 <_sbrk+0x60>)
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800285c:	4b13      	ldr	r3, [pc, #76]	@ (80028ac <_sbrk+0x64>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d102      	bne.n	800286a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002864:	4b11      	ldr	r3, [pc, #68]	@ (80028ac <_sbrk+0x64>)
 8002866:	4a12      	ldr	r2, [pc, #72]	@ (80028b0 <_sbrk+0x68>)
 8002868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800286a:	4b10      	ldr	r3, [pc, #64]	@ (80028ac <_sbrk+0x64>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	429a      	cmp	r2, r3
 8002876:	d207      	bcs.n	8002888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002878:	f004 fbbe 	bl	8006ff8 <__errno>
 800287c:	4603      	mov	r3, r0
 800287e:	220c      	movs	r2, #12
 8002880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002882:	f04f 33ff 	mov.w	r3, #4294967295
 8002886:	e009      	b.n	800289c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002888:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <_sbrk+0x64>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800288e:	4b07      	ldr	r3, [pc, #28]	@ (80028ac <_sbrk+0x64>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4413      	add	r3, r2
 8002896:	4a05      	ldr	r2, [pc, #20]	@ (80028ac <_sbrk+0x64>)
 8002898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800289a:	68fb      	ldr	r3, [r7, #12]
}
 800289c:	4618      	mov	r0, r3
 800289e:	3718      	adds	r7, #24
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	20005000 	.word	0x20005000
 80028a8:	00000400 	.word	0x00000400
 80028ac:	200003c0 	.word	0x200003c0
 80028b0:	20000518 	.word	0x20000518

080028b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80028c0:	f7ff fff8 	bl	80028b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028c4:	480b      	ldr	r0, [pc, #44]	@ (80028f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80028c6:	490c      	ldr	r1, [pc, #48]	@ (80028f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80028c8:	4a0c      	ldr	r2, [pc, #48]	@ (80028fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80028ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028cc:	e002      	b.n	80028d4 <LoopCopyDataInit>

080028ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028d2:	3304      	adds	r3, #4

080028d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d8:	d3f9      	bcc.n	80028ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028da:	4a09      	ldr	r2, [pc, #36]	@ (8002900 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80028dc:	4c09      	ldr	r4, [pc, #36]	@ (8002904 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028e0:	e001      	b.n	80028e6 <LoopFillZerobss>

080028e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028e4:	3204      	adds	r2, #4

080028e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e8:	d3fb      	bcc.n	80028e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028ea:	f004 fb8b 	bl	8007004 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80028ee:	f7fe fff3 	bl	80018d8 <main>
  bx lr
 80028f2:	4770      	bx	lr
  ldr r0, =_sdata
 80028f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80028fc:	0800967c 	.word	0x0800967c
  ldr r2, =_sbss
 8002900:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002904:	20000514 	.word	0x20000514

08002908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002908:	e7fe      	b.n	8002908 <ADC1_2_IRQHandler>
	...

0800290c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002910:	4b08      	ldr	r3, [pc, #32]	@ (8002934 <HAL_Init+0x28>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a07      	ldr	r2, [pc, #28]	@ (8002934 <HAL_Init+0x28>)
 8002916:	f043 0310 	orr.w	r3, r3, #16
 800291a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800291c:	2003      	movs	r0, #3
 800291e:	f000 fe4d 	bl	80035bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002922:	2000      	movs	r0, #0
 8002924:	f000 f808 	bl	8002938 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002928:	f7ff fd50 	bl	80023cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40022000 	.word	0x40022000

08002938 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002940:	4b12      	ldr	r3, [pc, #72]	@ (800298c <HAL_InitTick+0x54>)
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <HAL_InitTick+0x58>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	4619      	mov	r1, r3
 800294a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800294e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	4618      	mov	r0, r3
 8002958:	f000 fe65 	bl	8003626 <HAL_SYSTICK_Config>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e00e      	b.n	8002984 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b0f      	cmp	r3, #15
 800296a:	d80a      	bhi.n	8002982 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800296c:	2200      	movs	r2, #0
 800296e:	6879      	ldr	r1, [r7, #4]
 8002970:	f04f 30ff 	mov.w	r0, #4294967295
 8002974:	f000 fe2d 	bl	80035d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002978:	4a06      	ldr	r2, [pc, #24]	@ (8002994 <HAL_InitTick+0x5c>)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	e000      	b.n	8002984 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
}
 8002984:	4618      	mov	r0, r3
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}
 800298c:	20000004 	.word	0x20000004
 8002990:	2000000c 	.word	0x2000000c
 8002994:	20000008 	.word	0x20000008

08002998 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800299c:	4b05      	ldr	r3, [pc, #20]	@ (80029b4 <HAL_IncTick+0x1c>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b05      	ldr	r3, [pc, #20]	@ (80029b8 <HAL_IncTick+0x20>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4413      	add	r3, r2
 80029a8:	4a03      	ldr	r2, [pc, #12]	@ (80029b8 <HAL_IncTick+0x20>)
 80029aa:	6013      	str	r3, [r2, #0]
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr
 80029b4:	2000000c 	.word	0x2000000c
 80029b8:	200003c4 	.word	0x200003c4

080029bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0
  return uwTick;
 80029c0:	4b02      	ldr	r3, [pc, #8]	@ (80029cc <HAL_GetTick+0x10>)
 80029c2:	681b      	ldr	r3, [r3, #0]
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr
 80029cc:	200003c4 	.word	0x200003c4

080029d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029d8:	f7ff fff0 	bl	80029bc <HAL_GetTick>
 80029dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e8:	d005      	beq.n	80029f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002a14 <HAL_Delay+0x44>)
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	461a      	mov	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4413      	add	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029f6:	bf00      	nop
 80029f8:	f7ff ffe0 	bl	80029bc <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d8f7      	bhi.n	80029f8 <HAL_Delay+0x28>
  {
  }
}
 8002a08:	bf00      	nop
 8002a0a:	bf00      	nop
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	2000000c 	.word	0x2000000c

08002a18 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e0be      	b.n	8002bb8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d109      	bne.n	8002a5c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff fcea 	bl	8002430 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f000 fbf1 	bl	8003244 <ADC_ConversionStop_Disable>
 8002a62:	4603      	mov	r3, r0
 8002a64:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f040 8099 	bne.w	8002ba6 <HAL_ADC_Init+0x18e>
 8002a74:	7dfb      	ldrb	r3, [r7, #23]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f040 8095 	bne.w	8002ba6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a80:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a84:	f023 0302 	bic.w	r3, r3, #2
 8002a88:	f043 0202 	orr.w	r2, r3, #2
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a98:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7b1b      	ldrb	r3, [r3, #12]
 8002a9e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002aa0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ab0:	d003      	beq.n	8002aba <HAL_ADC_Init+0xa2>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d102      	bne.n	8002ac0 <HAL_ADC_Init+0xa8>
 8002aba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002abe:	e000      	b.n	8002ac2 <HAL_ADC_Init+0xaa>
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7d1b      	ldrb	r3, [r3, #20]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d119      	bne.n	8002b04 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	7b1b      	ldrb	r3, [r3, #12]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d109      	bne.n	8002aec <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	3b01      	subs	r3, #1
 8002ade:	035a      	lsls	r2, r3, #13
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ae8:	613b      	str	r3, [r7, #16]
 8002aea:	e00b      	b.n	8002b04 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af0:	f043 0220 	orr.w	r2, r3, #32
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afc:	f043 0201 	orr.w	r2, r3, #1
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	4b28      	ldr	r3, [pc, #160]	@ (8002bc0 <HAL_ADC_Init+0x1a8>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6812      	ldr	r2, [r2, #0]
 8002b26:	68b9      	ldr	r1, [r7, #8]
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b34:	d003      	beq.n	8002b3e <HAL_ADC_Init+0x126>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d104      	bne.n	8002b48 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	3b01      	subs	r3, #1
 8002b44:	051b      	lsls	r3, r3, #20
 8002b46:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	4b18      	ldr	r3, [pc, #96]	@ (8002bc4 <HAL_ADC_Init+0x1ac>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d10b      	bne.n	8002b84 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	f023 0303 	bic.w	r3, r3, #3
 8002b7a:	f043 0201 	orr.w	r2, r3, #1
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b82:	e018      	b.n	8002bb6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b88:	f023 0312 	bic.w	r3, r3, #18
 8002b8c:	f043 0210 	orr.w	r2, r3, #16
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b98:	f043 0201 	orr.w	r2, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ba4:	e007      	b.n	8002bb6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002baa:	f043 0210 	orr.w	r2, r3, #16
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	ffe1f7fd 	.word	0xffe1f7fd
 8002bc4:	ff1f0efe 	.word	0xff1f0efe

08002bc8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d101      	bne.n	8002be2 <HAL_ADC_Start+0x1a>
 8002bde:	2302      	movs	r3, #2
 8002be0:	e098      	b.n	8002d14 <HAL_ADC_Start+0x14c>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f000 fad0 	bl	8003190 <ADC_Enable>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002bf4:	7bfb      	ldrb	r3, [r7, #15]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f040 8087 	bne.w	8002d0a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c04:	f023 0301 	bic.w	r3, r3, #1
 8002c08:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a41      	ldr	r2, [pc, #260]	@ (8002d1c <HAL_ADC_Start+0x154>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d105      	bne.n	8002c26 <HAL_ADC_Start+0x5e>
 8002c1a:	4b41      	ldr	r3, [pc, #260]	@ (8002d20 <HAL_ADC_Start+0x158>)
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d115      	bne.n	8002c52 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d026      	beq.n	8002c8e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c44:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c48:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c50:	e01d      	b.n	8002c8e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a2f      	ldr	r2, [pc, #188]	@ (8002d20 <HAL_ADC_Start+0x158>)
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d004      	beq.n	8002c72 <HAL_ADC_Start+0xaa>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a2b      	ldr	r2, [pc, #172]	@ (8002d1c <HAL_ADC_Start+0x154>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10d      	bne.n	8002c8e <HAL_ADC_Start+0xc6>
 8002c72:	4b2b      	ldr	r3, [pc, #172]	@ (8002d20 <HAL_ADC_Start+0x158>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d007      	beq.n	8002c8e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c82:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c86:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d006      	beq.n	8002ca8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9e:	f023 0206 	bic.w	r2, r3, #6
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ca6:	e002      	b.n	8002cae <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f06f 0202 	mvn.w	r2, #2
 8002cbe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002cca:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002cce:	d113      	bne.n	8002cf8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002cd4:	4a11      	ldr	r2, [pc, #68]	@ (8002d1c <HAL_ADC_Start+0x154>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d105      	bne.n	8002ce6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002cda:	4b11      	ldr	r3, [pc, #68]	@ (8002d20 <HAL_ADC_Start+0x158>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d108      	bne.n	8002cf8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002cf4:	609a      	str	r2, [r3, #8]
 8002cf6:	e00c      	b.n	8002d12 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002d06:	609a      	str	r2, [r3, #8]
 8002d08:	e003      	b.n	8002d12 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40012800 	.word	0x40012800
 8002d20:	40012400 	.word	0x40012400

08002d24 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d101      	bne.n	8002d3e <HAL_ADC_Stop+0x1a>
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	e01a      	b.n	8002d74 <HAL_ADC_Stop+0x50>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 fa7c 	bl	8003244 <ADC_ConversionStop_Disable>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d109      	bne.n	8002d6a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d5e:	f023 0301 	bic.w	r3, r3, #1
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3710      	adds	r7, #16
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002d7c:	b590      	push	{r4, r7, lr}
 8002d7e:	b087      	sub	sp, #28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d86:	2300      	movs	r3, #0
 8002d88:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d92:	f7ff fe13 	bl	80029bc <HAL_GetTick>
 8002d96:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00b      	beq.n	8002dbe <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002daa:	f043 0220 	orr.w	r2, r3, #32
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e0d3      	b.n	8002f66 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d131      	bne.n	8002e30 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d12a      	bne.n	8002e30 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002dda:	e021      	b.n	8002e20 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de2:	d01d      	beq.n	8002e20 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d007      	beq.n	8002dfa <HAL_ADC_PollForConversion+0x7e>
 8002dea:	f7ff fde7 	bl	80029bc <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d212      	bcs.n	8002e20 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10b      	bne.n	8002e20 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0c:	f043 0204 	orr.w	r2, r3, #4
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e0a2      	b.n	8002f66 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0d6      	beq.n	8002ddc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002e2e:	e070      	b.n	8002f12 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002e30:	4b4f      	ldr	r3, [pc, #316]	@ (8002f70 <HAL_ADC_PollForConversion+0x1f4>)
 8002e32:	681c      	ldr	r4, [r3, #0]
 8002e34:	2002      	movs	r0, #2
 8002e36:	f002 f869 	bl	8004f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6919      	ldr	r1, [r3, #16]
 8002e46:	4b4b      	ldr	r3, [pc, #300]	@ (8002f74 <HAL_ADC_PollForConversion+0x1f8>)
 8002e48:	400b      	ands	r3, r1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d118      	bne.n	8002e80 <HAL_ADC_PollForConversion+0x104>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68d9      	ldr	r1, [r3, #12]
 8002e54:	4b48      	ldr	r3, [pc, #288]	@ (8002f78 <HAL_ADC_PollForConversion+0x1fc>)
 8002e56:	400b      	ands	r3, r1
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d111      	bne.n	8002e80 <HAL_ADC_PollForConversion+0x104>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6919      	ldr	r1, [r3, #16]
 8002e62:	4b46      	ldr	r3, [pc, #280]	@ (8002f7c <HAL_ADC_PollForConversion+0x200>)
 8002e64:	400b      	ands	r3, r1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d108      	bne.n	8002e7c <HAL_ADC_PollForConversion+0x100>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68d9      	ldr	r1, [r3, #12]
 8002e70:	4b43      	ldr	r3, [pc, #268]	@ (8002f80 <HAL_ADC_PollForConversion+0x204>)
 8002e72:	400b      	ands	r3, r1
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_ADC_PollForConversion+0x100>
 8002e78:	2314      	movs	r3, #20
 8002e7a:	e020      	b.n	8002ebe <HAL_ADC_PollForConversion+0x142>
 8002e7c:	2329      	movs	r3, #41	@ 0x29
 8002e7e:	e01e      	b.n	8002ebe <HAL_ADC_PollForConversion+0x142>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6919      	ldr	r1, [r3, #16]
 8002e86:	4b3d      	ldr	r3, [pc, #244]	@ (8002f7c <HAL_ADC_PollForConversion+0x200>)
 8002e88:	400b      	ands	r3, r1
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_ADC_PollForConversion+0x120>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68d9      	ldr	r1, [r3, #12]
 8002e94:	4b3a      	ldr	r3, [pc, #232]	@ (8002f80 <HAL_ADC_PollForConversion+0x204>)
 8002e96:	400b      	ands	r3, r1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d00d      	beq.n	8002eb8 <HAL_ADC_PollForConversion+0x13c>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6919      	ldr	r1, [r3, #16]
 8002ea2:	4b38      	ldr	r3, [pc, #224]	@ (8002f84 <HAL_ADC_PollForConversion+0x208>)
 8002ea4:	400b      	ands	r3, r1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d108      	bne.n	8002ebc <HAL_ADC_PollForConversion+0x140>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68d9      	ldr	r1, [r3, #12]
 8002eb0:	4b34      	ldr	r3, [pc, #208]	@ (8002f84 <HAL_ADC_PollForConversion+0x208>)
 8002eb2:	400b      	ands	r3, r1
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_ADC_PollForConversion+0x140>
 8002eb8:	2354      	movs	r3, #84	@ 0x54
 8002eba:	e000      	b.n	8002ebe <HAL_ADC_PollForConversion+0x142>
 8002ebc:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002ebe:	fb02 f303 	mul.w	r3, r2, r3
 8002ec2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002ec4:	e021      	b.n	8002f0a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ecc:	d01a      	beq.n	8002f04 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d007      	beq.n	8002ee4 <HAL_ADC_PollForConversion+0x168>
 8002ed4:	f7ff fd72 	bl	80029bc <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d20f      	bcs.n	8002f04 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d90b      	bls.n	8002f04 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef0:	f043 0204 	orr.w	r2, r3, #4
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e030      	b.n	8002f66 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	3301      	adds	r3, #1
 8002f08:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d8d9      	bhi.n	8002ec6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f06f 0212 	mvn.w	r2, #18
 8002f1a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f20:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002f32:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002f36:	d115      	bne.n	8002f64 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d111      	bne.n	8002f64 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d105      	bne.n	8002f64 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f5c:	f043 0201 	orr.w	r2, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	371c      	adds	r7, #28
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd90      	pop	{r4, r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	20000004 	.word	0x20000004
 8002f74:	24924924 	.word	0x24924924
 8002f78:	00924924 	.word	0x00924924
 8002f7c:	12492492 	.word	0x12492492
 8002f80:	00492492 	.word	0x00492492
 8002f84:	00249249 	.word	0x00249249

08002f88 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bc80      	pop	{r7}
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x20>
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	e0dc      	b.n	800317a <HAL_ADC_ConfigChannel+0x1da>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	2b06      	cmp	r3, #6
 8002fce:	d81c      	bhi.n	800300a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	4413      	add	r3, r2
 8002fe0:	3b05      	subs	r3, #5
 8002fe2:	221f      	movs	r2, #31
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	4019      	ands	r1, r3
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	6818      	ldr	r0, [r3, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3b05      	subs	r3, #5
 8002ffc:	fa00 f203 	lsl.w	r2, r0, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	635a      	str	r2, [r3, #52]	@ 0x34
 8003008:	e03c      	b.n	8003084 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b0c      	cmp	r3, #12
 8003010:	d81c      	bhi.n	800304c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4413      	add	r3, r2
 8003022:	3b23      	subs	r3, #35	@ 0x23
 8003024:	221f      	movs	r2, #31
 8003026:	fa02 f303 	lsl.w	r3, r2, r3
 800302a:	43db      	mvns	r3, r3
 800302c:	4019      	ands	r1, r3
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	3b23      	subs	r3, #35	@ 0x23
 800303e:	fa00 f203 	lsl.w	r2, r0, r3
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	631a      	str	r2, [r3, #48]	@ 0x30
 800304a:	e01b      	b.n	8003084 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	3b41      	subs	r3, #65	@ 0x41
 800305e:	221f      	movs	r2, #31
 8003060:	fa02 f303 	lsl.w	r3, r2, r3
 8003064:	43db      	mvns	r3, r3
 8003066:	4019      	ands	r1, r3
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	6818      	ldr	r0, [r3, #0]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	4413      	add	r3, r2
 8003076:	3b41      	subs	r3, #65	@ 0x41
 8003078:	fa00 f203 	lsl.w	r2, r0, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	430a      	orrs	r2, r1
 8003082:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	2b09      	cmp	r3, #9
 800308a:	d91c      	bls.n	80030c6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	68d9      	ldr	r1, [r3, #12]
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	4613      	mov	r3, r2
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	4413      	add	r3, r2
 800309c:	3b1e      	subs	r3, #30
 800309e:	2207      	movs	r2, #7
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	4019      	ands	r1, r3
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	6898      	ldr	r0, [r3, #8]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	4613      	mov	r3, r2
 80030b2:	005b      	lsls	r3, r3, #1
 80030b4:	4413      	add	r3, r2
 80030b6:	3b1e      	subs	r3, #30
 80030b8:	fa00 f203 	lsl.w	r2, r0, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	60da      	str	r2, [r3, #12]
 80030c4:	e019      	b.n	80030fa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	6919      	ldr	r1, [r3, #16]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	4613      	mov	r3, r2
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	4413      	add	r3, r2
 80030d6:	2207      	movs	r2, #7
 80030d8:	fa02 f303 	lsl.w	r3, r2, r3
 80030dc:	43db      	mvns	r3, r3
 80030de:	4019      	ands	r1, r3
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6898      	ldr	r0, [r3, #8]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	4613      	mov	r3, r2
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	4413      	add	r3, r2
 80030ee:	fa00 f203 	lsl.w	r2, r0, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2b10      	cmp	r3, #16
 8003100:	d003      	beq.n	800310a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003106:	2b11      	cmp	r3, #17
 8003108:	d132      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1d      	ldr	r2, [pc, #116]	@ (8003184 <HAL_ADC_ConfigChannel+0x1e4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d125      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d126      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003130:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2b10      	cmp	r3, #16
 8003138:	d11a      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800313a:	4b13      	ldr	r3, [pc, #76]	@ (8003188 <HAL_ADC_ConfigChannel+0x1e8>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a13      	ldr	r2, [pc, #76]	@ (800318c <HAL_ADC_ConfigChannel+0x1ec>)
 8003140:	fba2 2303 	umull	r2, r3, r2, r3
 8003144:	0c9a      	lsrs	r2, r3, #18
 8003146:	4613      	mov	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003150:	e002      	b.n	8003158 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	3b01      	subs	r3, #1
 8003156:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f9      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x1b2>
 800315e:	e007      	b.n	8003170 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003164:	f043 0220 	orr.w	r2, r3, #32
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003178:	7bfb      	ldrb	r3, [r7, #15]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr
 8003184:	40012400 	.word	0x40012400
 8003188:	20000004 	.word	0x20000004
 800318c:	431bde83 	.word	0x431bde83

08003190 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003198:	2300      	movs	r3, #0
 800319a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d040      	beq.n	8003230 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 0201 	orr.w	r2, r2, #1
 80031bc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031be:	4b1f      	ldr	r3, [pc, #124]	@ (800323c <ADC_Enable+0xac>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003240 <ADC_Enable+0xb0>)
 80031c4:	fba2 2303 	umull	r2, r3, r2, r3
 80031c8:	0c9b      	lsrs	r3, r3, #18
 80031ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80031cc:	e002      	b.n	80031d4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	3b01      	subs	r3, #1
 80031d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1f9      	bne.n	80031ce <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80031da:	f7ff fbef 	bl	80029bc <HAL_GetTick>
 80031de:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80031e0:	e01f      	b.n	8003222 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80031e2:	f7ff fbeb 	bl	80029bc <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d918      	bls.n	8003222 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d011      	beq.n	8003222 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003202:	f043 0210 	orr.w	r2, r3, #16
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320e:	f043 0201 	orr.w	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e007      	b.n	8003232 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b01      	cmp	r3, #1
 800322e:	d1d8      	bne.n	80031e2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003230:	2300      	movs	r3, #0
}
 8003232:	4618      	mov	r0, r3
 8003234:	3710      	adds	r7, #16
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	20000004 	.word	0x20000004
 8003240:	431bde83 	.word	0x431bde83

08003244 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b01      	cmp	r3, #1
 800325c:	d12e      	bne.n	80032bc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 0201 	bic.w	r2, r2, #1
 800326c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800326e:	f7ff fba5 	bl	80029bc <HAL_GetTick>
 8003272:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003274:	e01b      	b.n	80032ae <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003276:	f7ff fba1 	bl	80029bc <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d914      	bls.n	80032ae <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b01      	cmp	r3, #1
 8003290:	d10d      	bne.n	80032ae <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003296:	f043 0210 	orr.w	r2, r3, #16
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a2:	f043 0201 	orr.w	r2, r3, #1
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e007      	b.n	80032be <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d0dc      	beq.n	8003276 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
	...

080032c8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80032c8:	b590      	push	{r4, r7, lr}
 80032ca:	b087      	sub	sp, #28
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d101      	bne.n	80032e6 <HAL_ADCEx_Calibration_Start+0x1e>
 80032e2:	2302      	movs	r3, #2
 80032e4:	e097      	b.n	8003416 <HAL_ADCEx_Calibration_Start+0x14e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff ffa8 	bl	8003244 <ADC_ConversionStop_Disable>
 80032f4:	4603      	mov	r3, r0
 80032f6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7ff ff49 	bl	8003190 <ADC_Enable>
 80032fe:	4603      	mov	r3, r0
 8003300:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003302:	7dfb      	ldrb	r3, [r7, #23]
 8003304:	2b00      	cmp	r3, #0
 8003306:	f040 8081 	bne.w	800340c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800330e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003312:	f023 0302 	bic.w	r3, r3, #2
 8003316:	f043 0202 	orr.w	r2, r3, #2
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800331e:	4b40      	ldr	r3, [pc, #256]	@ (8003420 <HAL_ADCEx_Calibration_Start+0x158>)
 8003320:	681c      	ldr	r4, [r3, #0]
 8003322:	2002      	movs	r0, #2
 8003324:	f001 fdf2 	bl	8004f0c <HAL_RCCEx_GetPeriphCLKFreq>
 8003328:	4603      	mov	r3, r0
 800332a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800332e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003330:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003332:	e002      	b.n	800333a <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	3b01      	subs	r3, #1
 8003338:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1f9      	bne.n	8003334 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689a      	ldr	r2, [r3, #8]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 0208 	orr.w	r2, r2, #8
 800334e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003350:	f7ff fb34 	bl	80029bc <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003356:	e01b      	b.n	8003390 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003358:	f7ff fb30 	bl	80029bc <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b0a      	cmp	r3, #10
 8003364:	d914      	bls.n	8003390 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00d      	beq.n	8003390 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003378:	f023 0312 	bic.w	r3, r3, #18
 800337c:	f043 0210 	orr.w	r2, r3, #16
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e042      	b.n	8003416 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 0308 	and.w	r3, r3, #8
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1dc      	bne.n	8003358 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0204 	orr.w	r2, r2, #4
 80033ac:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80033ae:	f7ff fb05 	bl	80029bc <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80033b4:	e01b      	b.n	80033ee <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80033b6:	f7ff fb01 	bl	80029bc <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b0a      	cmp	r3, #10
 80033c2:	d914      	bls.n	80033ee <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 0304 	and.w	r3, r3, #4
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00d      	beq.n	80033ee <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d6:	f023 0312 	bic.w	r3, r3, #18
 80033da:	f043 0210 	orr.w	r2, r3, #16
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e013      	b.n	8003416 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1dc      	bne.n	80033b6 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003400:	f023 0303 	bic.w	r3, r3, #3
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003414:	7dfb      	ldrb	r3, [r7, #23]
}
 8003416:	4618      	mov	r0, r3
 8003418:	371c      	adds	r7, #28
 800341a:	46bd      	mov	sp, r7
 800341c:	bd90      	pop	{r4, r7, pc}
 800341e:	bf00      	nop
 8003420:	20000004 	.word	0x20000004

08003424 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003434:	4b0c      	ldr	r3, [pc, #48]	@ (8003468 <__NVIC_SetPriorityGrouping+0x44>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003440:	4013      	ands	r3, r2
 8003442:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800344c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003450:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003456:	4a04      	ldr	r2, [pc, #16]	@ (8003468 <__NVIC_SetPriorityGrouping+0x44>)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	60d3      	str	r3, [r2, #12]
}
 800345c:	bf00      	nop
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003470:	4b04      	ldr	r3, [pc, #16]	@ (8003484 <__NVIC_GetPriorityGrouping+0x18>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	0a1b      	lsrs	r3, r3, #8
 8003476:	f003 0307 	and.w	r3, r3, #7
}
 800347a:	4618      	mov	r0, r3
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	e000ed00 	.word	0xe000ed00

08003488 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	4603      	mov	r3, r0
 8003490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	2b00      	cmp	r3, #0
 8003498:	db0b      	blt.n	80034b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800349a:	79fb      	ldrb	r3, [r7, #7]
 800349c:	f003 021f 	and.w	r2, r3, #31
 80034a0:	4906      	ldr	r1, [pc, #24]	@ (80034bc <__NVIC_EnableIRQ+0x34>)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	2001      	movs	r0, #1
 80034aa:	fa00 f202 	lsl.w	r2, r0, r2
 80034ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bc80      	pop	{r7}
 80034ba:	4770      	bx	lr
 80034bc:	e000e100 	.word	0xe000e100

080034c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4603      	mov	r3, r0
 80034c8:	6039      	str	r1, [r7, #0]
 80034ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	db0a      	blt.n	80034ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	490c      	ldr	r1, [pc, #48]	@ (800350c <__NVIC_SetPriority+0x4c>)
 80034da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034de:	0112      	lsls	r2, r2, #4
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	440b      	add	r3, r1
 80034e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034e8:	e00a      	b.n	8003500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	4908      	ldr	r1, [pc, #32]	@ (8003510 <__NVIC_SetPriority+0x50>)
 80034f0:	79fb      	ldrb	r3, [r7, #7]
 80034f2:	f003 030f 	and.w	r3, r3, #15
 80034f6:	3b04      	subs	r3, #4
 80034f8:	0112      	lsls	r2, r2, #4
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	440b      	add	r3, r1
 80034fe:	761a      	strb	r2, [r3, #24]
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	bc80      	pop	{r7}
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000e100 	.word	0xe000e100
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003514:	b480      	push	{r7}
 8003516:	b089      	sub	sp, #36	@ 0x24
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f1c3 0307 	rsb	r3, r3, #7
 800352e:	2b04      	cmp	r3, #4
 8003530:	bf28      	it	cs
 8003532:	2304      	movcs	r3, #4
 8003534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	3304      	adds	r3, #4
 800353a:	2b06      	cmp	r3, #6
 800353c:	d902      	bls.n	8003544 <NVIC_EncodePriority+0x30>
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	3b03      	subs	r3, #3
 8003542:	e000      	b.n	8003546 <NVIC_EncodePriority+0x32>
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003548:	f04f 32ff 	mov.w	r2, #4294967295
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	fa02 f303 	lsl.w	r3, r2, r3
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	401a      	ands	r2, r3
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800355c:	f04f 31ff 	mov.w	r1, #4294967295
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	fa01 f303 	lsl.w	r3, r1, r3
 8003566:	43d9      	mvns	r1, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800356c:	4313      	orrs	r3, r2
         );
}
 800356e:	4618      	mov	r0, r3
 8003570:	3724      	adds	r7, #36	@ 0x24
 8003572:	46bd      	mov	sp, r7
 8003574:	bc80      	pop	{r7}
 8003576:	4770      	bx	lr

08003578 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3b01      	subs	r3, #1
 8003584:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003588:	d301      	bcc.n	800358e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800358a:	2301      	movs	r3, #1
 800358c:	e00f      	b.n	80035ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800358e:	4a0a      	ldr	r2, [pc, #40]	@ (80035b8 <SysTick_Config+0x40>)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3b01      	subs	r3, #1
 8003594:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003596:	210f      	movs	r1, #15
 8003598:	f04f 30ff 	mov.w	r0, #4294967295
 800359c:	f7ff ff90 	bl	80034c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035a0:	4b05      	ldr	r3, [pc, #20]	@ (80035b8 <SysTick_Config+0x40>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035a6:	4b04      	ldr	r3, [pc, #16]	@ (80035b8 <SysTick_Config+0x40>)
 80035a8:	2207      	movs	r2, #7
 80035aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	e000e010 	.word	0xe000e010

080035bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f7ff ff2d 	bl	8003424 <__NVIC_SetPriorityGrouping>
}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b086      	sub	sp, #24
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	4603      	mov	r3, r0
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	607a      	str	r2, [r7, #4]
 80035de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035e0:	2300      	movs	r3, #0
 80035e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035e4:	f7ff ff42 	bl	800346c <__NVIC_GetPriorityGrouping>
 80035e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	68b9      	ldr	r1, [r7, #8]
 80035ee:	6978      	ldr	r0, [r7, #20]
 80035f0:	f7ff ff90 	bl	8003514 <NVIC_EncodePriority>
 80035f4:	4602      	mov	r2, r0
 80035f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035fa:	4611      	mov	r1, r2
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff ff5f 	bl	80034c0 <__NVIC_SetPriority>
}
 8003602:	bf00      	nop
 8003604:	3718      	adds	r7, #24
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b082      	sub	sp, #8
 800360e:	af00      	add	r7, sp, #0
 8003610:	4603      	mov	r3, r0
 8003612:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff ff35 	bl	8003488 <__NVIC_EnableIRQ>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003626:	b580      	push	{r7, lr}
 8003628:	b082      	sub	sp, #8
 800362a:	af00      	add	r7, sp, #0
 800362c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7ff ffa2 	bl	8003578 <SysTick_Config>
 8003634:	4603      	mov	r3, r0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
	...

08003640 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003640:	b480      	push	{r7}
 8003642:	b08b      	sub	sp, #44	@ 0x2c
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800364a:	2300      	movs	r3, #0
 800364c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800364e:	2300      	movs	r3, #0
 8003650:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003652:	e169      	b.n	8003928 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003654:	2201      	movs	r2, #1
 8003656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	69fa      	ldr	r2, [r7, #28]
 8003664:	4013      	ands	r3, r2
 8003666:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	429a      	cmp	r2, r3
 800366e:	f040 8158 	bne.w	8003922 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	4a9a      	ldr	r2, [pc, #616]	@ (80038e0 <HAL_GPIO_Init+0x2a0>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d05e      	beq.n	800373a <HAL_GPIO_Init+0xfa>
 800367c:	4a98      	ldr	r2, [pc, #608]	@ (80038e0 <HAL_GPIO_Init+0x2a0>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d875      	bhi.n	800376e <HAL_GPIO_Init+0x12e>
 8003682:	4a98      	ldr	r2, [pc, #608]	@ (80038e4 <HAL_GPIO_Init+0x2a4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d058      	beq.n	800373a <HAL_GPIO_Init+0xfa>
 8003688:	4a96      	ldr	r2, [pc, #600]	@ (80038e4 <HAL_GPIO_Init+0x2a4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d86f      	bhi.n	800376e <HAL_GPIO_Init+0x12e>
 800368e:	4a96      	ldr	r2, [pc, #600]	@ (80038e8 <HAL_GPIO_Init+0x2a8>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d052      	beq.n	800373a <HAL_GPIO_Init+0xfa>
 8003694:	4a94      	ldr	r2, [pc, #592]	@ (80038e8 <HAL_GPIO_Init+0x2a8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d869      	bhi.n	800376e <HAL_GPIO_Init+0x12e>
 800369a:	4a94      	ldr	r2, [pc, #592]	@ (80038ec <HAL_GPIO_Init+0x2ac>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d04c      	beq.n	800373a <HAL_GPIO_Init+0xfa>
 80036a0:	4a92      	ldr	r2, [pc, #584]	@ (80038ec <HAL_GPIO_Init+0x2ac>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d863      	bhi.n	800376e <HAL_GPIO_Init+0x12e>
 80036a6:	4a92      	ldr	r2, [pc, #584]	@ (80038f0 <HAL_GPIO_Init+0x2b0>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d046      	beq.n	800373a <HAL_GPIO_Init+0xfa>
 80036ac:	4a90      	ldr	r2, [pc, #576]	@ (80038f0 <HAL_GPIO_Init+0x2b0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d85d      	bhi.n	800376e <HAL_GPIO_Init+0x12e>
 80036b2:	2b12      	cmp	r3, #18
 80036b4:	d82a      	bhi.n	800370c <HAL_GPIO_Init+0xcc>
 80036b6:	2b12      	cmp	r3, #18
 80036b8:	d859      	bhi.n	800376e <HAL_GPIO_Init+0x12e>
 80036ba:	a201      	add	r2, pc, #4	@ (adr r2, 80036c0 <HAL_GPIO_Init+0x80>)
 80036bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036c0:	0800373b 	.word	0x0800373b
 80036c4:	08003715 	.word	0x08003715
 80036c8:	08003727 	.word	0x08003727
 80036cc:	08003769 	.word	0x08003769
 80036d0:	0800376f 	.word	0x0800376f
 80036d4:	0800376f 	.word	0x0800376f
 80036d8:	0800376f 	.word	0x0800376f
 80036dc:	0800376f 	.word	0x0800376f
 80036e0:	0800376f 	.word	0x0800376f
 80036e4:	0800376f 	.word	0x0800376f
 80036e8:	0800376f 	.word	0x0800376f
 80036ec:	0800376f 	.word	0x0800376f
 80036f0:	0800376f 	.word	0x0800376f
 80036f4:	0800376f 	.word	0x0800376f
 80036f8:	0800376f 	.word	0x0800376f
 80036fc:	0800376f 	.word	0x0800376f
 8003700:	0800376f 	.word	0x0800376f
 8003704:	0800371d 	.word	0x0800371d
 8003708:	08003731 	.word	0x08003731
 800370c:	4a79      	ldr	r2, [pc, #484]	@ (80038f4 <HAL_GPIO_Init+0x2b4>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d013      	beq.n	800373a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003712:	e02c      	b.n	800376e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	623b      	str	r3, [r7, #32]
          break;
 800371a:	e029      	b.n	8003770 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	3304      	adds	r3, #4
 8003722:	623b      	str	r3, [r7, #32]
          break;
 8003724:	e024      	b.n	8003770 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	3308      	adds	r3, #8
 800372c:	623b      	str	r3, [r7, #32]
          break;
 800372e:	e01f      	b.n	8003770 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	330c      	adds	r3, #12
 8003736:	623b      	str	r3, [r7, #32]
          break;
 8003738:	e01a      	b.n	8003770 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d102      	bne.n	8003748 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003742:	2304      	movs	r3, #4
 8003744:	623b      	str	r3, [r7, #32]
          break;
 8003746:	e013      	b.n	8003770 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d105      	bne.n	800375c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003750:	2308      	movs	r3, #8
 8003752:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69fa      	ldr	r2, [r7, #28]
 8003758:	611a      	str	r2, [r3, #16]
          break;
 800375a:	e009      	b.n	8003770 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800375c:	2308      	movs	r3, #8
 800375e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69fa      	ldr	r2, [r7, #28]
 8003764:	615a      	str	r2, [r3, #20]
          break;
 8003766:	e003      	b.n	8003770 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003768:	2300      	movs	r3, #0
 800376a:	623b      	str	r3, [r7, #32]
          break;
 800376c:	e000      	b.n	8003770 <HAL_GPIO_Init+0x130>
          break;
 800376e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	2bff      	cmp	r3, #255	@ 0xff
 8003774:	d801      	bhi.n	800377a <HAL_GPIO_Init+0x13a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	e001      	b.n	800377e <HAL_GPIO_Init+0x13e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3304      	adds	r3, #4
 800377e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	2bff      	cmp	r3, #255	@ 0xff
 8003784:	d802      	bhi.n	800378c <HAL_GPIO_Init+0x14c>
 8003786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	e002      	b.n	8003792 <HAL_GPIO_Init+0x152>
 800378c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800378e:	3b08      	subs	r3, #8
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	210f      	movs	r1, #15
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	fa01 f303 	lsl.w	r3, r1, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	401a      	ands	r2, r3
 80037a4:	6a39      	ldr	r1, [r7, #32]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	fa01 f303 	lsl.w	r3, r1, r3
 80037ac:	431a      	orrs	r2, r3
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f000 80b1 	beq.w	8003922 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80037c0:	4b4d      	ldr	r3, [pc, #308]	@ (80038f8 <HAL_GPIO_Init+0x2b8>)
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	4a4c      	ldr	r2, [pc, #304]	@ (80038f8 <HAL_GPIO_Init+0x2b8>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6193      	str	r3, [r2, #24]
 80037cc:	4b4a      	ldr	r3, [pc, #296]	@ (80038f8 <HAL_GPIO_Init+0x2b8>)
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037d8:	4a48      	ldr	r2, [pc, #288]	@ (80038fc <HAL_GPIO_Init+0x2bc>)
 80037da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037dc:	089b      	lsrs	r3, r3, #2
 80037de:	3302      	adds	r3, #2
 80037e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e8:	f003 0303 	and.w	r3, r3, #3
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	220f      	movs	r2, #15
 80037f0:	fa02 f303 	lsl.w	r3, r2, r3
 80037f4:	43db      	mvns	r3, r3
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	4013      	ands	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a40      	ldr	r2, [pc, #256]	@ (8003900 <HAL_GPIO_Init+0x2c0>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d013      	beq.n	800382c <HAL_GPIO_Init+0x1ec>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a3f      	ldr	r2, [pc, #252]	@ (8003904 <HAL_GPIO_Init+0x2c4>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d00d      	beq.n	8003828 <HAL_GPIO_Init+0x1e8>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a3e      	ldr	r2, [pc, #248]	@ (8003908 <HAL_GPIO_Init+0x2c8>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d007      	beq.n	8003824 <HAL_GPIO_Init+0x1e4>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a3d      	ldr	r2, [pc, #244]	@ (800390c <HAL_GPIO_Init+0x2cc>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d101      	bne.n	8003820 <HAL_GPIO_Init+0x1e0>
 800381c:	2303      	movs	r3, #3
 800381e:	e006      	b.n	800382e <HAL_GPIO_Init+0x1ee>
 8003820:	2304      	movs	r3, #4
 8003822:	e004      	b.n	800382e <HAL_GPIO_Init+0x1ee>
 8003824:	2302      	movs	r3, #2
 8003826:	e002      	b.n	800382e <HAL_GPIO_Init+0x1ee>
 8003828:	2301      	movs	r3, #1
 800382a:	e000      	b.n	800382e <HAL_GPIO_Init+0x1ee>
 800382c:	2300      	movs	r3, #0
 800382e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003830:	f002 0203 	and.w	r2, r2, #3
 8003834:	0092      	lsls	r2, r2, #2
 8003836:	4093      	lsls	r3, r2
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	4313      	orrs	r3, r2
 800383c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800383e:	492f      	ldr	r1, [pc, #188]	@ (80038fc <HAL_GPIO_Init+0x2bc>)
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	089b      	lsrs	r3, r3, #2
 8003844:	3302      	adds	r3, #2
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d006      	beq.n	8003866 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003858:	4b2d      	ldr	r3, [pc, #180]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	492c      	ldr	r1, [pc, #176]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	4313      	orrs	r3, r2
 8003862:	608b      	str	r3, [r1, #8]
 8003864:	e006      	b.n	8003874 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003866:	4b2a      	ldr	r3, [pc, #168]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	43db      	mvns	r3, r3
 800386e:	4928      	ldr	r1, [pc, #160]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 8003870:	4013      	ands	r3, r2
 8003872:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d006      	beq.n	800388e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003880:	4b23      	ldr	r3, [pc, #140]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 8003882:	68da      	ldr	r2, [r3, #12]
 8003884:	4922      	ldr	r1, [pc, #136]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	4313      	orrs	r3, r2
 800388a:	60cb      	str	r3, [r1, #12]
 800388c:	e006      	b.n	800389c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800388e:	4b20      	ldr	r3, [pc, #128]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 8003890:	68da      	ldr	r2, [r3, #12]
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	43db      	mvns	r3, r3
 8003896:	491e      	ldr	r1, [pc, #120]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 8003898:	4013      	ands	r3, r2
 800389a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d006      	beq.n	80038b6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80038a8:	4b19      	ldr	r3, [pc, #100]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 80038aa:	685a      	ldr	r2, [r3, #4]
 80038ac:	4918      	ldr	r1, [pc, #96]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	604b      	str	r3, [r1, #4]
 80038b4:	e006      	b.n	80038c4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80038b6:	4b16      	ldr	r3, [pc, #88]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	43db      	mvns	r3, r3
 80038be:	4914      	ldr	r1, [pc, #80]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 80038c0:	4013      	ands	r3, r2
 80038c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d021      	beq.n	8003914 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80038d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	490e      	ldr	r1, [pc, #56]	@ (8003910 <HAL_GPIO_Init+0x2d0>)
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	4313      	orrs	r3, r2
 80038da:	600b      	str	r3, [r1, #0]
 80038dc:	e021      	b.n	8003922 <HAL_GPIO_Init+0x2e2>
 80038de:	bf00      	nop
 80038e0:	10320000 	.word	0x10320000
 80038e4:	10310000 	.word	0x10310000
 80038e8:	10220000 	.word	0x10220000
 80038ec:	10210000 	.word	0x10210000
 80038f0:	10120000 	.word	0x10120000
 80038f4:	10110000 	.word	0x10110000
 80038f8:	40021000 	.word	0x40021000
 80038fc:	40010000 	.word	0x40010000
 8003900:	40010800 	.word	0x40010800
 8003904:	40010c00 	.word	0x40010c00
 8003908:	40011000 	.word	0x40011000
 800390c:	40011400 	.word	0x40011400
 8003910:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003914:	4b0b      	ldr	r3, [pc, #44]	@ (8003944 <HAL_GPIO_Init+0x304>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	43db      	mvns	r3, r3
 800391c:	4909      	ldr	r1, [pc, #36]	@ (8003944 <HAL_GPIO_Init+0x304>)
 800391e:	4013      	ands	r3, r2
 8003920:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003924:	3301      	adds	r3, #1
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	fa22 f303 	lsr.w	r3, r2, r3
 8003932:	2b00      	cmp	r3, #0
 8003934:	f47f ae8e 	bne.w	8003654 <HAL_GPIO_Init+0x14>
  }
}
 8003938:	bf00      	nop
 800393a:	bf00      	nop
 800393c:	372c      	adds	r7, #44	@ 0x2c
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr
 8003944:	40010400 	.word	0x40010400

08003948 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	460b      	mov	r3, r1
 8003952:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	689a      	ldr	r2, [r3, #8]
 8003958:	887b      	ldrh	r3, [r7, #2]
 800395a:	4013      	ands	r3, r2
 800395c:	2b00      	cmp	r3, #0
 800395e:	d002      	beq.n	8003966 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003960:	2301      	movs	r3, #1
 8003962:	73fb      	strb	r3, [r7, #15]
 8003964:	e001      	b.n	800396a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003966:	2300      	movs	r3, #0
 8003968:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800396a:	7bfb      	ldrb	r3, [r7, #15]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3714      	adds	r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr

08003976 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
 800397e:	460b      	mov	r3, r1
 8003980:	807b      	strh	r3, [r7, #2]
 8003982:	4613      	mov	r3, r2
 8003984:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003986:	787b      	ldrb	r3, [r7, #1]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800398c:	887a      	ldrh	r2, [r7, #2]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003992:	e003      	b.n	800399c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003994:	887b      	ldrh	r3, [r7, #2]
 8003996:	041a      	lsls	r2, r3, #16
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	611a      	str	r2, [r3, #16]
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bc80      	pop	{r7}
 80039a4:	4770      	bx	lr
	...

080039a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80039b2:	4b08      	ldr	r3, [pc, #32]	@ (80039d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039b4:	695a      	ldr	r2, [r3, #20]
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d006      	beq.n	80039cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80039be:	4a05      	ldr	r2, [pc, #20]	@ (80039d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80039c0:	88fb      	ldrh	r3, [r7, #6]
 80039c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 f806 	bl	80039d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80039cc:	bf00      	nop
 80039ce:	3708      	adds	r7, #8
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40010400 	.word	0x40010400

080039d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80039e2:	bf00      	nop
 80039e4:	370c      	adds	r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bc80      	pop	{r7}
 80039ea:	4770      	bx	lr

080039ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e12b      	b.n	8003c56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7fe fd48 	bl	80024a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2224      	movs	r2, #36	@ 0x24
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0201 	bic.w	r2, r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003a50:	f001 f960 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 8003a54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	4a81      	ldr	r2, [pc, #516]	@ (8003c60 <HAL_I2C_Init+0x274>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d807      	bhi.n	8003a70 <HAL_I2C_Init+0x84>
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	4a80      	ldr	r2, [pc, #512]	@ (8003c64 <HAL_I2C_Init+0x278>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	bf94      	ite	ls
 8003a68:	2301      	movls	r3, #1
 8003a6a:	2300      	movhi	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	e006      	b.n	8003a7e <HAL_I2C_Init+0x92>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	4a7d      	ldr	r2, [pc, #500]	@ (8003c68 <HAL_I2C_Init+0x27c>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	bf94      	ite	ls
 8003a78:	2301      	movls	r3, #1
 8003a7a:	2300      	movhi	r3, #0
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e0e7      	b.n	8003c56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	4a78      	ldr	r2, [pc, #480]	@ (8003c6c <HAL_I2C_Init+0x280>)
 8003a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a8e:	0c9b      	lsrs	r3, r3, #18
 8003a90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	68ba      	ldr	r2, [r7, #8]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	4a6a      	ldr	r2, [pc, #424]	@ (8003c60 <HAL_I2C_Init+0x274>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d802      	bhi.n	8003ac0 <HAL_I2C_Init+0xd4>
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	3301      	adds	r3, #1
 8003abe:	e009      	b.n	8003ad4 <HAL_I2C_Init+0xe8>
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003ac6:	fb02 f303 	mul.w	r3, r2, r3
 8003aca:	4a69      	ldr	r2, [pc, #420]	@ (8003c70 <HAL_I2C_Init+0x284>)
 8003acc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ad0:	099b      	lsrs	r3, r3, #6
 8003ad2:	3301      	adds	r3, #1
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	6812      	ldr	r2, [r2, #0]
 8003ad8:	430b      	orrs	r3, r1
 8003ada:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	69db      	ldr	r3, [r3, #28]
 8003ae2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003ae6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	495c      	ldr	r1, [pc, #368]	@ (8003c60 <HAL_I2C_Init+0x274>)
 8003af0:	428b      	cmp	r3, r1
 8003af2:	d819      	bhi.n	8003b28 <HAL_I2C_Init+0x13c>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	1e59      	subs	r1, r3, #1
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b02:	1c59      	adds	r1, r3, #1
 8003b04:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003b08:	400b      	ands	r3, r1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00a      	beq.n	8003b24 <HAL_I2C_Init+0x138>
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1e59      	subs	r1, r3, #1
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b22:	e051      	b.n	8003bc8 <HAL_I2C_Init+0x1dc>
 8003b24:	2304      	movs	r3, #4
 8003b26:	e04f      	b.n	8003bc8 <HAL_I2C_Init+0x1dc>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d111      	bne.n	8003b54 <HAL_I2C_Init+0x168>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	1e58      	subs	r0, r3, #1
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6859      	ldr	r1, [r3, #4]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	440b      	add	r3, r1
 8003b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b42:	3301      	adds	r3, #1
 8003b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	bf0c      	ite	eq
 8003b4c:	2301      	moveq	r3, #1
 8003b4e:	2300      	movne	r3, #0
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	e012      	b.n	8003b7a <HAL_I2C_Init+0x18e>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	1e58      	subs	r0, r3, #1
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6859      	ldr	r1, [r3, #4]
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	440b      	add	r3, r1
 8003b62:	0099      	lsls	r1, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	bf0c      	ite	eq
 8003b74:	2301      	moveq	r3, #1
 8003b76:	2300      	movne	r3, #0
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_I2C_Init+0x196>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e022      	b.n	8003bc8 <HAL_I2C_Init+0x1dc>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10e      	bne.n	8003ba8 <HAL_I2C_Init+0x1bc>
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1e58      	subs	r0, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6859      	ldr	r1, [r3, #4]
 8003b92:	460b      	mov	r3, r1
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	440b      	add	r3, r1
 8003b98:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ba2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ba6:	e00f      	b.n	8003bc8 <HAL_I2C_Init+0x1dc>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	1e58      	subs	r0, r3, #1
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6859      	ldr	r1, [r3, #4]
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	440b      	add	r3, r1
 8003bb6:	0099      	lsls	r1, r3, #2
 8003bb8:	440b      	add	r3, r1
 8003bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	6809      	ldr	r1, [r1, #0]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69da      	ldr	r2, [r3, #28]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003bf6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6911      	ldr	r1, [r2, #16]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	68d2      	ldr	r2, [r2, #12]
 8003c02:	4311      	orrs	r1, r2
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	430b      	orrs	r3, r1
 8003c0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	695a      	ldr	r2, [r3, #20]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0201 	orr.w	r2, r2, #1
 8003c36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	000186a0 	.word	0x000186a0
 8003c64:	001e847f 	.word	0x001e847f
 8003c68:	003d08ff 	.word	0x003d08ff
 8003c6c:	431bde83 	.word	0x431bde83
 8003c70:	10624dd3 	.word	0x10624dd3

08003c74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b088      	sub	sp, #32
 8003c78:	af02      	add	r7, sp, #8
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	607a      	str	r2, [r7, #4]
 8003c7e:	461a      	mov	r2, r3
 8003c80:	460b      	mov	r3, r1
 8003c82:	817b      	strh	r3, [r7, #10]
 8003c84:	4613      	mov	r3, r2
 8003c86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c88:	f7fe fe98 	bl	80029bc <HAL_GetTick>
 8003c8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b20      	cmp	r3, #32
 8003c98:	f040 80e0 	bne.w	8003e5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	2319      	movs	r3, #25
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	4970      	ldr	r1, [pc, #448]	@ (8003e68 <HAL_I2C_Master_Transmit+0x1f4>)
 8003ca6:	68f8      	ldr	r0, [r7, #12]
 8003ca8:	f000 fa92 	bl	80041d0 <I2C_WaitOnFlagUntilTimeout>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	e0d3      	b.n	8003e5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d101      	bne.n	8003cc4 <HAL_I2C_Master_Transmit+0x50>
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e0cc      	b.n	8003e5e <HAL_I2C_Master_Transmit+0x1ea>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d007      	beq.n	8003cea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f042 0201 	orr.w	r2, r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cf8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2221      	movs	r2, #33	@ 0x21
 8003cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2210      	movs	r2, #16
 8003d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	893a      	ldrh	r2, [r7, #8]
 8003d1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4a50      	ldr	r2, [pc, #320]	@ (8003e6c <HAL_I2C_Master_Transmit+0x1f8>)
 8003d2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003d2c:	8979      	ldrh	r1, [r7, #10]
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	6a3a      	ldr	r2, [r7, #32]
 8003d32:	68f8      	ldr	r0, [r7, #12]
 8003d34:	f000 f9ca 	bl	80040cc <I2C_MasterRequestWrite>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e08d      	b.n	8003e5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d42:	2300      	movs	r3, #0
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	613b      	str	r3, [r7, #16]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	613b      	str	r3, [r7, #16]
 8003d56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003d58:	e066      	b.n	8003e28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	6a39      	ldr	r1, [r7, #32]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fb50 	bl	8004404 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00d      	beq.n	8003d86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d107      	bne.n	8003d82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e06b      	b.n	8003e5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8a:	781a      	ldrb	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d96:	1c5a      	adds	r2, r3, #1
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b29a      	uxth	r2, r3
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b04      	cmp	r3, #4
 8003dc2:	d11b      	bne.n	8003dfc <HAL_I2C_Master_Transmit+0x188>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d017      	beq.n	8003dfc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	781a      	ldrb	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	6a39      	ldr	r1, [r7, #32]
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 fb47 	bl	8004494 <I2C_WaitOnBTFFlagUntilTimeout>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00d      	beq.n	8003e28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e10:	2b04      	cmp	r3, #4
 8003e12:	d107      	bne.n	8003e24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e01a      	b.n	8003e5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d194      	bne.n	8003d5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	e000      	b.n	8003e5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003e5c:	2302      	movs	r3, #2
  }
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3718      	adds	r7, #24
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	00100002 	.word	0x00100002
 8003e6c:	ffff0000 	.word	0xffff0000

08003e70 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b08a      	sub	sp, #40	@ 0x28
 8003e74:	af02      	add	r7, sp, #8
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	607a      	str	r2, [r7, #4]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e80:	f7fe fd9c 	bl	80029bc <HAL_GetTick>
 8003e84:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003e86:	2300      	movs	r3, #0
 8003e88:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	f040 8111 	bne.w	80040ba <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	9300      	str	r3, [sp, #0]
 8003e9c:	2319      	movs	r3, #25
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	4988      	ldr	r1, [pc, #544]	@ (80040c4 <HAL_I2C_IsDeviceReady+0x254>)
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 f994 	bl	80041d0 <I2C_WaitOnFlagUntilTimeout>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	e104      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	d101      	bne.n	8003ec0 <HAL_I2C_IsDeviceReady+0x50>
 8003ebc:	2302      	movs	r3, #2
 8003ebe:	e0fd      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d007      	beq.n	8003ee6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f042 0201 	orr.w	r2, r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ef4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2224      	movs	r2, #36	@ 0x24
 8003efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	4a70      	ldr	r2, [pc, #448]	@ (80040c8 <HAL_I2C_IsDeviceReady+0x258>)
 8003f08:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f18:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 f952 	bl	80041d0 <I2C_WaitOnFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d00d      	beq.n	8003f4e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f40:	d103      	bne.n	8003f4a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f48:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e0b6      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f4e:	897b      	ldrh	r3, [r7, #10]
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	461a      	mov	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f5c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003f5e:	f7fe fd2d 	bl	80029bc <HAL_GetTick>
 8003f62:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	bf0c      	ite	eq
 8003f72:	2301      	moveq	r3, #1
 8003f74:	2300      	movne	r3, #0
 8003f76:	b2db      	uxtb	r3, r3
 8003f78:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f88:	bf0c      	ite	eq
 8003f8a:	2301      	moveq	r3, #1
 8003f8c:	2300      	movne	r3, #0
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f92:	e025      	b.n	8003fe0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f94:	f7fe fd12 	bl	80029bc <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d302      	bcc.n	8003faa <HAL_I2C_IsDeviceReady+0x13a>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d103      	bne.n	8003fb2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	22a0      	movs	r2, #160	@ 0xa0
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	bf0c      	ite	eq
 8003fc0:	2301      	moveq	r3, #1
 8003fc2:	2300      	movne	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fd6:	bf0c      	ite	eq
 8003fd8:	2301      	moveq	r3, #1
 8003fda:	2300      	movne	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fea:	d005      	beq.n	8003ff8 <HAL_I2C_IsDeviceReady+0x188>
 8003fec:	7dfb      	ldrb	r3, [r7, #23]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d102      	bne.n	8003ff8 <HAL_I2C_IsDeviceReady+0x188>
 8003ff2:	7dbb      	ldrb	r3, [r7, #22]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0cd      	beq.n	8003f94 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b02      	cmp	r3, #2
 800400c:	d129      	bne.n	8004062 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800401c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800401e:	2300      	movs	r3, #0
 8004020:	613b      	str	r3, [r7, #16]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	613b      	str	r3, [r7, #16]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	2319      	movs	r3, #25
 800403a:	2201      	movs	r2, #1
 800403c:	4921      	ldr	r1, [pc, #132]	@ (80040c4 <HAL_I2C_IsDeviceReady+0x254>)
 800403e:	68f8      	ldr	r0, [r7, #12]
 8004040:	f000 f8c6 	bl	80041d0 <I2C_WaitOnFlagUntilTimeout>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e036      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2220      	movs	r2, #32
 8004052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	e02c      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004070:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800407a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	2319      	movs	r3, #25
 8004082:	2201      	movs	r2, #1
 8004084:	490f      	ldr	r1, [pc, #60]	@ (80040c4 <HAL_I2C_IsDeviceReady+0x254>)
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 f8a2 	bl	80041d0 <I2C_WaitOnFlagUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d001      	beq.n	8004096 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e012      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	3301      	adds	r3, #1
 800409a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	f4ff af32 	bcc.w	8003f0a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e000      	b.n	80040bc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80040ba:	2302      	movs	r3, #2
  }
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3720      	adds	r7, #32
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	00100002 	.word	0x00100002
 80040c8:	ffff0000 	.word	0xffff0000

080040cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	607a      	str	r2, [r7, #4]
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	460b      	mov	r3, r1
 80040da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d006      	beq.n	80040f6 <I2C_MasterRequestWrite+0x2a>
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d003      	beq.n	80040f6 <I2C_MasterRequestWrite+0x2a>
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040f4:	d108      	bne.n	8004108 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004104:	601a      	str	r2, [r3, #0]
 8004106:	e00b      	b.n	8004120 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410c:	2b12      	cmp	r3, #18
 800410e:	d107      	bne.n	8004120 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800411e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 f84f 	bl	80041d0 <I2C_WaitOnFlagUntilTimeout>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00d      	beq.n	8004154 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004142:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004146:	d103      	bne.n	8004150 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800414e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e035      	b.n	80041c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	691b      	ldr	r3, [r3, #16]
 8004158:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800415c:	d108      	bne.n	8004170 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800415e:	897b      	ldrh	r3, [r7, #10]
 8004160:	b2db      	uxtb	r3, r3
 8004162:	461a      	mov	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800416c:	611a      	str	r2, [r3, #16]
 800416e:	e01b      	b.n	80041a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004170:	897b      	ldrh	r3, [r7, #10]
 8004172:	11db      	asrs	r3, r3, #7
 8004174:	b2db      	uxtb	r3, r3
 8004176:	f003 0306 	and.w	r3, r3, #6
 800417a:	b2db      	uxtb	r3, r3
 800417c:	f063 030f 	orn	r3, r3, #15
 8004180:	b2da      	uxtb	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	490e      	ldr	r1, [pc, #56]	@ (80041c8 <I2C_MasterRequestWrite+0xfc>)
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f898 	bl	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e010      	b.n	80041c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800419e:	897b      	ldrh	r3, [r7, #10]
 80041a0:	b2da      	uxtb	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	4907      	ldr	r1, [pc, #28]	@ (80041cc <I2C_MasterRequestWrite+0x100>)
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 f888 	bl	80042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e000      	b.n	80041c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	00010008 	.word	0x00010008
 80041cc:	00010002 	.word	0x00010002

080041d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	603b      	str	r3, [r7, #0]
 80041dc:	4613      	mov	r3, r2
 80041de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041e0:	e048      	b.n	8004274 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e8:	d044      	beq.n	8004274 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ea:	f7fe fbe7 	bl	80029bc <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	683a      	ldr	r2, [r7, #0]
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d302      	bcc.n	8004200 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d139      	bne.n	8004274 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	0c1b      	lsrs	r3, r3, #16
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b01      	cmp	r3, #1
 8004208:	d10d      	bne.n	8004226 <I2C_WaitOnFlagUntilTimeout+0x56>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	43da      	mvns	r2, r3
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	4013      	ands	r3, r2
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	bf0c      	ite	eq
 800421c:	2301      	moveq	r3, #1
 800421e:	2300      	movne	r3, #0
 8004220:	b2db      	uxtb	r3, r3
 8004222:	461a      	mov	r2, r3
 8004224:	e00c      	b.n	8004240 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	43da      	mvns	r2, r3
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	4013      	ands	r3, r2
 8004232:	b29b      	uxth	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	429a      	cmp	r2, r3
 8004244:	d116      	bne.n	8004274 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004260:	f043 0220 	orr.w	r2, r3, #32
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e023      	b.n	80042bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	0c1b      	lsrs	r3, r3, #16
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b01      	cmp	r3, #1
 800427c:	d10d      	bne.n	800429a <I2C_WaitOnFlagUntilTimeout+0xca>
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	43da      	mvns	r2, r3
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	4013      	ands	r3, r2
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	bf0c      	ite	eq
 8004290:	2301      	moveq	r3, #1
 8004292:	2300      	movne	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	461a      	mov	r2, r3
 8004298:	e00c      	b.n	80042b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	699b      	ldr	r3, [r3, #24]
 80042a0:	43da      	mvns	r2, r3
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	4013      	ands	r3, r2
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	461a      	mov	r2, r3
 80042b4:	79fb      	ldrb	r3, [r7, #7]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d093      	beq.n	80041e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
 80042d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042d2:	e071      	b.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e2:	d123      	bne.n	800432c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2220      	movs	r2, #32
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004318:	f043 0204 	orr.w	r2, r3, #4
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e067      	b.n	80043fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004332:	d041      	beq.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004334:	f7fe fb42 	bl	80029bc <HAL_GetTick>
 8004338:	4602      	mov	r2, r0
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	429a      	cmp	r2, r3
 8004342:	d302      	bcc.n	800434a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d136      	bne.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	0c1b      	lsrs	r3, r3, #16
 800434e:	b2db      	uxtb	r3, r3
 8004350:	2b01      	cmp	r3, #1
 8004352:	d10c      	bne.n	800436e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	43da      	mvns	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	4013      	ands	r3, r2
 8004360:	b29b      	uxth	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	bf14      	ite	ne
 8004366:	2301      	movne	r3, #1
 8004368:	2300      	moveq	r3, #0
 800436a:	b2db      	uxtb	r3, r3
 800436c:	e00b      	b.n	8004386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	43da      	mvns	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	4013      	ands	r3, r2
 800437a:	b29b      	uxth	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	bf14      	ite	ne
 8004380:	2301      	movne	r3, #1
 8004382:	2300      	moveq	r3, #0
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d016      	beq.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2220      	movs	r2, #32
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a4:	f043 0220 	orr.w	r2, r3, #32
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e021      	b.n	80043fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	0c1b      	lsrs	r3, r3, #16
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d10c      	bne.n	80043dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	43da      	mvns	r2, r3
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	4013      	ands	r3, r2
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	bf14      	ite	ne
 80043d4:	2301      	movne	r3, #1
 80043d6:	2300      	moveq	r3, #0
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	e00b      	b.n	80043f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	43da      	mvns	r2, r3
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	4013      	ands	r3, r2
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	bf14      	ite	ne
 80043ee:	2301      	movne	r3, #1
 80043f0:	2300      	moveq	r3, #0
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f47f af6d 	bne.w	80042d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	60b9      	str	r1, [r7, #8]
 800440e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004410:	e034      	b.n	800447c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 f886 	bl	8004524 <I2C_IsAcknowledgeFailed>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e034      	b.n	800448c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004428:	d028      	beq.n	800447c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800442a:	f7fe fac7 	bl	80029bc <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	429a      	cmp	r2, r3
 8004438:	d302      	bcc.n	8004440 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d11d      	bne.n	800447c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	695b      	ldr	r3, [r3, #20]
 8004446:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800444a:	2b80      	cmp	r3, #128	@ 0x80
 800444c:	d016      	beq.n	800447c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004468:	f043 0220 	orr.w	r2, r3, #32
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e007      	b.n	800448c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004486:	2b80      	cmp	r3, #128	@ 0x80
 8004488:	d1c3      	bne.n	8004412 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3710      	adds	r7, #16
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044a0:	e034      	b.n	800450c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 f83e 	bl	8004524 <I2C_IsAcknowledgeFailed>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e034      	b.n	800451c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b8:	d028      	beq.n	800450c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ba:	f7fe fa7f 	bl	80029bc <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d302      	bcc.n	80044d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d11d      	bne.n	800450c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	f003 0304 	and.w	r3, r3, #4
 80044da:	2b04      	cmp	r3, #4
 80044dc:	d016      	beq.n	800450c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f8:	f043 0220 	orr.w	r2, r3, #32
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e007      	b.n	800451c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	2b04      	cmp	r3, #4
 8004518:	d1c3      	bne.n	80044a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	695b      	ldr	r3, [r3, #20]
 8004532:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800453a:	d11b      	bne.n	8004574 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004544:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2220      	movs	r2, #32
 8004550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004560:	f043 0204 	orr.w	r2, r3, #4
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e000      	b.n	8004576 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	bc80      	pop	{r7}
 800457e:	4770      	bx	lr

08004580 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e272      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 8087 	beq.w	80046ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045a0:	4b92      	ldr	r3, [pc, #584]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 030c 	and.w	r3, r3, #12
 80045a8:	2b04      	cmp	r3, #4
 80045aa:	d00c      	beq.n	80045c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045ac:	4b8f      	ldr	r3, [pc, #572]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f003 030c 	and.w	r3, r3, #12
 80045b4:	2b08      	cmp	r3, #8
 80045b6:	d112      	bne.n	80045de <HAL_RCC_OscConfig+0x5e>
 80045b8:	4b8c      	ldr	r3, [pc, #560]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c4:	d10b      	bne.n	80045de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c6:	4b89      	ldr	r3, [pc, #548]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d06c      	beq.n	80046ac <HAL_RCC_OscConfig+0x12c>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d168      	bne.n	80046ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e24c      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e6:	d106      	bne.n	80045f6 <HAL_RCC_OscConfig+0x76>
 80045e8:	4b80      	ldr	r3, [pc, #512]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a7f      	ldr	r2, [pc, #508]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80045ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045f2:	6013      	str	r3, [r2, #0]
 80045f4:	e02e      	b.n	8004654 <HAL_RCC_OscConfig+0xd4>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10c      	bne.n	8004618 <HAL_RCC_OscConfig+0x98>
 80045fe:	4b7b      	ldr	r3, [pc, #492]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a7a      	ldr	r2, [pc, #488]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004604:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004608:	6013      	str	r3, [r2, #0]
 800460a:	4b78      	ldr	r3, [pc, #480]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a77      	ldr	r2, [pc, #476]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004610:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	e01d      	b.n	8004654 <HAL_RCC_OscConfig+0xd4>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004620:	d10c      	bne.n	800463c <HAL_RCC_OscConfig+0xbc>
 8004622:	4b72      	ldr	r3, [pc, #456]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a71      	ldr	r2, [pc, #452]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004628:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800462c:	6013      	str	r3, [r2, #0]
 800462e:	4b6f      	ldr	r3, [pc, #444]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a6e      	ldr	r2, [pc, #440]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	e00b      	b.n	8004654 <HAL_RCC_OscConfig+0xd4>
 800463c:	4b6b      	ldr	r3, [pc, #428]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a6a      	ldr	r2, [pc, #424]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004642:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004646:	6013      	str	r3, [r2, #0]
 8004648:	4b68      	ldr	r3, [pc, #416]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a67      	ldr	r2, [pc, #412]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 800464e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004652:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d013      	beq.n	8004684 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465c:	f7fe f9ae 	bl	80029bc <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004664:	f7fe f9aa 	bl	80029bc <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b64      	cmp	r3, #100	@ 0x64
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e200      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004676:	4b5d      	ldr	r3, [pc, #372]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d0f0      	beq.n	8004664 <HAL_RCC_OscConfig+0xe4>
 8004682:	e014      	b.n	80046ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004684:	f7fe f99a 	bl	80029bc <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800468c:	f7fe f996 	bl	80029bc <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b64      	cmp	r3, #100	@ 0x64
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e1ec      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800469e:	4b53      	ldr	r3, [pc, #332]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1f0      	bne.n	800468c <HAL_RCC_OscConfig+0x10c>
 80046aa:	e000      	b.n	80046ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d063      	beq.n	8004782 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046ba:	4b4c      	ldr	r3, [pc, #304]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 030c 	and.w	r3, r3, #12
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00b      	beq.n	80046de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046c6:	4b49      	ldr	r3, [pc, #292]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 030c 	and.w	r3, r3, #12
 80046ce:	2b08      	cmp	r3, #8
 80046d0:	d11c      	bne.n	800470c <HAL_RCC_OscConfig+0x18c>
 80046d2:	4b46      	ldr	r3, [pc, #280]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d116      	bne.n	800470c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046de:	4b43      	ldr	r3, [pc, #268]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <HAL_RCC_OscConfig+0x176>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d001      	beq.n	80046f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e1c0      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f6:	4b3d      	ldr	r3, [pc, #244]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	4939      	ldr	r1, [pc, #228]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004706:	4313      	orrs	r3, r2
 8004708:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470a:	e03a      	b.n	8004782 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d020      	beq.n	8004756 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004714:	4b36      	ldr	r3, [pc, #216]	@ (80047f0 <HAL_RCC_OscConfig+0x270>)
 8004716:	2201      	movs	r2, #1
 8004718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800471a:	f7fe f94f 	bl	80029bc <HAL_GetTick>
 800471e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004720:	e008      	b.n	8004734 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004722:	f7fe f94b 	bl	80029bc <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d901      	bls.n	8004734 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e1a1      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004734:	4b2d      	ldr	r3, [pc, #180]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d0f0      	beq.n	8004722 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004740:	4b2a      	ldr	r3, [pc, #168]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	695b      	ldr	r3, [r3, #20]
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	4927      	ldr	r1, [pc, #156]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004750:	4313      	orrs	r3, r2
 8004752:	600b      	str	r3, [r1, #0]
 8004754:	e015      	b.n	8004782 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004756:	4b26      	ldr	r3, [pc, #152]	@ (80047f0 <HAL_RCC_OscConfig+0x270>)
 8004758:	2200      	movs	r2, #0
 800475a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800475c:	f7fe f92e 	bl	80029bc <HAL_GetTick>
 8004760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004764:	f7fe f92a 	bl	80029bc <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e180      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004776:	4b1d      	ldr	r3, [pc, #116]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1f0      	bne.n	8004764 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0308 	and.w	r3, r3, #8
 800478a:	2b00      	cmp	r3, #0
 800478c:	d03a      	beq.n	8004804 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	699b      	ldr	r3, [r3, #24]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d019      	beq.n	80047ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004796:	4b17      	ldr	r3, [pc, #92]	@ (80047f4 <HAL_RCC_OscConfig+0x274>)
 8004798:	2201      	movs	r2, #1
 800479a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800479c:	f7fe f90e 	bl	80029bc <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047a4:	f7fe f90a 	bl	80029bc <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e160      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047b6:	4b0d      	ldr	r3, [pc, #52]	@ (80047ec <HAL_RCC_OscConfig+0x26c>)
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0f0      	beq.n	80047a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80047c2:	2001      	movs	r0, #1
 80047c4:	f000 face 	bl	8004d64 <RCC_Delay>
 80047c8:	e01c      	b.n	8004804 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047ca:	4b0a      	ldr	r3, [pc, #40]	@ (80047f4 <HAL_RCC_OscConfig+0x274>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047d0:	f7fe f8f4 	bl	80029bc <HAL_GetTick>
 80047d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047d6:	e00f      	b.n	80047f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d8:	f7fe f8f0 	bl	80029bc <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b02      	cmp	r3, #2
 80047e4:	d908      	bls.n	80047f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e146      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
 80047ea:	bf00      	nop
 80047ec:	40021000 	.word	0x40021000
 80047f0:	42420000 	.word	0x42420000
 80047f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f8:	4b92      	ldr	r3, [pc, #584]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80047fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1e9      	bne.n	80047d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 80a6 	beq.w	800495e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004812:	2300      	movs	r3, #0
 8004814:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004816:	4b8b      	ldr	r3, [pc, #556]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004818:	69db      	ldr	r3, [r3, #28]
 800481a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10d      	bne.n	800483e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004822:	4b88      	ldr	r3, [pc, #544]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	4a87      	ldr	r2, [pc, #540]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800482c:	61d3      	str	r3, [r2, #28]
 800482e:	4b85      	ldr	r3, [pc, #532]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004836:	60bb      	str	r3, [r7, #8]
 8004838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800483a:	2301      	movs	r3, #1
 800483c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800483e:	4b82      	ldr	r3, [pc, #520]	@ (8004a48 <HAL_RCC_OscConfig+0x4c8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004846:	2b00      	cmp	r3, #0
 8004848:	d118      	bne.n	800487c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800484a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a48 <HAL_RCC_OscConfig+0x4c8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a48 <HAL_RCC_OscConfig+0x4c8>)
 8004850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004856:	f7fe f8b1 	bl	80029bc <HAL_GetTick>
 800485a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800485e:	f7fe f8ad 	bl	80029bc <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b64      	cmp	r3, #100	@ 0x64
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e103      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004870:	4b75      	ldr	r3, [pc, #468]	@ (8004a48 <HAL_RCC_OscConfig+0x4c8>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004878:	2b00      	cmp	r3, #0
 800487a:	d0f0      	beq.n	800485e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d106      	bne.n	8004892 <HAL_RCC_OscConfig+0x312>
 8004884:	4b6f      	ldr	r3, [pc, #444]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	4a6e      	ldr	r2, [pc, #440]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 800488a:	f043 0301 	orr.w	r3, r3, #1
 800488e:	6213      	str	r3, [r2, #32]
 8004890:	e02d      	b.n	80048ee <HAL_RCC_OscConfig+0x36e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10c      	bne.n	80048b4 <HAL_RCC_OscConfig+0x334>
 800489a:	4b6a      	ldr	r3, [pc, #424]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	4a69      	ldr	r2, [pc, #420]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048a0:	f023 0301 	bic.w	r3, r3, #1
 80048a4:	6213      	str	r3, [r2, #32]
 80048a6:	4b67      	ldr	r3, [pc, #412]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048a8:	6a1b      	ldr	r3, [r3, #32]
 80048aa:	4a66      	ldr	r2, [pc, #408]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048ac:	f023 0304 	bic.w	r3, r3, #4
 80048b0:	6213      	str	r3, [r2, #32]
 80048b2:	e01c      	b.n	80048ee <HAL_RCC_OscConfig+0x36e>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	2b05      	cmp	r3, #5
 80048ba:	d10c      	bne.n	80048d6 <HAL_RCC_OscConfig+0x356>
 80048bc:	4b61      	ldr	r3, [pc, #388]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	4a60      	ldr	r2, [pc, #384]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048c2:	f043 0304 	orr.w	r3, r3, #4
 80048c6:	6213      	str	r3, [r2, #32]
 80048c8:	4b5e      	ldr	r3, [pc, #376]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048ca:	6a1b      	ldr	r3, [r3, #32]
 80048cc:	4a5d      	ldr	r2, [pc, #372]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048ce:	f043 0301 	orr.w	r3, r3, #1
 80048d2:	6213      	str	r3, [r2, #32]
 80048d4:	e00b      	b.n	80048ee <HAL_RCC_OscConfig+0x36e>
 80048d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	4a5a      	ldr	r2, [pc, #360]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048dc:	f023 0301 	bic.w	r3, r3, #1
 80048e0:	6213      	str	r3, [r2, #32]
 80048e2:	4b58      	ldr	r3, [pc, #352]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	4a57      	ldr	r2, [pc, #348]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80048e8:	f023 0304 	bic.w	r3, r3, #4
 80048ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d015      	beq.n	8004922 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048f6:	f7fe f861 	bl	80029bc <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048fc:	e00a      	b.n	8004914 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048fe:	f7fe f85d 	bl	80029bc <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800490c:	4293      	cmp	r3, r2
 800490e:	d901      	bls.n	8004914 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e0b1      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004914:	4b4b      	ldr	r3, [pc, #300]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004916:	6a1b      	ldr	r3, [r3, #32]
 8004918:	f003 0302 	and.w	r3, r3, #2
 800491c:	2b00      	cmp	r3, #0
 800491e:	d0ee      	beq.n	80048fe <HAL_RCC_OscConfig+0x37e>
 8004920:	e014      	b.n	800494c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004922:	f7fe f84b 	bl	80029bc <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800492a:	f7fe f847 	bl	80029bc <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004938:	4293      	cmp	r3, r2
 800493a:	d901      	bls.n	8004940 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e09b      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004940:	4b40      	ldr	r3, [pc, #256]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1ee      	bne.n	800492a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800494c:	7dfb      	ldrb	r3, [r7, #23]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d105      	bne.n	800495e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004952:	4b3c      	ldr	r3, [pc, #240]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004954:	69db      	ldr	r3, [r3, #28]
 8004956:	4a3b      	ldr	r2, [pc, #236]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004958:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800495c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	69db      	ldr	r3, [r3, #28]
 8004962:	2b00      	cmp	r3, #0
 8004964:	f000 8087 	beq.w	8004a76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004968:	4b36      	ldr	r3, [pc, #216]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f003 030c 	and.w	r3, r3, #12
 8004970:	2b08      	cmp	r3, #8
 8004972:	d061      	beq.n	8004a38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	2b02      	cmp	r3, #2
 800497a:	d146      	bne.n	8004a0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800497c:	4b33      	ldr	r3, [pc, #204]	@ (8004a4c <HAL_RCC_OscConfig+0x4cc>)
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004982:	f7fe f81b 	bl	80029bc <HAL_GetTick>
 8004986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004988:	e008      	b.n	800499c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800498a:	f7fe f817 	bl	80029bc <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	2b02      	cmp	r3, #2
 8004996:	d901      	bls.n	800499c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	e06d      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800499c:	4b29      	ldr	r3, [pc, #164]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1f0      	bne.n	800498a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a1b      	ldr	r3, [r3, #32]
 80049ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049b0:	d108      	bne.n	80049c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049b2:	4b24      	ldr	r3, [pc, #144]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	4921      	ldr	r1, [pc, #132]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80049c0:	4313      	orrs	r3, r2
 80049c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6a19      	ldr	r1, [r3, #32]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	430b      	orrs	r3, r1
 80049d6:	491b      	ldr	r1, [pc, #108]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049dc:	4b1b      	ldr	r3, [pc, #108]	@ (8004a4c <HAL_RCC_OscConfig+0x4cc>)
 80049de:	2201      	movs	r2, #1
 80049e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e2:	f7fd ffeb 	bl	80029bc <HAL_GetTick>
 80049e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049e8:	e008      	b.n	80049fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049ea:	f7fd ffe7 	bl	80029bc <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e03d      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049fc:	4b11      	ldr	r3, [pc, #68]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d0f0      	beq.n	80049ea <HAL_RCC_OscConfig+0x46a>
 8004a08:	e035      	b.n	8004a76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a0a:	4b10      	ldr	r3, [pc, #64]	@ (8004a4c <HAL_RCC_OscConfig+0x4cc>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a10:	f7fd ffd4 	bl	80029bc <HAL_GetTick>
 8004a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a16:	e008      	b.n	8004a2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a18:	f7fd ffd0 	bl	80029bc <HAL_GetTick>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d901      	bls.n	8004a2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e026      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a2a:	4b06      	ldr	r3, [pc, #24]	@ (8004a44 <HAL_RCC_OscConfig+0x4c4>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d1f0      	bne.n	8004a18 <HAL_RCC_OscConfig+0x498>
 8004a36:	e01e      	b.n	8004a76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	69db      	ldr	r3, [r3, #28]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d107      	bne.n	8004a50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e019      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
 8004a44:	40021000 	.word	0x40021000
 8004a48:	40007000 	.word	0x40007000
 8004a4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a50:	4b0b      	ldr	r3, [pc, #44]	@ (8004a80 <HAL_RCC_OscConfig+0x500>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d106      	bne.n	8004a72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d001      	beq.n	8004a76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3718      	adds	r7, #24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	40021000 	.word	0x40021000

08004a84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	e0d0      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a98:	4b6a      	ldr	r3, [pc, #424]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0307 	and.w	r3, r3, #7
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	429a      	cmp	r2, r3
 8004aa4:	d910      	bls.n	8004ac8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aa6:	4b67      	ldr	r3, [pc, #412]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f023 0207 	bic.w	r2, r3, #7
 8004aae:	4965      	ldr	r1, [pc, #404]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab6:	4b63      	ldr	r3, [pc, #396]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e0b8      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d020      	beq.n	8004b16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0304 	and.w	r3, r3, #4
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ae0:	4b59      	ldr	r3, [pc, #356]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	4a58      	ldr	r2, [pc, #352]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004aea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d005      	beq.n	8004b04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004af8:	4b53      	ldr	r3, [pc, #332]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4a52      	ldr	r2, [pc, #328]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004afe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004b02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b04:	4b50      	ldr	r3, [pc, #320]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	494d      	ldr	r1, [pc, #308]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d040      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d107      	bne.n	8004b3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b2a:	4b47      	ldr	r3, [pc, #284]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d115      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e07f      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d107      	bne.n	8004b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b42:	4b41      	ldr	r3, [pc, #260]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d109      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e073      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b52:	4b3d      	ldr	r3, [pc, #244]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e06b      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b62:	4b39      	ldr	r3, [pc, #228]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f023 0203 	bic.w	r2, r3, #3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	4936      	ldr	r1, [pc, #216]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b74:	f7fd ff22 	bl	80029bc <HAL_GetTick>
 8004b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b7c:	f7fd ff1e 	bl	80029bc <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e053      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b92:	4b2d      	ldr	r3, [pc, #180]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	f003 020c 	and.w	r2, r3, #12
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d1eb      	bne.n	8004b7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ba4:	4b27      	ldr	r3, [pc, #156]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	683a      	ldr	r2, [r7, #0]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d210      	bcs.n	8004bd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bb2:	4b24      	ldr	r3, [pc, #144]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f023 0207 	bic.w	r2, r3, #7
 8004bba:	4922      	ldr	r1, [pc, #136]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc2:	4b20      	ldr	r3, [pc, #128]	@ (8004c44 <HAL_RCC_ClockConfig+0x1c0>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d001      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e032      	b.n	8004c3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0304 	and.w	r3, r3, #4
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d008      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004be0:	4b19      	ldr	r3, [pc, #100]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	4916      	ldr	r1, [pc, #88]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0308 	and.w	r3, r3, #8
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d009      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bfe:	4b12      	ldr	r3, [pc, #72]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	490e      	ldr	r1, [pc, #56]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c12:	f000 f821 	bl	8004c58 <HAL_RCC_GetSysClockFreq>
 8004c16:	4602      	mov	r2, r0
 8004c18:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <HAL_RCC_ClockConfig+0x1c4>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	091b      	lsrs	r3, r3, #4
 8004c1e:	f003 030f 	and.w	r3, r3, #15
 8004c22:	490a      	ldr	r1, [pc, #40]	@ (8004c4c <HAL_RCC_ClockConfig+0x1c8>)
 8004c24:	5ccb      	ldrb	r3, [r1, r3]
 8004c26:	fa22 f303 	lsr.w	r3, r2, r3
 8004c2a:	4a09      	ldr	r2, [pc, #36]	@ (8004c50 <HAL_RCC_ClockConfig+0x1cc>)
 8004c2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c2e:	4b09      	ldr	r3, [pc, #36]	@ (8004c54 <HAL_RCC_ClockConfig+0x1d0>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7fd fe80 	bl	8002938 <HAL_InitTick>

  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	40022000 	.word	0x40022000
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	080092b8 	.word	0x080092b8
 8004c50:	20000004 	.word	0x20000004
 8004c54:	20000008 	.word	0x20000008

08004c58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b087      	sub	sp, #28
 8004c5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	60fb      	str	r3, [r7, #12]
 8004c62:	2300      	movs	r3, #0
 8004c64:	60bb      	str	r3, [r7, #8]
 8004c66:	2300      	movs	r3, #0
 8004c68:	617b      	str	r3, [r7, #20]
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c72:	4b1e      	ldr	r3, [pc, #120]	@ (8004cec <HAL_RCC_GetSysClockFreq+0x94>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f003 030c 	and.w	r3, r3, #12
 8004c7e:	2b04      	cmp	r3, #4
 8004c80:	d002      	beq.n	8004c88 <HAL_RCC_GetSysClockFreq+0x30>
 8004c82:	2b08      	cmp	r3, #8
 8004c84:	d003      	beq.n	8004c8e <HAL_RCC_GetSysClockFreq+0x36>
 8004c86:	e027      	b.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c88:	4b19      	ldr	r3, [pc, #100]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c8a:	613b      	str	r3, [r7, #16]
      break;
 8004c8c:	e027      	b.n	8004cde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	0c9b      	lsrs	r3, r3, #18
 8004c92:	f003 030f 	and.w	r3, r3, #15
 8004c96:	4a17      	ldr	r2, [pc, #92]	@ (8004cf4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c98:	5cd3      	ldrb	r3, [r2, r3]
 8004c9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d010      	beq.n	8004cc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ca6:	4b11      	ldr	r3, [pc, #68]	@ (8004cec <HAL_RCC_GetSysClockFreq+0x94>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	0c5b      	lsrs	r3, r3, #17
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	4a11      	ldr	r2, [pc, #68]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004cb2:	5cd3      	ldrb	r3, [r2, r3]
 8004cb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cba:	fb03 f202 	mul.w	r2, r3, r2
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	e004      	b.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a0c      	ldr	r2, [pc, #48]	@ (8004cfc <HAL_RCC_GetSysClockFreq+0xa4>)
 8004ccc:	fb02 f303 	mul.w	r3, r2, r3
 8004cd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	613b      	str	r3, [r7, #16]
      break;
 8004cd6:	e002      	b.n	8004cde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004cd8:	4b05      	ldr	r3, [pc, #20]	@ (8004cf0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cda:	613b      	str	r3, [r7, #16]
      break;
 8004cdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cde:	693b      	ldr	r3, [r7, #16]
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	371c      	adds	r7, #28
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	007a1200 	.word	0x007a1200
 8004cf4:	080092d0 	.word	0x080092d0
 8004cf8:	080092e0 	.word	0x080092e0
 8004cfc:	003d0900 	.word	0x003d0900

08004d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d04:	4b02      	ldr	r3, [pc, #8]	@ (8004d10 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d06:	681b      	ldr	r3, [r3, #0]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr
 8004d10:	20000004 	.word	0x20000004

08004d14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d18:	f7ff fff2 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	4b05      	ldr	r3, [pc, #20]	@ (8004d34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	0a1b      	lsrs	r3, r3, #8
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	4903      	ldr	r1, [pc, #12]	@ (8004d38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d2a:	5ccb      	ldrb	r3, [r1, r3]
 8004d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40021000 	.word	0x40021000
 8004d38:	080092c8 	.word	0x080092c8

08004d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d40:	f7ff ffde 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d44:	4602      	mov	r2, r0
 8004d46:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	0adb      	lsrs	r3, r3, #11
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	4903      	ldr	r1, [pc, #12]	@ (8004d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d52:	5ccb      	ldrb	r3, [r1, r3]
 8004d54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40021000 	.word	0x40021000
 8004d60:	080092c8 	.word	0x080092c8

08004d64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d98 <RCC_Delay+0x34>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a0a      	ldr	r2, [pc, #40]	@ (8004d9c <RCC_Delay+0x38>)
 8004d72:	fba2 2303 	umull	r2, r3, r2, r3
 8004d76:	0a5b      	lsrs	r3, r3, #9
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	fb02 f303 	mul.w	r3, r2, r3
 8004d7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d80:	bf00      	nop
  }
  while (Delay --);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	1e5a      	subs	r2, r3, #1
 8004d86:	60fa      	str	r2, [r7, #12]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1f9      	bne.n	8004d80 <RCC_Delay+0x1c>
}
 8004d8c:	bf00      	nop
 8004d8e:	bf00      	nop
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr
 8004d98:	20000004 	.word	0x20000004
 8004d9c:	10624dd3 	.word	0x10624dd3

08004da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004da8:	2300      	movs	r3, #0
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	2300      	movs	r3, #0
 8004dae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d07d      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dc0:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10d      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dcc:	4b4c      	ldr	r3, [pc, #304]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dd6:	61d3      	str	r3, [r2, #28]
 8004dd8:	4b49      	ldr	r3, [pc, #292]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dda:	69db      	ldr	r3, [r3, #28]
 8004ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004de0:	60bb      	str	r3, [r7, #8]
 8004de2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004de4:	2301      	movs	r3, #1
 8004de6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004de8:	4b46      	ldr	r3, [pc, #280]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d118      	bne.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004df4:	4b43      	ldr	r3, [pc, #268]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a42      	ldr	r2, [pc, #264]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004dfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dfe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e00:	f7fd fddc 	bl	80029bc <HAL_GetTick>
 8004e04:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e06:	e008      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e08:	f7fd fdd8 	bl	80029bc <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b64      	cmp	r3, #100	@ 0x64
 8004e14:	d901      	bls.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e06d      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e1a:	4b3a      	ldr	r3, [pc, #232]	@ (8004f04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0f0      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e26:	4b36      	ldr	r3, [pc, #216]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e2e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d02e      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d027      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e44:	4b2e      	ldr	r3, [pc, #184]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e46:	6a1b      	ldr	r3, [r3, #32]
 8004e48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e50:	2201      	movs	r2, #1
 8004e52:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e54:	4b2c      	ldr	r3, [pc, #176]	@ (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e56:	2200      	movs	r2, #0
 8004e58:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e5a:	4a29      	ldr	r2, [pc, #164]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d014      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e6a:	f7fd fda7 	bl	80029bc <HAL_GetTick>
 8004e6e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e70:	e00a      	b.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e72:	f7fd fda3 	bl	80029bc <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e036      	b.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e88:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0ee      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e94:	4b1a      	ldr	r3, [pc, #104]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4917      	ldr	r1, [pc, #92]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ea6:	7dfb      	ldrb	r3, [r7, #23]
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d105      	bne.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eac:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eae:	69db      	ldr	r3, [r3, #28]
 8004eb0:	4a13      	ldr	r2, [pc, #76]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eb6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d008      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	490b      	ldr	r1, [pc, #44]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 0310 	and.w	r3, r3, #16
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d008      	beq.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ee2:	4b07      	ldr	r3, [pc, #28]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	4904      	ldr	r1, [pc, #16]	@ (8004f00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	40021000 	.word	0x40021000
 8004f04:	40007000 	.word	0x40007000
 8004f08:	42420440 	.word	0x42420440

08004f0c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b088      	sub	sp, #32
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004f14:	2300      	movs	r3, #0
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	2300      	movs	r3, #0
 8004f1a:	61fb      	str	r3, [r7, #28]
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]
 8004f24:	2300      	movs	r3, #0
 8004f26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b10      	cmp	r3, #16
 8004f2c:	d00a      	beq.n	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2b10      	cmp	r3, #16
 8004f32:	f200 808a 	bhi.w	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d045      	beq.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d075      	beq.n	800502e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004f42:	e082      	b.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004f44:	4b46      	ldr	r3, [pc, #280]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004f4a:	4b45      	ldr	r3, [pc, #276]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d07b      	beq.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	0c9b      	lsrs	r3, r3, #18
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	4a41      	ldr	r2, [pc, #260]	@ (8005064 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004f60:	5cd3      	ldrb	r3, [r2, r3]
 8004f62:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d015      	beq.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	0c5b      	lsrs	r3, r3, #17
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	4a3b      	ldr	r2, [pc, #236]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004f7a:	5cd3      	ldrb	r3, [r2, r3]
 8004f7c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00d      	beq.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004f88:	4a38      	ldr	r2, [pc, #224]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	fb02 f303 	mul.w	r3, r2, r3
 8004f96:	61fb      	str	r3, [r7, #28]
 8004f98:	e004      	b.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	4a34      	ldr	r2, [pc, #208]	@ (8005070 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004f9e:	fb02 f303 	mul.w	r3, r2, r3
 8004fa2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004fa4:	4b2e      	ldr	r3, [pc, #184]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fb0:	d102      	bne.n	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	61bb      	str	r3, [r7, #24]
      break;
 8004fb6:	e04a      	b.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	4a2d      	ldr	r2, [pc, #180]	@ (8005074 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc2:	085b      	lsrs	r3, r3, #1
 8004fc4:	61bb      	str	r3, [r7, #24]
      break;
 8004fc6:	e042      	b.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004fc8:	4b25      	ldr	r3, [pc, #148]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004fca:	6a1b      	ldr	r3, [r3, #32]
 8004fcc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd8:	d108      	bne.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004fe4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fe8:	61bb      	str	r3, [r7, #24]
 8004fea:	e01f      	b.n	800502c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ff6:	d109      	bne.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004ff8:	4b19      	ldr	r3, [pc, #100]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d003      	beq.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8005004:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8005008:	61bb      	str	r3, [r7, #24]
 800500a:	e00f      	b.n	800502c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005012:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005016:	d11c      	bne.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005018:	4b11      	ldr	r3, [pc, #68]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d016      	beq.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8005024:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8005028:	61bb      	str	r3, [r7, #24]
      break;
 800502a:	e012      	b.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800502c:	e011      	b.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800502e:	f7ff fe85 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 8005032:	4602      	mov	r2, r0
 8005034:	4b0a      	ldr	r3, [pc, #40]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	0b9b      	lsrs	r3, r3, #14
 800503a:	f003 0303 	and.w	r3, r3, #3
 800503e:	3301      	adds	r3, #1
 8005040:	005b      	lsls	r3, r3, #1
 8005042:	fbb2 f3f3 	udiv	r3, r2, r3
 8005046:	61bb      	str	r3, [r7, #24]
      break;
 8005048:	e004      	b.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800504a:	bf00      	nop
 800504c:	e002      	b.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800504e:	bf00      	nop
 8005050:	e000      	b.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005052:	bf00      	nop
    }
  }
  return (frequency);
 8005054:	69bb      	ldr	r3, [r7, #24]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3720      	adds	r7, #32
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}
 800505e:	bf00      	nop
 8005060:	40021000 	.word	0x40021000
 8005064:	080092e4 	.word	0x080092e4
 8005068:	080092f4 	.word	0x080092f4
 800506c:	007a1200 	.word	0x007a1200
 8005070:	003d0900 	.word	0x003d0900
 8005074:	aaaaaaab 	.word	0xaaaaaaab

08005078 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e041      	b.n	800510e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d106      	bne.n	80050a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f7fd fa40 	bl	8002524 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	3304      	adds	r3, #4
 80050b4:	4619      	mov	r1, r3
 80050b6:	4610      	mov	r0, r2
 80050b8:	f000 fafc 	bl	80056b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3708      	adds	r7, #8
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
	...

08005118 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005118:	b480      	push	{r7}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b01      	cmp	r3, #1
 800512a:	d001      	beq.n	8005130 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e032      	b.n	8005196 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a18      	ldr	r2, [pc, #96]	@ (80051a0 <HAL_TIM_Base_Start+0x88>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d00e      	beq.n	8005160 <HAL_TIM_Base_Start+0x48>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800514a:	d009      	beq.n	8005160 <HAL_TIM_Base_Start+0x48>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a14      	ldr	r2, [pc, #80]	@ (80051a4 <HAL_TIM_Base_Start+0x8c>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d004      	beq.n	8005160 <HAL_TIM_Base_Start+0x48>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a13      	ldr	r2, [pc, #76]	@ (80051a8 <HAL_TIM_Base_Start+0x90>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d111      	bne.n	8005184 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 0307 	and.w	r3, r3, #7
 800516a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2b06      	cmp	r3, #6
 8005170:	d010      	beq.n	8005194 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f042 0201 	orr.w	r2, r2, #1
 8005180:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005182:	e007      	b.n	8005194 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0201 	orr.w	r2, r2, #1
 8005192:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	bc80      	pop	{r7}
 800519e:	4770      	bx	lr
 80051a0:	40012c00 	.word	0x40012c00
 80051a4:	40000400 	.word	0x40000400
 80051a8:	40000800 	.word	0x40000800

080051ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e041      	b.n	8005242 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d106      	bne.n	80051d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f839 	bl	800524a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f000 fa62 	bl	80056b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3708      	adds	r7, #8
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	bc80      	pop	{r7}
 800525a:	4770      	bx	lr

0800525c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b084      	sub	sp, #16
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d109      	bne.n	8005280 <HAL_TIM_PWM_Start+0x24>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b01      	cmp	r3, #1
 8005276:	bf14      	ite	ne
 8005278:	2301      	movne	r3, #1
 800527a:	2300      	moveq	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	e022      	b.n	80052c6 <HAL_TIM_PWM_Start+0x6a>
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	2b04      	cmp	r3, #4
 8005284:	d109      	bne.n	800529a <HAL_TIM_PWM_Start+0x3e>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b01      	cmp	r3, #1
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2db      	uxtb	r3, r3
 8005298:	e015      	b.n	80052c6 <HAL_TIM_PWM_Start+0x6a>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b08      	cmp	r3, #8
 800529e:	d109      	bne.n	80052b4 <HAL_TIM_PWM_Start+0x58>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	e008      	b.n	80052c6 <HAL_TIM_PWM_Start+0x6a>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b01      	cmp	r3, #1
 80052be:	bf14      	ite	ne
 80052c0:	2301      	movne	r3, #1
 80052c2:	2300      	moveq	r3, #0
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e05e      	b.n	800538c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d104      	bne.n	80052de <HAL_TIM_PWM_Start+0x82>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2202      	movs	r2, #2
 80052d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052dc:	e013      	b.n	8005306 <HAL_TIM_PWM_Start+0xaa>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b04      	cmp	r3, #4
 80052e2:	d104      	bne.n	80052ee <HAL_TIM_PWM_Start+0x92>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2202      	movs	r2, #2
 80052e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052ec:	e00b      	b.n	8005306 <HAL_TIM_PWM_Start+0xaa>
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	2b08      	cmp	r3, #8
 80052f2:	d104      	bne.n	80052fe <HAL_TIM_PWM_Start+0xa2>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052fc:	e003      	b.n	8005306 <HAL_TIM_PWM_Start+0xaa>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2202      	movs	r2, #2
 8005302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2201      	movs	r2, #1
 800530c:	6839      	ldr	r1, [r7, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f000 fc5c 	bl	8005bcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1e      	ldr	r2, [pc, #120]	@ (8005394 <HAL_TIM_PWM_Start+0x138>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d107      	bne.n	800532e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800532c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a18      	ldr	r2, [pc, #96]	@ (8005394 <HAL_TIM_PWM_Start+0x138>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d00e      	beq.n	8005356 <HAL_TIM_PWM_Start+0xfa>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005340:	d009      	beq.n	8005356 <HAL_TIM_PWM_Start+0xfa>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a14      	ldr	r2, [pc, #80]	@ (8005398 <HAL_TIM_PWM_Start+0x13c>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d004      	beq.n	8005356 <HAL_TIM_PWM_Start+0xfa>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a12      	ldr	r2, [pc, #72]	@ (800539c <HAL_TIM_PWM_Start+0x140>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d111      	bne.n	800537a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 0307 	and.w	r3, r3, #7
 8005360:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b06      	cmp	r3, #6
 8005366:	d010      	beq.n	800538a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f042 0201 	orr.w	r2, r2, #1
 8005376:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005378:	e007      	b.n	800538a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f042 0201 	orr.w	r2, r2, #1
 8005388:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3710      	adds	r7, #16
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}
 8005394:	40012c00 	.word	0x40012c00
 8005398:	40000400 	.word	0x40000400
 800539c:	40000800 	.word	0x40000800

080053a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053ac:	2300      	movs	r3, #0
 80053ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d101      	bne.n	80053be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80053ba:	2302      	movs	r3, #2
 80053bc:	e0ae      	b.n	800551c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b0c      	cmp	r3, #12
 80053ca:	f200 809f 	bhi.w	800550c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80053ce:	a201      	add	r2, pc, #4	@ (adr r2, 80053d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d4:	08005409 	.word	0x08005409
 80053d8:	0800550d 	.word	0x0800550d
 80053dc:	0800550d 	.word	0x0800550d
 80053e0:	0800550d 	.word	0x0800550d
 80053e4:	08005449 	.word	0x08005449
 80053e8:	0800550d 	.word	0x0800550d
 80053ec:	0800550d 	.word	0x0800550d
 80053f0:	0800550d 	.word	0x0800550d
 80053f4:	0800548b 	.word	0x0800548b
 80053f8:	0800550d 	.word	0x0800550d
 80053fc:	0800550d 	.word	0x0800550d
 8005400:	0800550d 	.word	0x0800550d
 8005404:	080054cb 	.word	0x080054cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	68b9      	ldr	r1, [r7, #8]
 800540e:	4618      	mov	r0, r3
 8005410:	f000 f9be 	bl	8005790 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	699a      	ldr	r2, [r3, #24]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f042 0208 	orr.w	r2, r2, #8
 8005422:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	699a      	ldr	r2, [r3, #24]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0204 	bic.w	r2, r2, #4
 8005432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6999      	ldr	r1, [r3, #24]
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	691a      	ldr	r2, [r3, #16]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	619a      	str	r2, [r3, #24]
      break;
 8005446:	e064      	b.n	8005512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68b9      	ldr	r1, [r7, #8]
 800544e:	4618      	mov	r0, r3
 8005450:	f000 fa04 	bl	800585c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	699a      	ldr	r2, [r3, #24]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	699a      	ldr	r2, [r3, #24]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6999      	ldr	r1, [r3, #24]
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	021a      	lsls	r2, r3, #8
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	619a      	str	r2, [r3, #24]
      break;
 8005488:	e043      	b.n	8005512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68b9      	ldr	r1, [r7, #8]
 8005490:	4618      	mov	r0, r3
 8005492:	f000 fa4d 	bl	8005930 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	69da      	ldr	r2, [r3, #28]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f042 0208 	orr.w	r2, r2, #8
 80054a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	69da      	ldr	r2, [r3, #28]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0204 	bic.w	r2, r2, #4
 80054b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	69d9      	ldr	r1, [r3, #28]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	691a      	ldr	r2, [r3, #16]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	430a      	orrs	r2, r1
 80054c6:	61da      	str	r2, [r3, #28]
      break;
 80054c8:	e023      	b.n	8005512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68b9      	ldr	r1, [r7, #8]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f000 fa97 	bl	8005a04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	69da      	ldr	r2, [r3, #28]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	69da      	ldr	r2, [r3, #28]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69d9      	ldr	r1, [r3, #28]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	021a      	lsls	r2, r3, #8
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	430a      	orrs	r2, r1
 8005508:	61da      	str	r2, [r3, #28]
      break;
 800550a:	e002      	b.n	8005512 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	75fb      	strb	r3, [r7, #23]
      break;
 8005510:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800551a:	7dfb      	ldrb	r3, [r7, #23]
}
 800551c:	4618      	mov	r0, r3
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800552e:	2300      	movs	r3, #0
 8005530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005538:	2b01      	cmp	r3, #1
 800553a:	d101      	bne.n	8005540 <HAL_TIM_ConfigClockSource+0x1c>
 800553c:	2302      	movs	r3, #2
 800553e:	e0b4      	b.n	80056aa <HAL_TIM_ConfigClockSource+0x186>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800555e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005566:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68ba      	ldr	r2, [r7, #8]
 800556e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005578:	d03e      	beq.n	80055f8 <HAL_TIM_ConfigClockSource+0xd4>
 800557a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800557e:	f200 8087 	bhi.w	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 8005582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005586:	f000 8086 	beq.w	8005696 <HAL_TIM_ConfigClockSource+0x172>
 800558a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800558e:	d87f      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 8005590:	2b70      	cmp	r3, #112	@ 0x70
 8005592:	d01a      	beq.n	80055ca <HAL_TIM_ConfigClockSource+0xa6>
 8005594:	2b70      	cmp	r3, #112	@ 0x70
 8005596:	d87b      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 8005598:	2b60      	cmp	r3, #96	@ 0x60
 800559a:	d050      	beq.n	800563e <HAL_TIM_ConfigClockSource+0x11a>
 800559c:	2b60      	cmp	r3, #96	@ 0x60
 800559e:	d877      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 80055a0:	2b50      	cmp	r3, #80	@ 0x50
 80055a2:	d03c      	beq.n	800561e <HAL_TIM_ConfigClockSource+0xfa>
 80055a4:	2b50      	cmp	r3, #80	@ 0x50
 80055a6:	d873      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 80055a8:	2b40      	cmp	r3, #64	@ 0x40
 80055aa:	d058      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x13a>
 80055ac:	2b40      	cmp	r3, #64	@ 0x40
 80055ae:	d86f      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 80055b0:	2b30      	cmp	r3, #48	@ 0x30
 80055b2:	d064      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x15a>
 80055b4:	2b30      	cmp	r3, #48	@ 0x30
 80055b6:	d86b      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 80055b8:	2b20      	cmp	r3, #32
 80055ba:	d060      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x15a>
 80055bc:	2b20      	cmp	r3, #32
 80055be:	d867      	bhi.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d05c      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x15a>
 80055c4:	2b10      	cmp	r3, #16
 80055c6:	d05a      	beq.n	800567e <HAL_TIM_ConfigClockSource+0x15a>
 80055c8:	e062      	b.n	8005690 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055da:	f000 fad8 	bl	8005b8e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	609a      	str	r2, [r3, #8]
      break;
 80055f6:	e04f      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005608:	f000 fac1 	bl	8005b8e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689a      	ldr	r2, [r3, #8]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800561a:	609a      	str	r2, [r3, #8]
      break;
 800561c:	e03c      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800562a:	461a      	mov	r2, r3
 800562c:	f000 fa38 	bl	8005aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2150      	movs	r1, #80	@ 0x50
 8005636:	4618      	mov	r0, r3
 8005638:	f000 fa8f 	bl	8005b5a <TIM_ITRx_SetConfig>
      break;
 800563c:	e02c      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800564a:	461a      	mov	r2, r3
 800564c:	f000 fa56 	bl	8005afc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2160      	movs	r1, #96	@ 0x60
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fa7f 	bl	8005b5a <TIM_ITRx_SetConfig>
      break;
 800565c:	e01c      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800566a:	461a      	mov	r2, r3
 800566c:	f000 fa18 	bl	8005aa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	2140      	movs	r1, #64	@ 0x40
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fa6f 	bl	8005b5a <TIM_ITRx_SetConfig>
      break;
 800567c:	e00c      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4619      	mov	r1, r3
 8005688:	4610      	mov	r0, r2
 800568a:	f000 fa66 	bl	8005b5a <TIM_ITRx_SetConfig>
      break;
 800568e:	e003      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	73fb      	strb	r3, [r7, #15]
      break;
 8005694:	e000      	b.n	8005698 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005696:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
	...

080056b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a2f      	ldr	r2, [pc, #188]	@ (8005784 <TIM_Base_SetConfig+0xd0>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d00b      	beq.n	80056e4 <TIM_Base_SetConfig+0x30>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d2:	d007      	beq.n	80056e4 <TIM_Base_SetConfig+0x30>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005788 <TIM_Base_SetConfig+0xd4>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d003      	beq.n	80056e4 <TIM_Base_SetConfig+0x30>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a2b      	ldr	r2, [pc, #172]	@ (800578c <TIM_Base_SetConfig+0xd8>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d108      	bne.n	80056f6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a22      	ldr	r2, [pc, #136]	@ (8005784 <TIM_Base_SetConfig+0xd0>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d00b      	beq.n	8005716 <TIM_Base_SetConfig+0x62>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005704:	d007      	beq.n	8005716 <TIM_Base_SetConfig+0x62>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a1f      	ldr	r2, [pc, #124]	@ (8005788 <TIM_Base_SetConfig+0xd4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <TIM_Base_SetConfig+0x62>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a1e      	ldr	r2, [pc, #120]	@ (800578c <TIM_Base_SetConfig+0xd8>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d108      	bne.n	8005728 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800571c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	4313      	orrs	r3, r2
 8005726:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a0d      	ldr	r2, [pc, #52]	@ (8005784 <TIM_Base_SetConfig+0xd0>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d103      	bne.n	800575c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	691a      	ldr	r2, [r3, #16]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	f003 0301 	and.w	r3, r3, #1
 800576a:	2b00      	cmp	r3, #0
 800576c:	d005      	beq.n	800577a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f023 0201 	bic.w	r2, r3, #1
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	611a      	str	r2, [r3, #16]
  }
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	bc80      	pop	{r7}
 8005782:	4770      	bx	lr
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40000400 	.word	0x40000400
 800578c:	40000800 	.word	0x40000800

08005790 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a1b      	ldr	r3, [r3, #32]
 80057a4:	f023 0201 	bic.w	r2, r3, #1
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f023 0303 	bic.w	r3, r3, #3
 80057c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68fa      	ldr	r2, [r7, #12]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f023 0302 	bic.w	r3, r3, #2
 80057d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005858 <TIM_OC1_SetConfig+0xc8>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d10c      	bne.n	8005806 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	f023 0308 	bic.w	r3, r3, #8
 80057f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	68db      	ldr	r3, [r3, #12]
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	f023 0304 	bic.w	r3, r3, #4
 8005804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a13      	ldr	r2, [pc, #76]	@ (8005858 <TIM_OC1_SetConfig+0xc8>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d111      	bne.n	8005832 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800581c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	4313      	orrs	r3, r2
 8005826:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	699b      	ldr	r3, [r3, #24]
 800582c:	693a      	ldr	r2, [r7, #16]
 800582e:	4313      	orrs	r3, r2
 8005830:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	685a      	ldr	r2, [r3, #4]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	697a      	ldr	r2, [r7, #20]
 800584a:	621a      	str	r2, [r3, #32]
}
 800584c:	bf00      	nop
 800584e:	371c      	adds	r7, #28
 8005850:	46bd      	mov	sp, r7
 8005852:	bc80      	pop	{r7}
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	40012c00 	.word	0x40012c00

0800585c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800585c:	b480      	push	{r7}
 800585e:	b087      	sub	sp, #28
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	f023 0210 	bic.w	r2, r3, #16
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	699b      	ldr	r3, [r3, #24]
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800588a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	021b      	lsls	r3, r3, #8
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4313      	orrs	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f023 0320 	bic.w	r3, r3, #32
 80058a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a1d      	ldr	r2, [pc, #116]	@ (800592c <TIM_OC2_SetConfig+0xd0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d10d      	bne.n	80058d8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	011b      	lsls	r3, r3, #4
 80058ca:	697a      	ldr	r2, [r7, #20]
 80058cc:	4313      	orrs	r3, r2
 80058ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a14      	ldr	r2, [pc, #80]	@ (800592c <TIM_OC2_SetConfig+0xd0>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d113      	bne.n	8005908 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80058e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	4313      	orrs	r3, r2
 8005906:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	621a      	str	r2, [r3, #32]
}
 8005922:	bf00      	nop
 8005924:	371c      	adds	r7, #28
 8005926:	46bd      	mov	sp, r7
 8005928:	bc80      	pop	{r7}
 800592a:	4770      	bx	lr
 800592c:	40012c00 	.word	0x40012c00

08005930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	69db      	ldr	r3, [r3, #28]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800595e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f023 0303 	bic.w	r3, r3, #3
 8005966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	4313      	orrs	r3, r2
 8005970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	021b      	lsls	r3, r3, #8
 8005980:	697a      	ldr	r2, [r7, #20]
 8005982:	4313      	orrs	r3, r2
 8005984:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a1d      	ldr	r2, [pc, #116]	@ (8005a00 <TIM_OC3_SetConfig+0xd0>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d10d      	bne.n	80059aa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	021b      	lsls	r3, r3, #8
 800599c:	697a      	ldr	r2, [r7, #20]
 800599e:	4313      	orrs	r3, r2
 80059a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a14      	ldr	r2, [pc, #80]	@ (8005a00 <TIM_OC3_SetConfig+0xd0>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d113      	bne.n	80059da <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	011b      	lsls	r3, r3, #4
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	699b      	ldr	r3, [r3, #24]
 80059d2:	011b      	lsls	r3, r3, #4
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	621a      	str	r2, [r3, #32]
}
 80059f4:	bf00      	nop
 80059f6:	371c      	adds	r7, #28
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bc80      	pop	{r7}
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	40012c00 	.word	0x40012c00

08005a04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b087      	sub	sp, #28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a1b      	ldr	r3, [r3, #32]
 8005a18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	69db      	ldr	r3, [r3, #28]
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	021b      	lsls	r3, r3, #8
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	031b      	lsls	r3, r3, #12
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a0f      	ldr	r2, [pc, #60]	@ (8005a9c <TIM_OC4_SetConfig+0x98>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d109      	bne.n	8005a78 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	019b      	lsls	r3, r3, #6
 8005a72:	697a      	ldr	r2, [r7, #20]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	621a      	str	r2, [r3, #32]
}
 8005a92:	bf00      	nop
 8005a94:	371c      	adds	r7, #28
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bc80      	pop	{r7}
 8005a9a:	4770      	bx	lr
 8005a9c:	40012c00 	.word	0x40012c00

08005aa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b087      	sub	sp, #28
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	60b9      	str	r1, [r7, #8]
 8005aaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	f023 0201 	bic.w	r2, r3, #1
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ac4:	693b      	ldr	r3, [r7, #16]
 8005ac6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f023 030a 	bic.w	r3, r3, #10
 8005adc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	693a      	ldr	r2, [r7, #16]
 8005aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	621a      	str	r2, [r3, #32]
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bc80      	pop	{r7}
 8005afa:	4770      	bx	lr

08005afc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b087      	sub	sp, #28
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6a1b      	ldr	r3, [r3, #32]
 8005b0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	f023 0210 	bic.w	r2, r3, #16
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	031b      	lsls	r3, r3, #12
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b38:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	011b      	lsls	r3, r3, #4
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	693a      	ldr	r2, [r7, #16]
 8005b48:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	621a      	str	r2, [r3, #32]
}
 8005b50:	bf00      	nop
 8005b52:	371c      	adds	r7, #28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bc80      	pop	{r7}
 8005b58:	4770      	bx	lr

08005b5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b085      	sub	sp, #20
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	f043 0307 	orr.w	r3, r3, #7
 8005b7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	609a      	str	r2, [r3, #8]
}
 8005b84:	bf00      	nop
 8005b86:	3714      	adds	r7, #20
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bc80      	pop	{r7}
 8005b8c:	4770      	bx	lr

08005b8e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b8e:	b480      	push	{r7}
 8005b90:	b087      	sub	sp, #28
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ba8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	021a      	lsls	r2, r3, #8
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	609a      	str	r2, [r3, #8]
}
 8005bc2:	bf00      	nop
 8005bc4:	371c      	adds	r7, #28
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bc80      	pop	{r7}
 8005bca:	4770      	bx	lr

08005bcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b087      	sub	sp, #28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f003 031f 	and.w	r3, r3, #31
 8005bde:	2201      	movs	r2, #1
 8005be0:	fa02 f303 	lsl.w	r3, r2, r3
 8005be4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6a1a      	ldr	r2, [r3, #32]
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	43db      	mvns	r3, r3
 8005bee:	401a      	ands	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6a1a      	ldr	r2, [r3, #32]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f003 031f 	and.w	r3, r3, #31
 8005bfe:	6879      	ldr	r1, [r7, #4]
 8005c00:	fa01 f303 	lsl.w	r3, r1, r3
 8005c04:	431a      	orrs	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	621a      	str	r2, [r3, #32]
}
 8005c0a:	bf00      	nop
 8005c0c:	371c      	adds	r7, #28
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bc80      	pop	{r7}
 8005c12:	4770      	bx	lr

08005c14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d101      	bne.n	8005c2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c28:	2302      	movs	r3, #2
 8005c2a:	e046      	b.n	8005cba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a16      	ldr	r2, [pc, #88]	@ (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00e      	beq.n	8005c8e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c78:	d009      	beq.n	8005c8e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a12      	ldr	r2, [pc, #72]	@ (8005cc8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d004      	beq.n	8005c8e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a10      	ldr	r2, [pc, #64]	@ (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d10c      	bne.n	8005ca8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3714      	adds	r7, #20
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr
 8005cc4:	40012c00 	.word	0x40012c00
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40000800 	.word	0x40000800

08005cd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e042      	b.n	8005d68 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d106      	bne.n	8005cfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fc fca8 	bl	800264c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2224      	movs	r2, #36	@ 0x24
 8005d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68da      	ldr	r2, [r3, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 fa09 	bl	800612c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	695a      	ldr	r2, [r3, #20]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68da      	ldr	r2, [r3, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2220      	movs	r2, #32
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3708      	adds	r7, #8
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08a      	sub	sp, #40	@ 0x28
 8005d74:	af02      	add	r7, sp, #8
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	603b      	str	r3, [r7, #0]
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b20      	cmp	r3, #32
 8005d8e:	d175      	bne.n	8005e7c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d002      	beq.n	8005d9c <HAL_UART_Transmit+0x2c>
 8005d96:	88fb      	ldrh	r3, [r7, #6]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e06e      	b.n	8005e7e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2221      	movs	r2, #33	@ 0x21
 8005daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005dae:	f7fc fe05 	bl	80029bc <HAL_GetTick>
 8005db2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	88fa      	ldrh	r2, [r7, #6]
 8005db8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	88fa      	ldrh	r2, [r7, #6]
 8005dbe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dc8:	d108      	bne.n	8005ddc <HAL_UART_Transmit+0x6c>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d104      	bne.n	8005ddc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	61bb      	str	r3, [r7, #24]
 8005dda:	e003      	b.n	8005de4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005de0:	2300      	movs	r3, #0
 8005de2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005de4:	e02e      	b.n	8005e44 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	2200      	movs	r2, #0
 8005dee:	2180      	movs	r1, #128	@ 0x80
 8005df0:	68f8      	ldr	r0, [r7, #12]
 8005df2:	f000 f8df 	bl	8005fb4 <UART_WaitOnFlagUntilTimeout>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e03a      	b.n	8005e7e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10b      	bne.n	8005e26 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	881b      	ldrh	r3, [r3, #0]
 8005e12:	461a      	mov	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e1c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	3302      	adds	r3, #2
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	e007      	b.n	8005e36 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	781a      	ldrb	r2, [r3, #0]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	3301      	adds	r3, #1
 8005e34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	3b01      	subs	r3, #1
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1cb      	bne.n	8005de6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	9300      	str	r3, [sp, #0]
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	2200      	movs	r2, #0
 8005e56:	2140      	movs	r1, #64	@ 0x40
 8005e58:	68f8      	ldr	r0, [r7, #12]
 8005e5a:	f000 f8ab 	bl	8005fb4 <UART_WaitOnFlagUntilTimeout>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d005      	beq.n	8005e70 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2220      	movs	r2, #32
 8005e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	e006      	b.n	8005e7e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2220      	movs	r2, #32
 8005e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	e000      	b.n	8005e7e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005e7c:	2302      	movs	r3, #2
  }
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3720      	adds	r7, #32
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b08a      	sub	sp, #40	@ 0x28
 8005e8a:	af02      	add	r7, sp, #8
 8005e8c:	60f8      	str	r0, [r7, #12]
 8005e8e:	60b9      	str	r1, [r7, #8]
 8005e90:	603b      	str	r3, [r7, #0]
 8005e92:	4613      	mov	r3, r2
 8005e94:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e96:	2300      	movs	r3, #0
 8005e98:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	f040 8081 	bne.w	8005faa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <HAL_UART_Receive+0x2e>
 8005eae:	88fb      	ldrh	r3, [r7, #6]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d101      	bne.n	8005eb8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e079      	b.n	8005fac <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2222      	movs	r2, #34	@ 0x22
 8005ec2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ecc:	f7fc fd76 	bl	80029bc <HAL_GetTick>
 8005ed0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	88fa      	ldrh	r2, [r7, #6]
 8005ed6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	88fa      	ldrh	r2, [r7, #6]
 8005edc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ee6:	d108      	bne.n	8005efa <HAL_UART_Receive+0x74>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d104      	bne.n	8005efa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	61bb      	str	r3, [r7, #24]
 8005ef8:	e003      	b.n	8005f02 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005f02:	e047      	b.n	8005f94 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	2120      	movs	r1, #32
 8005f0e:	68f8      	ldr	r0, [r7, #12]
 8005f10:	f000 f850 	bl	8005fb4 <UART_WaitOnFlagUntilTimeout>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d005      	beq.n	8005f26 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e042      	b.n	8005fac <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10c      	bne.n	8005f46 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005f3e:	69bb      	ldr	r3, [r7, #24]
 8005f40:	3302      	adds	r3, #2
 8005f42:	61bb      	str	r3, [r7, #24]
 8005f44:	e01f      	b.n	8005f86 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f4e:	d007      	beq.n	8005f60 <HAL_UART_Receive+0xda>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10a      	bne.n	8005f6e <HAL_UART_Receive+0xe8>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	691b      	ldr	r3, [r3, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d106      	bne.n	8005f6e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	701a      	strb	r2, [r3, #0]
 8005f6c:	e008      	b.n	8005f80 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f7a:	b2da      	uxtb	r2, r3
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	3301      	adds	r3, #1
 8005f84:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	3b01      	subs	r3, #1
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1b2      	bne.n	8005f04 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2220      	movs	r2, #32
 8005fa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e000      	b.n	8005fac <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005faa:	2302      	movs	r3, #2
  }
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3720      	adds	r7, #32
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b086      	sub	sp, #24
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	603b      	str	r3, [r7, #0]
 8005fc0:	4613      	mov	r3, r2
 8005fc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fc4:	e03b      	b.n	800603e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fc6:	6a3b      	ldr	r3, [r7, #32]
 8005fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fcc:	d037      	beq.n	800603e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fce:	f7fc fcf5 	bl	80029bc <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	6a3a      	ldr	r2, [r7, #32]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d302      	bcc.n	8005fe4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e03a      	b.n	800605e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	f003 0304 	and.w	r3, r3, #4
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d023      	beq.n	800603e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	2b80      	cmp	r3, #128	@ 0x80
 8005ffa:	d020      	beq.n	800603e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2b40      	cmp	r3, #64	@ 0x40
 8006000:	d01d      	beq.n	800603e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0308 	and.w	r3, r3, #8
 800600c:	2b08      	cmp	r3, #8
 800600e:	d116      	bne.n	800603e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006010:	2300      	movs	r3, #0
 8006012:	617b      	str	r3, [r7, #20]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	617b      	str	r3, [r7, #20]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	617b      	str	r3, [r7, #20]
 8006024:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f81d 	bl	8006066 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2208      	movs	r2, #8
 8006030:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e00f      	b.n	800605e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	4013      	ands	r3, r2
 8006048:	68ba      	ldr	r2, [r7, #8]
 800604a:	429a      	cmp	r2, r3
 800604c:	bf0c      	ite	eq
 800604e:	2301      	moveq	r3, #1
 8006050:	2300      	movne	r3, #0
 8006052:	b2db      	uxtb	r3, r3
 8006054:	461a      	mov	r2, r3
 8006056:	79fb      	ldrb	r3, [r7, #7]
 8006058:	429a      	cmp	r2, r3
 800605a:	d0b4      	beq.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3718      	adds	r7, #24
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}

08006066 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006066:	b480      	push	{r7}
 8006068:	b095      	sub	sp, #84	@ 0x54
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	330c      	adds	r3, #12
 8006074:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006078:	e853 3f00 	ldrex	r3, [r3]
 800607c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800607e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006080:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006084:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	330c      	adds	r3, #12
 800608c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800608e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006090:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006092:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006094:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006096:	e841 2300 	strex	r3, r2, [r1]
 800609a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800609c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1e5      	bne.n	800606e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	3314      	adds	r3, #20
 80060a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060aa:	6a3b      	ldr	r3, [r7, #32]
 80060ac:	e853 3f00 	ldrex	r3, [r3]
 80060b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	f023 0301 	bic.w	r3, r3, #1
 80060b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	3314      	adds	r3, #20
 80060c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060ca:	e841 2300 	strex	r3, r2, [r1]
 80060ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d1e5      	bne.n	80060a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d119      	bne.n	8006112 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	330c      	adds	r3, #12
 80060e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	e853 3f00 	ldrex	r3, [r3]
 80060ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	f023 0310 	bic.w	r3, r3, #16
 80060f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	330c      	adds	r3, #12
 80060fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060fe:	61ba      	str	r2, [r7, #24]
 8006100:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006102:	6979      	ldr	r1, [r7, #20]
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	e841 2300 	strex	r3, r2, [r1]
 800610a:	613b      	str	r3, [r7, #16]
   return(result);
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1e5      	bne.n	80060de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2220      	movs	r2, #32
 8006116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006120:	bf00      	nop
 8006122:	3754      	adds	r7, #84	@ 0x54
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr
	...

0800612c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	430a      	orrs	r2, r1
 8006148:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006166:	f023 030c 	bic.w	r3, r3, #12
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	6812      	ldr	r2, [r2, #0]
 800616e:	68b9      	ldr	r1, [r7, #8]
 8006170:	430b      	orrs	r3, r1
 8006172:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	695b      	ldr	r3, [r3, #20]
 800617a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	699a      	ldr	r2, [r3, #24]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a2c      	ldr	r2, [pc, #176]	@ (8006240 <UART_SetConfig+0x114>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d103      	bne.n	800619c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006194:	f7fe fdd2 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 8006198:	60f8      	str	r0, [r7, #12]
 800619a:	e002      	b.n	80061a2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800619c:	f7fe fdba 	bl	8004d14 <HAL_RCC_GetPCLK1Freq>
 80061a0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	4613      	mov	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	009a      	lsls	r2, r3, #2
 80061ac:	441a      	add	r2, r3
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b8:	4a22      	ldr	r2, [pc, #136]	@ (8006244 <UART_SetConfig+0x118>)
 80061ba:	fba2 2303 	umull	r2, r3, r2, r3
 80061be:	095b      	lsrs	r3, r3, #5
 80061c0:	0119      	lsls	r1, r3, #4
 80061c2:	68fa      	ldr	r2, [r7, #12]
 80061c4:	4613      	mov	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	009a      	lsls	r2, r3, #2
 80061cc:	441a      	add	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80061d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006244 <UART_SetConfig+0x118>)
 80061da:	fba3 0302 	umull	r0, r3, r3, r2
 80061de:	095b      	lsrs	r3, r3, #5
 80061e0:	2064      	movs	r0, #100	@ 0x64
 80061e2:	fb00 f303 	mul.w	r3, r0, r3
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	011b      	lsls	r3, r3, #4
 80061ea:	3332      	adds	r3, #50	@ 0x32
 80061ec:	4a15      	ldr	r2, [pc, #84]	@ (8006244 <UART_SetConfig+0x118>)
 80061ee:	fba2 2303 	umull	r2, r3, r2, r3
 80061f2:	095b      	lsrs	r3, r3, #5
 80061f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061f8:	4419      	add	r1, r3
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	4613      	mov	r3, r2
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	009a      	lsls	r2, r3, #2
 8006204:	441a      	add	r2, r3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006210:	4b0c      	ldr	r3, [pc, #48]	@ (8006244 <UART_SetConfig+0x118>)
 8006212:	fba3 0302 	umull	r0, r3, r3, r2
 8006216:	095b      	lsrs	r3, r3, #5
 8006218:	2064      	movs	r0, #100	@ 0x64
 800621a:	fb00 f303 	mul.w	r3, r0, r3
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	011b      	lsls	r3, r3, #4
 8006222:	3332      	adds	r3, #50	@ 0x32
 8006224:	4a07      	ldr	r2, [pc, #28]	@ (8006244 <UART_SetConfig+0x118>)
 8006226:	fba2 2303 	umull	r2, r3, r2, r3
 800622a:	095b      	lsrs	r3, r3, #5
 800622c:	f003 020f 	and.w	r2, r3, #15
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	440a      	add	r2, r1
 8006236:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006238:	bf00      	nop
 800623a:	3710      	adds	r7, #16
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	40013800 	.word	0x40013800
 8006244:	51eb851f 	.word	0x51eb851f

08006248 <__cvt>:
 8006248:	2b00      	cmp	r3, #0
 800624a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800624e:	461d      	mov	r5, r3
 8006250:	bfbb      	ittet	lt
 8006252:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006256:	461d      	movlt	r5, r3
 8006258:	2300      	movge	r3, #0
 800625a:	232d      	movlt	r3, #45	@ 0x2d
 800625c:	b088      	sub	sp, #32
 800625e:	4614      	mov	r4, r2
 8006260:	bfb8      	it	lt
 8006262:	4614      	movlt	r4, r2
 8006264:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006266:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006268:	7013      	strb	r3, [r2, #0]
 800626a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800626c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006270:	f023 0820 	bic.w	r8, r3, #32
 8006274:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006278:	d005      	beq.n	8006286 <__cvt+0x3e>
 800627a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800627e:	d100      	bne.n	8006282 <__cvt+0x3a>
 8006280:	3601      	adds	r6, #1
 8006282:	2302      	movs	r3, #2
 8006284:	e000      	b.n	8006288 <__cvt+0x40>
 8006286:	2303      	movs	r3, #3
 8006288:	aa07      	add	r2, sp, #28
 800628a:	9204      	str	r2, [sp, #16]
 800628c:	aa06      	add	r2, sp, #24
 800628e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006292:	e9cd 3600 	strd	r3, r6, [sp]
 8006296:	4622      	mov	r2, r4
 8006298:	462b      	mov	r3, r5
 800629a:	f000 ff71 	bl	8007180 <_dtoa_r>
 800629e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062a2:	4607      	mov	r7, r0
 80062a4:	d119      	bne.n	80062da <__cvt+0x92>
 80062a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80062a8:	07db      	lsls	r3, r3, #31
 80062aa:	d50e      	bpl.n	80062ca <__cvt+0x82>
 80062ac:	eb00 0906 	add.w	r9, r0, r6
 80062b0:	2200      	movs	r2, #0
 80062b2:	2300      	movs	r3, #0
 80062b4:	4620      	mov	r0, r4
 80062b6:	4629      	mov	r1, r5
 80062b8:	f7fa fb76 	bl	80009a8 <__aeabi_dcmpeq>
 80062bc:	b108      	cbz	r0, 80062c2 <__cvt+0x7a>
 80062be:	f8cd 901c 	str.w	r9, [sp, #28]
 80062c2:	2230      	movs	r2, #48	@ 0x30
 80062c4:	9b07      	ldr	r3, [sp, #28]
 80062c6:	454b      	cmp	r3, r9
 80062c8:	d31e      	bcc.n	8006308 <__cvt+0xc0>
 80062ca:	4638      	mov	r0, r7
 80062cc:	9b07      	ldr	r3, [sp, #28]
 80062ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80062d0:	1bdb      	subs	r3, r3, r7
 80062d2:	6013      	str	r3, [r2, #0]
 80062d4:	b008      	add	sp, #32
 80062d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062da:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062de:	eb00 0906 	add.w	r9, r0, r6
 80062e2:	d1e5      	bne.n	80062b0 <__cvt+0x68>
 80062e4:	7803      	ldrb	r3, [r0, #0]
 80062e6:	2b30      	cmp	r3, #48	@ 0x30
 80062e8:	d10a      	bne.n	8006300 <__cvt+0xb8>
 80062ea:	2200      	movs	r2, #0
 80062ec:	2300      	movs	r3, #0
 80062ee:	4620      	mov	r0, r4
 80062f0:	4629      	mov	r1, r5
 80062f2:	f7fa fb59 	bl	80009a8 <__aeabi_dcmpeq>
 80062f6:	b918      	cbnz	r0, 8006300 <__cvt+0xb8>
 80062f8:	f1c6 0601 	rsb	r6, r6, #1
 80062fc:	f8ca 6000 	str.w	r6, [sl]
 8006300:	f8da 3000 	ldr.w	r3, [sl]
 8006304:	4499      	add	r9, r3
 8006306:	e7d3      	b.n	80062b0 <__cvt+0x68>
 8006308:	1c59      	adds	r1, r3, #1
 800630a:	9107      	str	r1, [sp, #28]
 800630c:	701a      	strb	r2, [r3, #0]
 800630e:	e7d9      	b.n	80062c4 <__cvt+0x7c>

08006310 <__exponent>:
 8006310:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006312:	2900      	cmp	r1, #0
 8006314:	bfb6      	itet	lt
 8006316:	232d      	movlt	r3, #45	@ 0x2d
 8006318:	232b      	movge	r3, #43	@ 0x2b
 800631a:	4249      	neglt	r1, r1
 800631c:	2909      	cmp	r1, #9
 800631e:	7002      	strb	r2, [r0, #0]
 8006320:	7043      	strb	r3, [r0, #1]
 8006322:	dd29      	ble.n	8006378 <__exponent+0x68>
 8006324:	f10d 0307 	add.w	r3, sp, #7
 8006328:	461d      	mov	r5, r3
 800632a:	270a      	movs	r7, #10
 800632c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006330:	461a      	mov	r2, r3
 8006332:	fb07 1416 	mls	r4, r7, r6, r1
 8006336:	3430      	adds	r4, #48	@ 0x30
 8006338:	f802 4c01 	strb.w	r4, [r2, #-1]
 800633c:	460c      	mov	r4, r1
 800633e:	2c63      	cmp	r4, #99	@ 0x63
 8006340:	4631      	mov	r1, r6
 8006342:	f103 33ff 	add.w	r3, r3, #4294967295
 8006346:	dcf1      	bgt.n	800632c <__exponent+0x1c>
 8006348:	3130      	adds	r1, #48	@ 0x30
 800634a:	1e94      	subs	r4, r2, #2
 800634c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006350:	4623      	mov	r3, r4
 8006352:	1c41      	adds	r1, r0, #1
 8006354:	42ab      	cmp	r3, r5
 8006356:	d30a      	bcc.n	800636e <__exponent+0x5e>
 8006358:	f10d 0309 	add.w	r3, sp, #9
 800635c:	1a9b      	subs	r3, r3, r2
 800635e:	42ac      	cmp	r4, r5
 8006360:	bf88      	it	hi
 8006362:	2300      	movhi	r3, #0
 8006364:	3302      	adds	r3, #2
 8006366:	4403      	add	r3, r0
 8006368:	1a18      	subs	r0, r3, r0
 800636a:	b003      	add	sp, #12
 800636c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800636e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006372:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006376:	e7ed      	b.n	8006354 <__exponent+0x44>
 8006378:	2330      	movs	r3, #48	@ 0x30
 800637a:	3130      	adds	r1, #48	@ 0x30
 800637c:	7083      	strb	r3, [r0, #2]
 800637e:	70c1      	strb	r1, [r0, #3]
 8006380:	1d03      	adds	r3, r0, #4
 8006382:	e7f1      	b.n	8006368 <__exponent+0x58>

08006384 <_printf_float>:
 8006384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006388:	b091      	sub	sp, #68	@ 0x44
 800638a:	460c      	mov	r4, r1
 800638c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006390:	4616      	mov	r6, r2
 8006392:	461f      	mov	r7, r3
 8006394:	4605      	mov	r5, r0
 8006396:	f000 fde5 	bl	8006f64 <_localeconv_r>
 800639a:	6803      	ldr	r3, [r0, #0]
 800639c:	4618      	mov	r0, r3
 800639e:	9308      	str	r3, [sp, #32]
 80063a0:	f7f9 fed6 	bl	8000150 <strlen>
 80063a4:	2300      	movs	r3, #0
 80063a6:	930e      	str	r3, [sp, #56]	@ 0x38
 80063a8:	f8d8 3000 	ldr.w	r3, [r8]
 80063ac:	9009      	str	r0, [sp, #36]	@ 0x24
 80063ae:	3307      	adds	r3, #7
 80063b0:	f023 0307 	bic.w	r3, r3, #7
 80063b4:	f103 0208 	add.w	r2, r3, #8
 80063b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80063bc:	f8d4 b000 	ldr.w	fp, [r4]
 80063c0:	f8c8 2000 	str.w	r2, [r8]
 80063c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80063c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80063cc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80063ce:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80063d2:	f04f 32ff 	mov.w	r2, #4294967295
 80063d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063da:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063de:	4b9c      	ldr	r3, [pc, #624]	@ (8006650 <_printf_float+0x2cc>)
 80063e0:	f7fa fb14 	bl	8000a0c <__aeabi_dcmpun>
 80063e4:	bb70      	cbnz	r0, 8006444 <_printf_float+0xc0>
 80063e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063ea:	f04f 32ff 	mov.w	r2, #4294967295
 80063ee:	4b98      	ldr	r3, [pc, #608]	@ (8006650 <_printf_float+0x2cc>)
 80063f0:	f7fa faee 	bl	80009d0 <__aeabi_dcmple>
 80063f4:	bb30      	cbnz	r0, 8006444 <_printf_float+0xc0>
 80063f6:	2200      	movs	r2, #0
 80063f8:	2300      	movs	r3, #0
 80063fa:	4640      	mov	r0, r8
 80063fc:	4649      	mov	r1, r9
 80063fe:	f7fa fadd 	bl	80009bc <__aeabi_dcmplt>
 8006402:	b110      	cbz	r0, 800640a <_printf_float+0x86>
 8006404:	232d      	movs	r3, #45	@ 0x2d
 8006406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800640a:	4a92      	ldr	r2, [pc, #584]	@ (8006654 <_printf_float+0x2d0>)
 800640c:	4b92      	ldr	r3, [pc, #584]	@ (8006658 <_printf_float+0x2d4>)
 800640e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006412:	bf8c      	ite	hi
 8006414:	4690      	movhi	r8, r2
 8006416:	4698      	movls	r8, r3
 8006418:	2303      	movs	r3, #3
 800641a:	f04f 0900 	mov.w	r9, #0
 800641e:	6123      	str	r3, [r4, #16]
 8006420:	f02b 0304 	bic.w	r3, fp, #4
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	4633      	mov	r3, r6
 8006428:	4621      	mov	r1, r4
 800642a:	4628      	mov	r0, r5
 800642c:	9700      	str	r7, [sp, #0]
 800642e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006430:	f000 f9d4 	bl	80067dc <_printf_common>
 8006434:	3001      	adds	r0, #1
 8006436:	f040 8090 	bne.w	800655a <_printf_float+0x1d6>
 800643a:	f04f 30ff 	mov.w	r0, #4294967295
 800643e:	b011      	add	sp, #68	@ 0x44
 8006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006444:	4642      	mov	r2, r8
 8006446:	464b      	mov	r3, r9
 8006448:	4640      	mov	r0, r8
 800644a:	4649      	mov	r1, r9
 800644c:	f7fa fade 	bl	8000a0c <__aeabi_dcmpun>
 8006450:	b148      	cbz	r0, 8006466 <_printf_float+0xe2>
 8006452:	464b      	mov	r3, r9
 8006454:	2b00      	cmp	r3, #0
 8006456:	bfb8      	it	lt
 8006458:	232d      	movlt	r3, #45	@ 0x2d
 800645a:	4a80      	ldr	r2, [pc, #512]	@ (800665c <_printf_float+0x2d8>)
 800645c:	bfb8      	it	lt
 800645e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006462:	4b7f      	ldr	r3, [pc, #508]	@ (8006660 <_printf_float+0x2dc>)
 8006464:	e7d3      	b.n	800640e <_printf_float+0x8a>
 8006466:	6863      	ldr	r3, [r4, #4]
 8006468:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	d13f      	bne.n	80064f0 <_printf_float+0x16c>
 8006470:	2306      	movs	r3, #6
 8006472:	6063      	str	r3, [r4, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800647a:	6023      	str	r3, [r4, #0]
 800647c:	9206      	str	r2, [sp, #24]
 800647e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006480:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006484:	aa0d      	add	r2, sp, #52	@ 0x34
 8006486:	9203      	str	r2, [sp, #12]
 8006488:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800648c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006490:	6863      	ldr	r3, [r4, #4]
 8006492:	4642      	mov	r2, r8
 8006494:	9300      	str	r3, [sp, #0]
 8006496:	4628      	mov	r0, r5
 8006498:	464b      	mov	r3, r9
 800649a:	910a      	str	r1, [sp, #40]	@ 0x28
 800649c:	f7ff fed4 	bl	8006248 <__cvt>
 80064a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80064a2:	4680      	mov	r8, r0
 80064a4:	2947      	cmp	r1, #71	@ 0x47
 80064a6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80064a8:	d128      	bne.n	80064fc <_printf_float+0x178>
 80064aa:	1cc8      	adds	r0, r1, #3
 80064ac:	db02      	blt.n	80064b4 <_printf_float+0x130>
 80064ae:	6863      	ldr	r3, [r4, #4]
 80064b0:	4299      	cmp	r1, r3
 80064b2:	dd40      	ble.n	8006536 <_printf_float+0x1b2>
 80064b4:	f1aa 0a02 	sub.w	sl, sl, #2
 80064b8:	fa5f fa8a 	uxtb.w	sl, sl
 80064bc:	4652      	mov	r2, sl
 80064be:	3901      	subs	r1, #1
 80064c0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80064c4:	910d      	str	r1, [sp, #52]	@ 0x34
 80064c6:	f7ff ff23 	bl	8006310 <__exponent>
 80064ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80064cc:	4681      	mov	r9, r0
 80064ce:	1813      	adds	r3, r2, r0
 80064d0:	2a01      	cmp	r2, #1
 80064d2:	6123      	str	r3, [r4, #16]
 80064d4:	dc02      	bgt.n	80064dc <_printf_float+0x158>
 80064d6:	6822      	ldr	r2, [r4, #0]
 80064d8:	07d2      	lsls	r2, r2, #31
 80064da:	d501      	bpl.n	80064e0 <_printf_float+0x15c>
 80064dc:	3301      	adds	r3, #1
 80064de:	6123      	str	r3, [r4, #16]
 80064e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d09e      	beq.n	8006426 <_printf_float+0xa2>
 80064e8:	232d      	movs	r3, #45	@ 0x2d
 80064ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064ee:	e79a      	b.n	8006426 <_printf_float+0xa2>
 80064f0:	2947      	cmp	r1, #71	@ 0x47
 80064f2:	d1bf      	bne.n	8006474 <_printf_float+0xf0>
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1bd      	bne.n	8006474 <_printf_float+0xf0>
 80064f8:	2301      	movs	r3, #1
 80064fa:	e7ba      	b.n	8006472 <_printf_float+0xee>
 80064fc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006500:	d9dc      	bls.n	80064bc <_printf_float+0x138>
 8006502:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006506:	d118      	bne.n	800653a <_printf_float+0x1b6>
 8006508:	2900      	cmp	r1, #0
 800650a:	6863      	ldr	r3, [r4, #4]
 800650c:	dd0b      	ble.n	8006526 <_printf_float+0x1a2>
 800650e:	6121      	str	r1, [r4, #16]
 8006510:	b913      	cbnz	r3, 8006518 <_printf_float+0x194>
 8006512:	6822      	ldr	r2, [r4, #0]
 8006514:	07d0      	lsls	r0, r2, #31
 8006516:	d502      	bpl.n	800651e <_printf_float+0x19a>
 8006518:	3301      	adds	r3, #1
 800651a:	440b      	add	r3, r1
 800651c:	6123      	str	r3, [r4, #16]
 800651e:	f04f 0900 	mov.w	r9, #0
 8006522:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006524:	e7dc      	b.n	80064e0 <_printf_float+0x15c>
 8006526:	b913      	cbnz	r3, 800652e <_printf_float+0x1aa>
 8006528:	6822      	ldr	r2, [r4, #0]
 800652a:	07d2      	lsls	r2, r2, #31
 800652c:	d501      	bpl.n	8006532 <_printf_float+0x1ae>
 800652e:	3302      	adds	r3, #2
 8006530:	e7f4      	b.n	800651c <_printf_float+0x198>
 8006532:	2301      	movs	r3, #1
 8006534:	e7f2      	b.n	800651c <_printf_float+0x198>
 8006536:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800653a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800653c:	4299      	cmp	r1, r3
 800653e:	db05      	blt.n	800654c <_printf_float+0x1c8>
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	6121      	str	r1, [r4, #16]
 8006544:	07d8      	lsls	r0, r3, #31
 8006546:	d5ea      	bpl.n	800651e <_printf_float+0x19a>
 8006548:	1c4b      	adds	r3, r1, #1
 800654a:	e7e7      	b.n	800651c <_printf_float+0x198>
 800654c:	2900      	cmp	r1, #0
 800654e:	bfcc      	ite	gt
 8006550:	2201      	movgt	r2, #1
 8006552:	f1c1 0202 	rsble	r2, r1, #2
 8006556:	4413      	add	r3, r2
 8006558:	e7e0      	b.n	800651c <_printf_float+0x198>
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	055a      	lsls	r2, r3, #21
 800655e:	d407      	bmi.n	8006570 <_printf_float+0x1ec>
 8006560:	6923      	ldr	r3, [r4, #16]
 8006562:	4642      	mov	r2, r8
 8006564:	4631      	mov	r1, r6
 8006566:	4628      	mov	r0, r5
 8006568:	47b8      	blx	r7
 800656a:	3001      	adds	r0, #1
 800656c:	d12b      	bne.n	80065c6 <_printf_float+0x242>
 800656e:	e764      	b.n	800643a <_printf_float+0xb6>
 8006570:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006574:	f240 80dc 	bls.w	8006730 <_printf_float+0x3ac>
 8006578:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800657c:	2200      	movs	r2, #0
 800657e:	2300      	movs	r3, #0
 8006580:	f7fa fa12 	bl	80009a8 <__aeabi_dcmpeq>
 8006584:	2800      	cmp	r0, #0
 8006586:	d033      	beq.n	80065f0 <_printf_float+0x26c>
 8006588:	2301      	movs	r3, #1
 800658a:	4631      	mov	r1, r6
 800658c:	4628      	mov	r0, r5
 800658e:	4a35      	ldr	r2, [pc, #212]	@ (8006664 <_printf_float+0x2e0>)
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	f43f af51 	beq.w	800643a <_printf_float+0xb6>
 8006598:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800659c:	4543      	cmp	r3, r8
 800659e:	db02      	blt.n	80065a6 <_printf_float+0x222>
 80065a0:	6823      	ldr	r3, [r4, #0]
 80065a2:	07d8      	lsls	r0, r3, #31
 80065a4:	d50f      	bpl.n	80065c6 <_printf_float+0x242>
 80065a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80065aa:	4631      	mov	r1, r6
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b8      	blx	r7
 80065b0:	3001      	adds	r0, #1
 80065b2:	f43f af42 	beq.w	800643a <_printf_float+0xb6>
 80065b6:	f04f 0900 	mov.w	r9, #0
 80065ba:	f108 38ff 	add.w	r8, r8, #4294967295
 80065be:	f104 0a1a 	add.w	sl, r4, #26
 80065c2:	45c8      	cmp	r8, r9
 80065c4:	dc09      	bgt.n	80065da <_printf_float+0x256>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	079b      	lsls	r3, r3, #30
 80065ca:	f100 8102 	bmi.w	80067d2 <_printf_float+0x44e>
 80065ce:	68e0      	ldr	r0, [r4, #12]
 80065d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065d2:	4298      	cmp	r0, r3
 80065d4:	bfb8      	it	lt
 80065d6:	4618      	movlt	r0, r3
 80065d8:	e731      	b.n	800643e <_printf_float+0xba>
 80065da:	2301      	movs	r3, #1
 80065dc:	4652      	mov	r2, sl
 80065de:	4631      	mov	r1, r6
 80065e0:	4628      	mov	r0, r5
 80065e2:	47b8      	blx	r7
 80065e4:	3001      	adds	r0, #1
 80065e6:	f43f af28 	beq.w	800643a <_printf_float+0xb6>
 80065ea:	f109 0901 	add.w	r9, r9, #1
 80065ee:	e7e8      	b.n	80065c2 <_printf_float+0x23e>
 80065f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	dc38      	bgt.n	8006668 <_printf_float+0x2e4>
 80065f6:	2301      	movs	r3, #1
 80065f8:	4631      	mov	r1, r6
 80065fa:	4628      	mov	r0, r5
 80065fc:	4a19      	ldr	r2, [pc, #100]	@ (8006664 <_printf_float+0x2e0>)
 80065fe:	47b8      	blx	r7
 8006600:	3001      	adds	r0, #1
 8006602:	f43f af1a 	beq.w	800643a <_printf_float+0xb6>
 8006606:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800660a:	ea59 0303 	orrs.w	r3, r9, r3
 800660e:	d102      	bne.n	8006616 <_printf_float+0x292>
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	07d9      	lsls	r1, r3, #31
 8006614:	d5d7      	bpl.n	80065c6 <_printf_float+0x242>
 8006616:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800661a:	4631      	mov	r1, r6
 800661c:	4628      	mov	r0, r5
 800661e:	47b8      	blx	r7
 8006620:	3001      	adds	r0, #1
 8006622:	f43f af0a 	beq.w	800643a <_printf_float+0xb6>
 8006626:	f04f 0a00 	mov.w	sl, #0
 800662a:	f104 0b1a 	add.w	fp, r4, #26
 800662e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006630:	425b      	negs	r3, r3
 8006632:	4553      	cmp	r3, sl
 8006634:	dc01      	bgt.n	800663a <_printf_float+0x2b6>
 8006636:	464b      	mov	r3, r9
 8006638:	e793      	b.n	8006562 <_printf_float+0x1de>
 800663a:	2301      	movs	r3, #1
 800663c:	465a      	mov	r2, fp
 800663e:	4631      	mov	r1, r6
 8006640:	4628      	mov	r0, r5
 8006642:	47b8      	blx	r7
 8006644:	3001      	adds	r0, #1
 8006646:	f43f aef8 	beq.w	800643a <_printf_float+0xb6>
 800664a:	f10a 0a01 	add.w	sl, sl, #1
 800664e:	e7ee      	b.n	800662e <_printf_float+0x2aa>
 8006650:	7fefffff 	.word	0x7fefffff
 8006654:	080092fa 	.word	0x080092fa
 8006658:	080092f6 	.word	0x080092f6
 800665c:	08009302 	.word	0x08009302
 8006660:	080092fe 	.word	0x080092fe
 8006664:	08009306 	.word	0x08009306
 8006668:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800666a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800666e:	4553      	cmp	r3, sl
 8006670:	bfa8      	it	ge
 8006672:	4653      	movge	r3, sl
 8006674:	2b00      	cmp	r3, #0
 8006676:	4699      	mov	r9, r3
 8006678:	dc36      	bgt.n	80066e8 <_printf_float+0x364>
 800667a:	f04f 0b00 	mov.w	fp, #0
 800667e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006682:	f104 021a 	add.w	r2, r4, #26
 8006686:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006688:	930a      	str	r3, [sp, #40]	@ 0x28
 800668a:	eba3 0309 	sub.w	r3, r3, r9
 800668e:	455b      	cmp	r3, fp
 8006690:	dc31      	bgt.n	80066f6 <_printf_float+0x372>
 8006692:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006694:	459a      	cmp	sl, r3
 8006696:	dc3a      	bgt.n	800670e <_printf_float+0x38a>
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	07da      	lsls	r2, r3, #31
 800669c:	d437      	bmi.n	800670e <_printf_float+0x38a>
 800669e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066a0:	ebaa 0903 	sub.w	r9, sl, r3
 80066a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066a6:	ebaa 0303 	sub.w	r3, sl, r3
 80066aa:	4599      	cmp	r9, r3
 80066ac:	bfa8      	it	ge
 80066ae:	4699      	movge	r9, r3
 80066b0:	f1b9 0f00 	cmp.w	r9, #0
 80066b4:	dc33      	bgt.n	800671e <_printf_float+0x39a>
 80066b6:	f04f 0800 	mov.w	r8, #0
 80066ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066be:	f104 0b1a 	add.w	fp, r4, #26
 80066c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066c4:	ebaa 0303 	sub.w	r3, sl, r3
 80066c8:	eba3 0309 	sub.w	r3, r3, r9
 80066cc:	4543      	cmp	r3, r8
 80066ce:	f77f af7a 	ble.w	80065c6 <_printf_float+0x242>
 80066d2:	2301      	movs	r3, #1
 80066d4:	465a      	mov	r2, fp
 80066d6:	4631      	mov	r1, r6
 80066d8:	4628      	mov	r0, r5
 80066da:	47b8      	blx	r7
 80066dc:	3001      	adds	r0, #1
 80066de:	f43f aeac 	beq.w	800643a <_printf_float+0xb6>
 80066e2:	f108 0801 	add.w	r8, r8, #1
 80066e6:	e7ec      	b.n	80066c2 <_printf_float+0x33e>
 80066e8:	4642      	mov	r2, r8
 80066ea:	4631      	mov	r1, r6
 80066ec:	4628      	mov	r0, r5
 80066ee:	47b8      	blx	r7
 80066f0:	3001      	adds	r0, #1
 80066f2:	d1c2      	bne.n	800667a <_printf_float+0x2f6>
 80066f4:	e6a1      	b.n	800643a <_printf_float+0xb6>
 80066f6:	2301      	movs	r3, #1
 80066f8:	4631      	mov	r1, r6
 80066fa:	4628      	mov	r0, r5
 80066fc:	920a      	str	r2, [sp, #40]	@ 0x28
 80066fe:	47b8      	blx	r7
 8006700:	3001      	adds	r0, #1
 8006702:	f43f ae9a 	beq.w	800643a <_printf_float+0xb6>
 8006706:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006708:	f10b 0b01 	add.w	fp, fp, #1
 800670c:	e7bb      	b.n	8006686 <_printf_float+0x302>
 800670e:	4631      	mov	r1, r6
 8006710:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006714:	4628      	mov	r0, r5
 8006716:	47b8      	blx	r7
 8006718:	3001      	adds	r0, #1
 800671a:	d1c0      	bne.n	800669e <_printf_float+0x31a>
 800671c:	e68d      	b.n	800643a <_printf_float+0xb6>
 800671e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006720:	464b      	mov	r3, r9
 8006722:	4631      	mov	r1, r6
 8006724:	4628      	mov	r0, r5
 8006726:	4442      	add	r2, r8
 8006728:	47b8      	blx	r7
 800672a:	3001      	adds	r0, #1
 800672c:	d1c3      	bne.n	80066b6 <_printf_float+0x332>
 800672e:	e684      	b.n	800643a <_printf_float+0xb6>
 8006730:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006734:	f1ba 0f01 	cmp.w	sl, #1
 8006738:	dc01      	bgt.n	800673e <_printf_float+0x3ba>
 800673a:	07db      	lsls	r3, r3, #31
 800673c:	d536      	bpl.n	80067ac <_printf_float+0x428>
 800673e:	2301      	movs	r3, #1
 8006740:	4642      	mov	r2, r8
 8006742:	4631      	mov	r1, r6
 8006744:	4628      	mov	r0, r5
 8006746:	47b8      	blx	r7
 8006748:	3001      	adds	r0, #1
 800674a:	f43f ae76 	beq.w	800643a <_printf_float+0xb6>
 800674e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006752:	4631      	mov	r1, r6
 8006754:	4628      	mov	r0, r5
 8006756:	47b8      	blx	r7
 8006758:	3001      	adds	r0, #1
 800675a:	f43f ae6e 	beq.w	800643a <_printf_float+0xb6>
 800675e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006762:	2200      	movs	r2, #0
 8006764:	2300      	movs	r3, #0
 8006766:	f10a 3aff 	add.w	sl, sl, #4294967295
 800676a:	f7fa f91d 	bl	80009a8 <__aeabi_dcmpeq>
 800676e:	b9c0      	cbnz	r0, 80067a2 <_printf_float+0x41e>
 8006770:	4653      	mov	r3, sl
 8006772:	f108 0201 	add.w	r2, r8, #1
 8006776:	4631      	mov	r1, r6
 8006778:	4628      	mov	r0, r5
 800677a:	47b8      	blx	r7
 800677c:	3001      	adds	r0, #1
 800677e:	d10c      	bne.n	800679a <_printf_float+0x416>
 8006780:	e65b      	b.n	800643a <_printf_float+0xb6>
 8006782:	2301      	movs	r3, #1
 8006784:	465a      	mov	r2, fp
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	f43f ae54 	beq.w	800643a <_printf_float+0xb6>
 8006792:	f108 0801 	add.w	r8, r8, #1
 8006796:	45d0      	cmp	r8, sl
 8006798:	dbf3      	blt.n	8006782 <_printf_float+0x3fe>
 800679a:	464b      	mov	r3, r9
 800679c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80067a0:	e6e0      	b.n	8006564 <_printf_float+0x1e0>
 80067a2:	f04f 0800 	mov.w	r8, #0
 80067a6:	f104 0b1a 	add.w	fp, r4, #26
 80067aa:	e7f4      	b.n	8006796 <_printf_float+0x412>
 80067ac:	2301      	movs	r3, #1
 80067ae:	4642      	mov	r2, r8
 80067b0:	e7e1      	b.n	8006776 <_printf_float+0x3f2>
 80067b2:	2301      	movs	r3, #1
 80067b4:	464a      	mov	r2, r9
 80067b6:	4631      	mov	r1, r6
 80067b8:	4628      	mov	r0, r5
 80067ba:	47b8      	blx	r7
 80067bc:	3001      	adds	r0, #1
 80067be:	f43f ae3c 	beq.w	800643a <_printf_float+0xb6>
 80067c2:	f108 0801 	add.w	r8, r8, #1
 80067c6:	68e3      	ldr	r3, [r4, #12]
 80067c8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80067ca:	1a5b      	subs	r3, r3, r1
 80067cc:	4543      	cmp	r3, r8
 80067ce:	dcf0      	bgt.n	80067b2 <_printf_float+0x42e>
 80067d0:	e6fd      	b.n	80065ce <_printf_float+0x24a>
 80067d2:	f04f 0800 	mov.w	r8, #0
 80067d6:	f104 0919 	add.w	r9, r4, #25
 80067da:	e7f4      	b.n	80067c6 <_printf_float+0x442>

080067dc <_printf_common>:
 80067dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067e0:	4616      	mov	r6, r2
 80067e2:	4698      	mov	r8, r3
 80067e4:	688a      	ldr	r2, [r1, #8]
 80067e6:	690b      	ldr	r3, [r1, #16]
 80067e8:	4607      	mov	r7, r0
 80067ea:	4293      	cmp	r3, r2
 80067ec:	bfb8      	it	lt
 80067ee:	4613      	movlt	r3, r2
 80067f0:	6033      	str	r3, [r6, #0]
 80067f2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067f6:	460c      	mov	r4, r1
 80067f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067fc:	b10a      	cbz	r2, 8006802 <_printf_common+0x26>
 80067fe:	3301      	adds	r3, #1
 8006800:	6033      	str	r3, [r6, #0]
 8006802:	6823      	ldr	r3, [r4, #0]
 8006804:	0699      	lsls	r1, r3, #26
 8006806:	bf42      	ittt	mi
 8006808:	6833      	ldrmi	r3, [r6, #0]
 800680a:	3302      	addmi	r3, #2
 800680c:	6033      	strmi	r3, [r6, #0]
 800680e:	6825      	ldr	r5, [r4, #0]
 8006810:	f015 0506 	ands.w	r5, r5, #6
 8006814:	d106      	bne.n	8006824 <_printf_common+0x48>
 8006816:	f104 0a19 	add.w	sl, r4, #25
 800681a:	68e3      	ldr	r3, [r4, #12]
 800681c:	6832      	ldr	r2, [r6, #0]
 800681e:	1a9b      	subs	r3, r3, r2
 8006820:	42ab      	cmp	r3, r5
 8006822:	dc2b      	bgt.n	800687c <_printf_common+0xa0>
 8006824:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006828:	6822      	ldr	r2, [r4, #0]
 800682a:	3b00      	subs	r3, #0
 800682c:	bf18      	it	ne
 800682e:	2301      	movne	r3, #1
 8006830:	0692      	lsls	r2, r2, #26
 8006832:	d430      	bmi.n	8006896 <_printf_common+0xba>
 8006834:	4641      	mov	r1, r8
 8006836:	4638      	mov	r0, r7
 8006838:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800683c:	47c8      	blx	r9
 800683e:	3001      	adds	r0, #1
 8006840:	d023      	beq.n	800688a <_printf_common+0xae>
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	6922      	ldr	r2, [r4, #16]
 8006846:	f003 0306 	and.w	r3, r3, #6
 800684a:	2b04      	cmp	r3, #4
 800684c:	bf14      	ite	ne
 800684e:	2500      	movne	r5, #0
 8006850:	6833      	ldreq	r3, [r6, #0]
 8006852:	f04f 0600 	mov.w	r6, #0
 8006856:	bf08      	it	eq
 8006858:	68e5      	ldreq	r5, [r4, #12]
 800685a:	f104 041a 	add.w	r4, r4, #26
 800685e:	bf08      	it	eq
 8006860:	1aed      	subeq	r5, r5, r3
 8006862:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006866:	bf08      	it	eq
 8006868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800686c:	4293      	cmp	r3, r2
 800686e:	bfc4      	itt	gt
 8006870:	1a9b      	subgt	r3, r3, r2
 8006872:	18ed      	addgt	r5, r5, r3
 8006874:	42b5      	cmp	r5, r6
 8006876:	d11a      	bne.n	80068ae <_printf_common+0xd2>
 8006878:	2000      	movs	r0, #0
 800687a:	e008      	b.n	800688e <_printf_common+0xb2>
 800687c:	2301      	movs	r3, #1
 800687e:	4652      	mov	r2, sl
 8006880:	4641      	mov	r1, r8
 8006882:	4638      	mov	r0, r7
 8006884:	47c8      	blx	r9
 8006886:	3001      	adds	r0, #1
 8006888:	d103      	bne.n	8006892 <_printf_common+0xb6>
 800688a:	f04f 30ff 	mov.w	r0, #4294967295
 800688e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006892:	3501      	adds	r5, #1
 8006894:	e7c1      	b.n	800681a <_printf_common+0x3e>
 8006896:	2030      	movs	r0, #48	@ 0x30
 8006898:	18e1      	adds	r1, r4, r3
 800689a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800689e:	1c5a      	adds	r2, r3, #1
 80068a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068a4:	4422      	add	r2, r4
 80068a6:	3302      	adds	r3, #2
 80068a8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068ac:	e7c2      	b.n	8006834 <_printf_common+0x58>
 80068ae:	2301      	movs	r3, #1
 80068b0:	4622      	mov	r2, r4
 80068b2:	4641      	mov	r1, r8
 80068b4:	4638      	mov	r0, r7
 80068b6:	47c8      	blx	r9
 80068b8:	3001      	adds	r0, #1
 80068ba:	d0e6      	beq.n	800688a <_printf_common+0xae>
 80068bc:	3601      	adds	r6, #1
 80068be:	e7d9      	b.n	8006874 <_printf_common+0x98>

080068c0 <_printf_i>:
 80068c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068c4:	7e0f      	ldrb	r7, [r1, #24]
 80068c6:	4691      	mov	r9, r2
 80068c8:	2f78      	cmp	r7, #120	@ 0x78
 80068ca:	4680      	mov	r8, r0
 80068cc:	460c      	mov	r4, r1
 80068ce:	469a      	mov	sl, r3
 80068d0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80068d6:	d807      	bhi.n	80068e8 <_printf_i+0x28>
 80068d8:	2f62      	cmp	r7, #98	@ 0x62
 80068da:	d80a      	bhi.n	80068f2 <_printf_i+0x32>
 80068dc:	2f00      	cmp	r7, #0
 80068de:	f000 80d1 	beq.w	8006a84 <_printf_i+0x1c4>
 80068e2:	2f58      	cmp	r7, #88	@ 0x58
 80068e4:	f000 80b8 	beq.w	8006a58 <_printf_i+0x198>
 80068e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068f0:	e03a      	b.n	8006968 <_printf_i+0xa8>
 80068f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068f6:	2b15      	cmp	r3, #21
 80068f8:	d8f6      	bhi.n	80068e8 <_printf_i+0x28>
 80068fa:	a101      	add	r1, pc, #4	@ (adr r1, 8006900 <_printf_i+0x40>)
 80068fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006900:	08006959 	.word	0x08006959
 8006904:	0800696d 	.word	0x0800696d
 8006908:	080068e9 	.word	0x080068e9
 800690c:	080068e9 	.word	0x080068e9
 8006910:	080068e9 	.word	0x080068e9
 8006914:	080068e9 	.word	0x080068e9
 8006918:	0800696d 	.word	0x0800696d
 800691c:	080068e9 	.word	0x080068e9
 8006920:	080068e9 	.word	0x080068e9
 8006924:	080068e9 	.word	0x080068e9
 8006928:	080068e9 	.word	0x080068e9
 800692c:	08006a6b 	.word	0x08006a6b
 8006930:	08006997 	.word	0x08006997
 8006934:	08006a25 	.word	0x08006a25
 8006938:	080068e9 	.word	0x080068e9
 800693c:	080068e9 	.word	0x080068e9
 8006940:	08006a8d 	.word	0x08006a8d
 8006944:	080068e9 	.word	0x080068e9
 8006948:	08006997 	.word	0x08006997
 800694c:	080068e9 	.word	0x080068e9
 8006950:	080068e9 	.word	0x080068e9
 8006954:	08006a2d 	.word	0x08006a2d
 8006958:	6833      	ldr	r3, [r6, #0]
 800695a:	1d1a      	adds	r2, r3, #4
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6032      	str	r2, [r6, #0]
 8006960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006964:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006968:	2301      	movs	r3, #1
 800696a:	e09c      	b.n	8006aa6 <_printf_i+0x1e6>
 800696c:	6833      	ldr	r3, [r6, #0]
 800696e:	6820      	ldr	r0, [r4, #0]
 8006970:	1d19      	adds	r1, r3, #4
 8006972:	6031      	str	r1, [r6, #0]
 8006974:	0606      	lsls	r6, r0, #24
 8006976:	d501      	bpl.n	800697c <_printf_i+0xbc>
 8006978:	681d      	ldr	r5, [r3, #0]
 800697a:	e003      	b.n	8006984 <_printf_i+0xc4>
 800697c:	0645      	lsls	r5, r0, #25
 800697e:	d5fb      	bpl.n	8006978 <_printf_i+0xb8>
 8006980:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006984:	2d00      	cmp	r5, #0
 8006986:	da03      	bge.n	8006990 <_printf_i+0xd0>
 8006988:	232d      	movs	r3, #45	@ 0x2d
 800698a:	426d      	negs	r5, r5
 800698c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006990:	230a      	movs	r3, #10
 8006992:	4858      	ldr	r0, [pc, #352]	@ (8006af4 <_printf_i+0x234>)
 8006994:	e011      	b.n	80069ba <_printf_i+0xfa>
 8006996:	6821      	ldr	r1, [r4, #0]
 8006998:	6833      	ldr	r3, [r6, #0]
 800699a:	0608      	lsls	r0, r1, #24
 800699c:	f853 5b04 	ldr.w	r5, [r3], #4
 80069a0:	d402      	bmi.n	80069a8 <_printf_i+0xe8>
 80069a2:	0649      	lsls	r1, r1, #25
 80069a4:	bf48      	it	mi
 80069a6:	b2ad      	uxthmi	r5, r5
 80069a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80069aa:	6033      	str	r3, [r6, #0]
 80069ac:	bf14      	ite	ne
 80069ae:	230a      	movne	r3, #10
 80069b0:	2308      	moveq	r3, #8
 80069b2:	4850      	ldr	r0, [pc, #320]	@ (8006af4 <_printf_i+0x234>)
 80069b4:	2100      	movs	r1, #0
 80069b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069ba:	6866      	ldr	r6, [r4, #4]
 80069bc:	2e00      	cmp	r6, #0
 80069be:	60a6      	str	r6, [r4, #8]
 80069c0:	db05      	blt.n	80069ce <_printf_i+0x10e>
 80069c2:	6821      	ldr	r1, [r4, #0]
 80069c4:	432e      	orrs	r6, r5
 80069c6:	f021 0104 	bic.w	r1, r1, #4
 80069ca:	6021      	str	r1, [r4, #0]
 80069cc:	d04b      	beq.n	8006a66 <_printf_i+0x1a6>
 80069ce:	4616      	mov	r6, r2
 80069d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80069d4:	fb03 5711 	mls	r7, r3, r1, r5
 80069d8:	5dc7      	ldrb	r7, [r0, r7]
 80069da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069de:	462f      	mov	r7, r5
 80069e0:	42bb      	cmp	r3, r7
 80069e2:	460d      	mov	r5, r1
 80069e4:	d9f4      	bls.n	80069d0 <_printf_i+0x110>
 80069e6:	2b08      	cmp	r3, #8
 80069e8:	d10b      	bne.n	8006a02 <_printf_i+0x142>
 80069ea:	6823      	ldr	r3, [r4, #0]
 80069ec:	07df      	lsls	r7, r3, #31
 80069ee:	d508      	bpl.n	8006a02 <_printf_i+0x142>
 80069f0:	6923      	ldr	r3, [r4, #16]
 80069f2:	6861      	ldr	r1, [r4, #4]
 80069f4:	4299      	cmp	r1, r3
 80069f6:	bfde      	ittt	le
 80069f8:	2330      	movle	r3, #48	@ 0x30
 80069fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a02:	1b92      	subs	r2, r2, r6
 8006a04:	6122      	str	r2, [r4, #16]
 8006a06:	464b      	mov	r3, r9
 8006a08:	4621      	mov	r1, r4
 8006a0a:	4640      	mov	r0, r8
 8006a0c:	f8cd a000 	str.w	sl, [sp]
 8006a10:	aa03      	add	r2, sp, #12
 8006a12:	f7ff fee3 	bl	80067dc <_printf_common>
 8006a16:	3001      	adds	r0, #1
 8006a18:	d14a      	bne.n	8006ab0 <_printf_i+0x1f0>
 8006a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a1e:	b004      	add	sp, #16
 8006a20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	f043 0320 	orr.w	r3, r3, #32
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	2778      	movs	r7, #120	@ 0x78
 8006a2e:	4832      	ldr	r0, [pc, #200]	@ (8006af8 <_printf_i+0x238>)
 8006a30:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a34:	6823      	ldr	r3, [r4, #0]
 8006a36:	6831      	ldr	r1, [r6, #0]
 8006a38:	061f      	lsls	r7, r3, #24
 8006a3a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a3e:	d402      	bmi.n	8006a46 <_printf_i+0x186>
 8006a40:	065f      	lsls	r7, r3, #25
 8006a42:	bf48      	it	mi
 8006a44:	b2ad      	uxthmi	r5, r5
 8006a46:	6031      	str	r1, [r6, #0]
 8006a48:	07d9      	lsls	r1, r3, #31
 8006a4a:	bf44      	itt	mi
 8006a4c:	f043 0320 	orrmi.w	r3, r3, #32
 8006a50:	6023      	strmi	r3, [r4, #0]
 8006a52:	b11d      	cbz	r5, 8006a5c <_printf_i+0x19c>
 8006a54:	2310      	movs	r3, #16
 8006a56:	e7ad      	b.n	80069b4 <_printf_i+0xf4>
 8006a58:	4826      	ldr	r0, [pc, #152]	@ (8006af4 <_printf_i+0x234>)
 8006a5a:	e7e9      	b.n	8006a30 <_printf_i+0x170>
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	f023 0320 	bic.w	r3, r3, #32
 8006a62:	6023      	str	r3, [r4, #0]
 8006a64:	e7f6      	b.n	8006a54 <_printf_i+0x194>
 8006a66:	4616      	mov	r6, r2
 8006a68:	e7bd      	b.n	80069e6 <_printf_i+0x126>
 8006a6a:	6833      	ldr	r3, [r6, #0]
 8006a6c:	6825      	ldr	r5, [r4, #0]
 8006a6e:	1d18      	adds	r0, r3, #4
 8006a70:	6961      	ldr	r1, [r4, #20]
 8006a72:	6030      	str	r0, [r6, #0]
 8006a74:	062e      	lsls	r6, r5, #24
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	d501      	bpl.n	8006a7e <_printf_i+0x1be>
 8006a7a:	6019      	str	r1, [r3, #0]
 8006a7c:	e002      	b.n	8006a84 <_printf_i+0x1c4>
 8006a7e:	0668      	lsls	r0, r5, #25
 8006a80:	d5fb      	bpl.n	8006a7a <_printf_i+0x1ba>
 8006a82:	8019      	strh	r1, [r3, #0]
 8006a84:	2300      	movs	r3, #0
 8006a86:	4616      	mov	r6, r2
 8006a88:	6123      	str	r3, [r4, #16]
 8006a8a:	e7bc      	b.n	8006a06 <_printf_i+0x146>
 8006a8c:	6833      	ldr	r3, [r6, #0]
 8006a8e:	2100      	movs	r1, #0
 8006a90:	1d1a      	adds	r2, r3, #4
 8006a92:	6032      	str	r2, [r6, #0]
 8006a94:	681e      	ldr	r6, [r3, #0]
 8006a96:	6862      	ldr	r2, [r4, #4]
 8006a98:	4630      	mov	r0, r6
 8006a9a:	f000 fada 	bl	8007052 <memchr>
 8006a9e:	b108      	cbz	r0, 8006aa4 <_printf_i+0x1e4>
 8006aa0:	1b80      	subs	r0, r0, r6
 8006aa2:	6060      	str	r0, [r4, #4]
 8006aa4:	6863      	ldr	r3, [r4, #4]
 8006aa6:	6123      	str	r3, [r4, #16]
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aae:	e7aa      	b.n	8006a06 <_printf_i+0x146>
 8006ab0:	4632      	mov	r2, r6
 8006ab2:	4649      	mov	r1, r9
 8006ab4:	4640      	mov	r0, r8
 8006ab6:	6923      	ldr	r3, [r4, #16]
 8006ab8:	47d0      	blx	sl
 8006aba:	3001      	adds	r0, #1
 8006abc:	d0ad      	beq.n	8006a1a <_printf_i+0x15a>
 8006abe:	6823      	ldr	r3, [r4, #0]
 8006ac0:	079b      	lsls	r3, r3, #30
 8006ac2:	d413      	bmi.n	8006aec <_printf_i+0x22c>
 8006ac4:	68e0      	ldr	r0, [r4, #12]
 8006ac6:	9b03      	ldr	r3, [sp, #12]
 8006ac8:	4298      	cmp	r0, r3
 8006aca:	bfb8      	it	lt
 8006acc:	4618      	movlt	r0, r3
 8006ace:	e7a6      	b.n	8006a1e <_printf_i+0x15e>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	4632      	mov	r2, r6
 8006ad4:	4649      	mov	r1, r9
 8006ad6:	4640      	mov	r0, r8
 8006ad8:	47d0      	blx	sl
 8006ada:	3001      	adds	r0, #1
 8006adc:	d09d      	beq.n	8006a1a <_printf_i+0x15a>
 8006ade:	3501      	adds	r5, #1
 8006ae0:	68e3      	ldr	r3, [r4, #12]
 8006ae2:	9903      	ldr	r1, [sp, #12]
 8006ae4:	1a5b      	subs	r3, r3, r1
 8006ae6:	42ab      	cmp	r3, r5
 8006ae8:	dcf2      	bgt.n	8006ad0 <_printf_i+0x210>
 8006aea:	e7eb      	b.n	8006ac4 <_printf_i+0x204>
 8006aec:	2500      	movs	r5, #0
 8006aee:	f104 0619 	add.w	r6, r4, #25
 8006af2:	e7f5      	b.n	8006ae0 <_printf_i+0x220>
 8006af4:	08009308 	.word	0x08009308
 8006af8:	08009319 	.word	0x08009319

08006afc <std>:
 8006afc:	2300      	movs	r3, #0
 8006afe:	b510      	push	{r4, lr}
 8006b00:	4604      	mov	r4, r0
 8006b02:	e9c0 3300 	strd	r3, r3, [r0]
 8006b06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b0a:	6083      	str	r3, [r0, #8]
 8006b0c:	8181      	strh	r1, [r0, #12]
 8006b0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006b10:	81c2      	strh	r2, [r0, #14]
 8006b12:	6183      	str	r3, [r0, #24]
 8006b14:	4619      	mov	r1, r3
 8006b16:	2208      	movs	r2, #8
 8006b18:	305c      	adds	r0, #92	@ 0x5c
 8006b1a:	f000 fa1b 	bl	8006f54 <memset>
 8006b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b54 <std+0x58>)
 8006b20:	6224      	str	r4, [r4, #32]
 8006b22:	6263      	str	r3, [r4, #36]	@ 0x24
 8006b24:	4b0c      	ldr	r3, [pc, #48]	@ (8006b58 <std+0x5c>)
 8006b26:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006b28:	4b0c      	ldr	r3, [pc, #48]	@ (8006b5c <std+0x60>)
 8006b2a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8006b60 <std+0x64>)
 8006b2e:	6323      	str	r3, [r4, #48]	@ 0x30
 8006b30:	4b0c      	ldr	r3, [pc, #48]	@ (8006b64 <std+0x68>)
 8006b32:	429c      	cmp	r4, r3
 8006b34:	d006      	beq.n	8006b44 <std+0x48>
 8006b36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b3a:	4294      	cmp	r4, r2
 8006b3c:	d002      	beq.n	8006b44 <std+0x48>
 8006b3e:	33d0      	adds	r3, #208	@ 0xd0
 8006b40:	429c      	cmp	r4, r3
 8006b42:	d105      	bne.n	8006b50 <std+0x54>
 8006b44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b4c:	f000 ba7e 	b.w	800704c <__retarget_lock_init_recursive>
 8006b50:	bd10      	pop	{r4, pc}
 8006b52:	bf00      	nop
 8006b54:	08006da5 	.word	0x08006da5
 8006b58:	08006dc7 	.word	0x08006dc7
 8006b5c:	08006dff 	.word	0x08006dff
 8006b60:	08006e23 	.word	0x08006e23
 8006b64:	200003c8 	.word	0x200003c8

08006b68 <stdio_exit_handler>:
 8006b68:	4a02      	ldr	r2, [pc, #8]	@ (8006b74 <stdio_exit_handler+0xc>)
 8006b6a:	4903      	ldr	r1, [pc, #12]	@ (8006b78 <stdio_exit_handler+0x10>)
 8006b6c:	4803      	ldr	r0, [pc, #12]	@ (8006b7c <stdio_exit_handler+0x14>)
 8006b6e:	f000 b869 	b.w	8006c44 <_fwalk_sglue>
 8006b72:	bf00      	nop
 8006b74:	20000010 	.word	0x20000010
 8006b78:	08008c49 	.word	0x08008c49
 8006b7c:	20000020 	.word	0x20000020

08006b80 <cleanup_stdio>:
 8006b80:	6841      	ldr	r1, [r0, #4]
 8006b82:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb4 <cleanup_stdio+0x34>)
 8006b84:	b510      	push	{r4, lr}
 8006b86:	4299      	cmp	r1, r3
 8006b88:	4604      	mov	r4, r0
 8006b8a:	d001      	beq.n	8006b90 <cleanup_stdio+0x10>
 8006b8c:	f002 f85c 	bl	8008c48 <_fflush_r>
 8006b90:	68a1      	ldr	r1, [r4, #8]
 8006b92:	4b09      	ldr	r3, [pc, #36]	@ (8006bb8 <cleanup_stdio+0x38>)
 8006b94:	4299      	cmp	r1, r3
 8006b96:	d002      	beq.n	8006b9e <cleanup_stdio+0x1e>
 8006b98:	4620      	mov	r0, r4
 8006b9a:	f002 f855 	bl	8008c48 <_fflush_r>
 8006b9e:	68e1      	ldr	r1, [r4, #12]
 8006ba0:	4b06      	ldr	r3, [pc, #24]	@ (8006bbc <cleanup_stdio+0x3c>)
 8006ba2:	4299      	cmp	r1, r3
 8006ba4:	d004      	beq.n	8006bb0 <cleanup_stdio+0x30>
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bac:	f002 b84c 	b.w	8008c48 <_fflush_r>
 8006bb0:	bd10      	pop	{r4, pc}
 8006bb2:	bf00      	nop
 8006bb4:	200003c8 	.word	0x200003c8
 8006bb8:	20000430 	.word	0x20000430
 8006bbc:	20000498 	.word	0x20000498

08006bc0 <global_stdio_init.part.0>:
 8006bc0:	b510      	push	{r4, lr}
 8006bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8006bf0 <global_stdio_init.part.0+0x30>)
 8006bc4:	4c0b      	ldr	r4, [pc, #44]	@ (8006bf4 <global_stdio_init.part.0+0x34>)
 8006bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8006bf8 <global_stdio_init.part.0+0x38>)
 8006bc8:	4620      	mov	r0, r4
 8006bca:	601a      	str	r2, [r3, #0]
 8006bcc:	2104      	movs	r1, #4
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f7ff ff94 	bl	8006afc <std>
 8006bd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006bd8:	2201      	movs	r2, #1
 8006bda:	2109      	movs	r1, #9
 8006bdc:	f7ff ff8e 	bl	8006afc <std>
 8006be0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006be4:	2202      	movs	r2, #2
 8006be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bea:	2112      	movs	r1, #18
 8006bec:	f7ff bf86 	b.w	8006afc <std>
 8006bf0:	20000500 	.word	0x20000500
 8006bf4:	200003c8 	.word	0x200003c8
 8006bf8:	08006b69 	.word	0x08006b69

08006bfc <__sfp_lock_acquire>:
 8006bfc:	4801      	ldr	r0, [pc, #4]	@ (8006c04 <__sfp_lock_acquire+0x8>)
 8006bfe:	f000 ba26 	b.w	800704e <__retarget_lock_acquire_recursive>
 8006c02:	bf00      	nop
 8006c04:	20000509 	.word	0x20000509

08006c08 <__sfp_lock_release>:
 8006c08:	4801      	ldr	r0, [pc, #4]	@ (8006c10 <__sfp_lock_release+0x8>)
 8006c0a:	f000 ba21 	b.w	8007050 <__retarget_lock_release_recursive>
 8006c0e:	bf00      	nop
 8006c10:	20000509 	.word	0x20000509

08006c14 <__sinit>:
 8006c14:	b510      	push	{r4, lr}
 8006c16:	4604      	mov	r4, r0
 8006c18:	f7ff fff0 	bl	8006bfc <__sfp_lock_acquire>
 8006c1c:	6a23      	ldr	r3, [r4, #32]
 8006c1e:	b11b      	cbz	r3, 8006c28 <__sinit+0x14>
 8006c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c24:	f7ff bff0 	b.w	8006c08 <__sfp_lock_release>
 8006c28:	4b04      	ldr	r3, [pc, #16]	@ (8006c3c <__sinit+0x28>)
 8006c2a:	6223      	str	r3, [r4, #32]
 8006c2c:	4b04      	ldr	r3, [pc, #16]	@ (8006c40 <__sinit+0x2c>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1f5      	bne.n	8006c20 <__sinit+0xc>
 8006c34:	f7ff ffc4 	bl	8006bc0 <global_stdio_init.part.0>
 8006c38:	e7f2      	b.n	8006c20 <__sinit+0xc>
 8006c3a:	bf00      	nop
 8006c3c:	08006b81 	.word	0x08006b81
 8006c40:	20000500 	.word	0x20000500

08006c44 <_fwalk_sglue>:
 8006c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c48:	4607      	mov	r7, r0
 8006c4a:	4688      	mov	r8, r1
 8006c4c:	4614      	mov	r4, r2
 8006c4e:	2600      	movs	r6, #0
 8006c50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c54:	f1b9 0901 	subs.w	r9, r9, #1
 8006c58:	d505      	bpl.n	8006c66 <_fwalk_sglue+0x22>
 8006c5a:	6824      	ldr	r4, [r4, #0]
 8006c5c:	2c00      	cmp	r4, #0
 8006c5e:	d1f7      	bne.n	8006c50 <_fwalk_sglue+0xc>
 8006c60:	4630      	mov	r0, r6
 8006c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c66:	89ab      	ldrh	r3, [r5, #12]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d907      	bls.n	8006c7c <_fwalk_sglue+0x38>
 8006c6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c70:	3301      	adds	r3, #1
 8006c72:	d003      	beq.n	8006c7c <_fwalk_sglue+0x38>
 8006c74:	4629      	mov	r1, r5
 8006c76:	4638      	mov	r0, r7
 8006c78:	47c0      	blx	r8
 8006c7a:	4306      	orrs	r6, r0
 8006c7c:	3568      	adds	r5, #104	@ 0x68
 8006c7e:	e7e9      	b.n	8006c54 <_fwalk_sglue+0x10>

08006c80 <iprintf>:
 8006c80:	b40f      	push	{r0, r1, r2, r3}
 8006c82:	b507      	push	{r0, r1, r2, lr}
 8006c84:	4906      	ldr	r1, [pc, #24]	@ (8006ca0 <iprintf+0x20>)
 8006c86:	ab04      	add	r3, sp, #16
 8006c88:	6808      	ldr	r0, [r1, #0]
 8006c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c8e:	6881      	ldr	r1, [r0, #8]
 8006c90:	9301      	str	r3, [sp, #4]
 8006c92:	f001 fe41 	bl	8008918 <_vfiprintf_r>
 8006c96:	b003      	add	sp, #12
 8006c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c9c:	b004      	add	sp, #16
 8006c9e:	4770      	bx	lr
 8006ca0:	2000001c 	.word	0x2000001c

08006ca4 <_puts_r>:
 8006ca4:	6a03      	ldr	r3, [r0, #32]
 8006ca6:	b570      	push	{r4, r5, r6, lr}
 8006ca8:	4605      	mov	r5, r0
 8006caa:	460e      	mov	r6, r1
 8006cac:	6884      	ldr	r4, [r0, #8]
 8006cae:	b90b      	cbnz	r3, 8006cb4 <_puts_r+0x10>
 8006cb0:	f7ff ffb0 	bl	8006c14 <__sinit>
 8006cb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cb6:	07db      	lsls	r3, r3, #31
 8006cb8:	d405      	bmi.n	8006cc6 <_puts_r+0x22>
 8006cba:	89a3      	ldrh	r3, [r4, #12]
 8006cbc:	0598      	lsls	r0, r3, #22
 8006cbe:	d402      	bmi.n	8006cc6 <_puts_r+0x22>
 8006cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cc2:	f000 f9c4 	bl	800704e <__retarget_lock_acquire_recursive>
 8006cc6:	89a3      	ldrh	r3, [r4, #12]
 8006cc8:	0719      	lsls	r1, r3, #28
 8006cca:	d502      	bpl.n	8006cd2 <_puts_r+0x2e>
 8006ccc:	6923      	ldr	r3, [r4, #16]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d135      	bne.n	8006d3e <_puts_r+0x9a>
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	f000 f8e7 	bl	8006ea8 <__swsetup_r>
 8006cda:	b380      	cbz	r0, 8006d3e <_puts_r+0x9a>
 8006cdc:	f04f 35ff 	mov.w	r5, #4294967295
 8006ce0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ce2:	07da      	lsls	r2, r3, #31
 8006ce4:	d405      	bmi.n	8006cf2 <_puts_r+0x4e>
 8006ce6:	89a3      	ldrh	r3, [r4, #12]
 8006ce8:	059b      	lsls	r3, r3, #22
 8006cea:	d402      	bmi.n	8006cf2 <_puts_r+0x4e>
 8006cec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cee:	f000 f9af 	bl	8007050 <__retarget_lock_release_recursive>
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	bd70      	pop	{r4, r5, r6, pc}
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	da04      	bge.n	8006d04 <_puts_r+0x60>
 8006cfa:	69a2      	ldr	r2, [r4, #24]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	dc17      	bgt.n	8006d30 <_puts_r+0x8c>
 8006d00:	290a      	cmp	r1, #10
 8006d02:	d015      	beq.n	8006d30 <_puts_r+0x8c>
 8006d04:	6823      	ldr	r3, [r4, #0]
 8006d06:	1c5a      	adds	r2, r3, #1
 8006d08:	6022      	str	r2, [r4, #0]
 8006d0a:	7019      	strb	r1, [r3, #0]
 8006d0c:	68a3      	ldr	r3, [r4, #8]
 8006d0e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006d12:	3b01      	subs	r3, #1
 8006d14:	60a3      	str	r3, [r4, #8]
 8006d16:	2900      	cmp	r1, #0
 8006d18:	d1ed      	bne.n	8006cf6 <_puts_r+0x52>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	da11      	bge.n	8006d42 <_puts_r+0x9e>
 8006d1e:	4622      	mov	r2, r4
 8006d20:	210a      	movs	r1, #10
 8006d22:	4628      	mov	r0, r5
 8006d24:	f000 f881 	bl	8006e2a <__swbuf_r>
 8006d28:	3001      	adds	r0, #1
 8006d2a:	d0d7      	beq.n	8006cdc <_puts_r+0x38>
 8006d2c:	250a      	movs	r5, #10
 8006d2e:	e7d7      	b.n	8006ce0 <_puts_r+0x3c>
 8006d30:	4622      	mov	r2, r4
 8006d32:	4628      	mov	r0, r5
 8006d34:	f000 f879 	bl	8006e2a <__swbuf_r>
 8006d38:	3001      	adds	r0, #1
 8006d3a:	d1e7      	bne.n	8006d0c <_puts_r+0x68>
 8006d3c:	e7ce      	b.n	8006cdc <_puts_r+0x38>
 8006d3e:	3e01      	subs	r6, #1
 8006d40:	e7e4      	b.n	8006d0c <_puts_r+0x68>
 8006d42:	6823      	ldr	r3, [r4, #0]
 8006d44:	1c5a      	adds	r2, r3, #1
 8006d46:	6022      	str	r2, [r4, #0]
 8006d48:	220a      	movs	r2, #10
 8006d4a:	701a      	strb	r2, [r3, #0]
 8006d4c:	e7ee      	b.n	8006d2c <_puts_r+0x88>
	...

08006d50 <puts>:
 8006d50:	4b02      	ldr	r3, [pc, #8]	@ (8006d5c <puts+0xc>)
 8006d52:	4601      	mov	r1, r0
 8006d54:	6818      	ldr	r0, [r3, #0]
 8006d56:	f7ff bfa5 	b.w	8006ca4 <_puts_r>
 8006d5a:	bf00      	nop
 8006d5c:	2000001c 	.word	0x2000001c

08006d60 <siprintf>:
 8006d60:	b40e      	push	{r1, r2, r3}
 8006d62:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d66:	b510      	push	{r4, lr}
 8006d68:	2400      	movs	r4, #0
 8006d6a:	b09d      	sub	sp, #116	@ 0x74
 8006d6c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d6e:	9002      	str	r0, [sp, #8]
 8006d70:	9006      	str	r0, [sp, #24]
 8006d72:	9107      	str	r1, [sp, #28]
 8006d74:	9104      	str	r1, [sp, #16]
 8006d76:	4809      	ldr	r0, [pc, #36]	@ (8006d9c <siprintf+0x3c>)
 8006d78:	4909      	ldr	r1, [pc, #36]	@ (8006da0 <siprintf+0x40>)
 8006d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d7e:	9105      	str	r1, [sp, #20]
 8006d80:	6800      	ldr	r0, [r0, #0]
 8006d82:	a902      	add	r1, sp, #8
 8006d84:	9301      	str	r3, [sp, #4]
 8006d86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d88:	f001 fca2 	bl	80086d0 <_svfiprintf_r>
 8006d8c:	9b02      	ldr	r3, [sp, #8]
 8006d8e:	701c      	strb	r4, [r3, #0]
 8006d90:	b01d      	add	sp, #116	@ 0x74
 8006d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d96:	b003      	add	sp, #12
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	2000001c 	.word	0x2000001c
 8006da0:	ffff0208 	.word	0xffff0208

08006da4 <__sread>:
 8006da4:	b510      	push	{r4, lr}
 8006da6:	460c      	mov	r4, r1
 8006da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dac:	f000 f900 	bl	8006fb0 <_read_r>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	bfab      	itete	ge
 8006db4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006db6:	89a3      	ldrhlt	r3, [r4, #12]
 8006db8:	181b      	addge	r3, r3, r0
 8006dba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006dbe:	bfac      	ite	ge
 8006dc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006dc2:	81a3      	strhlt	r3, [r4, #12]
 8006dc4:	bd10      	pop	{r4, pc}

08006dc6 <__swrite>:
 8006dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dca:	461f      	mov	r7, r3
 8006dcc:	898b      	ldrh	r3, [r1, #12]
 8006dce:	4605      	mov	r5, r0
 8006dd0:	05db      	lsls	r3, r3, #23
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	4616      	mov	r6, r2
 8006dd6:	d505      	bpl.n	8006de4 <__swrite+0x1e>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006de0:	f000 f8d4 	bl	8006f8c <_lseek_r>
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	4632      	mov	r2, r6
 8006de8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dec:	81a3      	strh	r3, [r4, #12]
 8006dee:	4628      	mov	r0, r5
 8006df0:	463b      	mov	r3, r7
 8006df2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dfa:	f000 b8eb 	b.w	8006fd4 <_write_r>

08006dfe <__sseek>:
 8006dfe:	b510      	push	{r4, lr}
 8006e00:	460c      	mov	r4, r1
 8006e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e06:	f000 f8c1 	bl	8006f8c <_lseek_r>
 8006e0a:	1c43      	adds	r3, r0, #1
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	bf15      	itete	ne
 8006e10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006e1a:	81a3      	strheq	r3, [r4, #12]
 8006e1c:	bf18      	it	ne
 8006e1e:	81a3      	strhne	r3, [r4, #12]
 8006e20:	bd10      	pop	{r4, pc}

08006e22 <__sclose>:
 8006e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e26:	f000 b8a1 	b.w	8006f6c <_close_r>

08006e2a <__swbuf_r>:
 8006e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e2c:	460e      	mov	r6, r1
 8006e2e:	4614      	mov	r4, r2
 8006e30:	4605      	mov	r5, r0
 8006e32:	b118      	cbz	r0, 8006e3c <__swbuf_r+0x12>
 8006e34:	6a03      	ldr	r3, [r0, #32]
 8006e36:	b90b      	cbnz	r3, 8006e3c <__swbuf_r+0x12>
 8006e38:	f7ff feec 	bl	8006c14 <__sinit>
 8006e3c:	69a3      	ldr	r3, [r4, #24]
 8006e3e:	60a3      	str	r3, [r4, #8]
 8006e40:	89a3      	ldrh	r3, [r4, #12]
 8006e42:	071a      	lsls	r2, r3, #28
 8006e44:	d501      	bpl.n	8006e4a <__swbuf_r+0x20>
 8006e46:	6923      	ldr	r3, [r4, #16]
 8006e48:	b943      	cbnz	r3, 8006e5c <__swbuf_r+0x32>
 8006e4a:	4621      	mov	r1, r4
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	f000 f82b 	bl	8006ea8 <__swsetup_r>
 8006e52:	b118      	cbz	r0, 8006e5c <__swbuf_r+0x32>
 8006e54:	f04f 37ff 	mov.w	r7, #4294967295
 8006e58:	4638      	mov	r0, r7
 8006e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	6922      	ldr	r2, [r4, #16]
 8006e60:	b2f6      	uxtb	r6, r6
 8006e62:	1a98      	subs	r0, r3, r2
 8006e64:	6963      	ldr	r3, [r4, #20]
 8006e66:	4637      	mov	r7, r6
 8006e68:	4283      	cmp	r3, r0
 8006e6a:	dc05      	bgt.n	8006e78 <__swbuf_r+0x4e>
 8006e6c:	4621      	mov	r1, r4
 8006e6e:	4628      	mov	r0, r5
 8006e70:	f001 feea 	bl	8008c48 <_fflush_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	d1ed      	bne.n	8006e54 <__swbuf_r+0x2a>
 8006e78:	68a3      	ldr	r3, [r4, #8]
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	60a3      	str	r3, [r4, #8]
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	1c5a      	adds	r2, r3, #1
 8006e82:	6022      	str	r2, [r4, #0]
 8006e84:	701e      	strb	r6, [r3, #0]
 8006e86:	6962      	ldr	r2, [r4, #20]
 8006e88:	1c43      	adds	r3, r0, #1
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d004      	beq.n	8006e98 <__swbuf_r+0x6e>
 8006e8e:	89a3      	ldrh	r3, [r4, #12]
 8006e90:	07db      	lsls	r3, r3, #31
 8006e92:	d5e1      	bpl.n	8006e58 <__swbuf_r+0x2e>
 8006e94:	2e0a      	cmp	r6, #10
 8006e96:	d1df      	bne.n	8006e58 <__swbuf_r+0x2e>
 8006e98:	4621      	mov	r1, r4
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f001 fed4 	bl	8008c48 <_fflush_r>
 8006ea0:	2800      	cmp	r0, #0
 8006ea2:	d0d9      	beq.n	8006e58 <__swbuf_r+0x2e>
 8006ea4:	e7d6      	b.n	8006e54 <__swbuf_r+0x2a>
	...

08006ea8 <__swsetup_r>:
 8006ea8:	b538      	push	{r3, r4, r5, lr}
 8006eaa:	4b29      	ldr	r3, [pc, #164]	@ (8006f50 <__swsetup_r+0xa8>)
 8006eac:	4605      	mov	r5, r0
 8006eae:	6818      	ldr	r0, [r3, #0]
 8006eb0:	460c      	mov	r4, r1
 8006eb2:	b118      	cbz	r0, 8006ebc <__swsetup_r+0x14>
 8006eb4:	6a03      	ldr	r3, [r0, #32]
 8006eb6:	b90b      	cbnz	r3, 8006ebc <__swsetup_r+0x14>
 8006eb8:	f7ff feac 	bl	8006c14 <__sinit>
 8006ebc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec0:	0719      	lsls	r1, r3, #28
 8006ec2:	d422      	bmi.n	8006f0a <__swsetup_r+0x62>
 8006ec4:	06da      	lsls	r2, r3, #27
 8006ec6:	d407      	bmi.n	8006ed8 <__swsetup_r+0x30>
 8006ec8:	2209      	movs	r2, #9
 8006eca:	602a      	str	r2, [r5, #0]
 8006ecc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ed4:	81a3      	strh	r3, [r4, #12]
 8006ed6:	e033      	b.n	8006f40 <__swsetup_r+0x98>
 8006ed8:	0758      	lsls	r0, r3, #29
 8006eda:	d512      	bpl.n	8006f02 <__swsetup_r+0x5a>
 8006edc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ede:	b141      	cbz	r1, 8006ef2 <__swsetup_r+0x4a>
 8006ee0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ee4:	4299      	cmp	r1, r3
 8006ee6:	d002      	beq.n	8006eee <__swsetup_r+0x46>
 8006ee8:	4628      	mov	r0, r5
 8006eea:	f000 ff1d 	bl	8007d28 <_free_r>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006ef8:	81a3      	strh	r3, [r4, #12]
 8006efa:	2300      	movs	r3, #0
 8006efc:	6063      	str	r3, [r4, #4]
 8006efe:	6923      	ldr	r3, [r4, #16]
 8006f00:	6023      	str	r3, [r4, #0]
 8006f02:	89a3      	ldrh	r3, [r4, #12]
 8006f04:	f043 0308 	orr.w	r3, r3, #8
 8006f08:	81a3      	strh	r3, [r4, #12]
 8006f0a:	6923      	ldr	r3, [r4, #16]
 8006f0c:	b94b      	cbnz	r3, 8006f22 <__swsetup_r+0x7a>
 8006f0e:	89a3      	ldrh	r3, [r4, #12]
 8006f10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f18:	d003      	beq.n	8006f22 <__swsetup_r+0x7a>
 8006f1a:	4621      	mov	r1, r4
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f001 fee0 	bl	8008ce2 <__smakebuf_r>
 8006f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f26:	f013 0201 	ands.w	r2, r3, #1
 8006f2a:	d00a      	beq.n	8006f42 <__swsetup_r+0x9a>
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	60a2      	str	r2, [r4, #8]
 8006f30:	6962      	ldr	r2, [r4, #20]
 8006f32:	4252      	negs	r2, r2
 8006f34:	61a2      	str	r2, [r4, #24]
 8006f36:	6922      	ldr	r2, [r4, #16]
 8006f38:	b942      	cbnz	r2, 8006f4c <__swsetup_r+0xa4>
 8006f3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006f3e:	d1c5      	bne.n	8006ecc <__swsetup_r+0x24>
 8006f40:	bd38      	pop	{r3, r4, r5, pc}
 8006f42:	0799      	lsls	r1, r3, #30
 8006f44:	bf58      	it	pl
 8006f46:	6962      	ldrpl	r2, [r4, #20]
 8006f48:	60a2      	str	r2, [r4, #8]
 8006f4a:	e7f4      	b.n	8006f36 <__swsetup_r+0x8e>
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	e7f7      	b.n	8006f40 <__swsetup_r+0x98>
 8006f50:	2000001c 	.word	0x2000001c

08006f54 <memset>:
 8006f54:	4603      	mov	r3, r0
 8006f56:	4402      	add	r2, r0
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d100      	bne.n	8006f5e <memset+0xa>
 8006f5c:	4770      	bx	lr
 8006f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8006f62:	e7f9      	b.n	8006f58 <memset+0x4>

08006f64 <_localeconv_r>:
 8006f64:	4800      	ldr	r0, [pc, #0]	@ (8006f68 <_localeconv_r+0x4>)
 8006f66:	4770      	bx	lr
 8006f68:	2000015c 	.word	0x2000015c

08006f6c <_close_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	2300      	movs	r3, #0
 8006f70:	4d05      	ldr	r5, [pc, #20]	@ (8006f88 <_close_r+0x1c>)
 8006f72:	4604      	mov	r4, r0
 8006f74:	4608      	mov	r0, r1
 8006f76:	602b      	str	r3, [r5, #0]
 8006f78:	f7fb fc35 	bl	80027e6 <_close>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_close_r+0x1a>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_close_r+0x1a>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	20000504 	.word	0x20000504

08006f8c <_lseek_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4604      	mov	r4, r0
 8006f90:	4608      	mov	r0, r1
 8006f92:	4611      	mov	r1, r2
 8006f94:	2200      	movs	r2, #0
 8006f96:	4d05      	ldr	r5, [pc, #20]	@ (8006fac <_lseek_r+0x20>)
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fb fc47 	bl	800282e <_lseek>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_lseek_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_lseek_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	20000504 	.word	0x20000504

08006fb0 <_read_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	4608      	mov	r0, r1
 8006fb6:	4611      	mov	r1, r2
 8006fb8:	2200      	movs	r2, #0
 8006fba:	4d05      	ldr	r5, [pc, #20]	@ (8006fd0 <_read_r+0x20>)
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fb fbd8 	bl	8002774 <_read>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_read_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_read_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000504 	.word	0x20000504

08006fd4 <_write_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	4608      	mov	r0, r1
 8006fda:	4611      	mov	r1, r2
 8006fdc:	2200      	movs	r2, #0
 8006fde:	4d05      	ldr	r5, [pc, #20]	@ (8006ff4 <_write_r+0x20>)
 8006fe0:	602a      	str	r2, [r5, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f7fb fbe3 	bl	80027ae <_write>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_write_r+0x1e>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_write_r+0x1e>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	20000504 	.word	0x20000504

08006ff8 <__errno>:
 8006ff8:	4b01      	ldr	r3, [pc, #4]	@ (8007000 <__errno+0x8>)
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	2000001c 	.word	0x2000001c

08007004 <__libc_init_array>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	2600      	movs	r6, #0
 8007008:	4d0c      	ldr	r5, [pc, #48]	@ (800703c <__libc_init_array+0x38>)
 800700a:	4c0d      	ldr	r4, [pc, #52]	@ (8007040 <__libc_init_array+0x3c>)
 800700c:	1b64      	subs	r4, r4, r5
 800700e:	10a4      	asrs	r4, r4, #2
 8007010:	42a6      	cmp	r6, r4
 8007012:	d109      	bne.n	8007028 <__libc_init_array+0x24>
 8007014:	f001 ffe2 	bl	8008fdc <_init>
 8007018:	2600      	movs	r6, #0
 800701a:	4d0a      	ldr	r5, [pc, #40]	@ (8007044 <__libc_init_array+0x40>)
 800701c:	4c0a      	ldr	r4, [pc, #40]	@ (8007048 <__libc_init_array+0x44>)
 800701e:	1b64      	subs	r4, r4, r5
 8007020:	10a4      	asrs	r4, r4, #2
 8007022:	42a6      	cmp	r6, r4
 8007024:	d105      	bne.n	8007032 <__libc_init_array+0x2e>
 8007026:	bd70      	pop	{r4, r5, r6, pc}
 8007028:	f855 3b04 	ldr.w	r3, [r5], #4
 800702c:	4798      	blx	r3
 800702e:	3601      	adds	r6, #1
 8007030:	e7ee      	b.n	8007010 <__libc_init_array+0xc>
 8007032:	f855 3b04 	ldr.w	r3, [r5], #4
 8007036:	4798      	blx	r3
 8007038:	3601      	adds	r6, #1
 800703a:	e7f2      	b.n	8007022 <__libc_init_array+0x1e>
 800703c:	08009674 	.word	0x08009674
 8007040:	08009674 	.word	0x08009674
 8007044:	08009674 	.word	0x08009674
 8007048:	08009678 	.word	0x08009678

0800704c <__retarget_lock_init_recursive>:
 800704c:	4770      	bx	lr

0800704e <__retarget_lock_acquire_recursive>:
 800704e:	4770      	bx	lr

08007050 <__retarget_lock_release_recursive>:
 8007050:	4770      	bx	lr

08007052 <memchr>:
 8007052:	4603      	mov	r3, r0
 8007054:	b510      	push	{r4, lr}
 8007056:	b2c9      	uxtb	r1, r1
 8007058:	4402      	add	r2, r0
 800705a:	4293      	cmp	r3, r2
 800705c:	4618      	mov	r0, r3
 800705e:	d101      	bne.n	8007064 <memchr+0x12>
 8007060:	2000      	movs	r0, #0
 8007062:	e003      	b.n	800706c <memchr+0x1a>
 8007064:	7804      	ldrb	r4, [r0, #0]
 8007066:	3301      	adds	r3, #1
 8007068:	428c      	cmp	r4, r1
 800706a:	d1f6      	bne.n	800705a <memchr+0x8>
 800706c:	bd10      	pop	{r4, pc}

0800706e <quorem>:
 800706e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007072:	6903      	ldr	r3, [r0, #16]
 8007074:	690c      	ldr	r4, [r1, #16]
 8007076:	4607      	mov	r7, r0
 8007078:	42a3      	cmp	r3, r4
 800707a:	db7e      	blt.n	800717a <quorem+0x10c>
 800707c:	3c01      	subs	r4, #1
 800707e:	00a3      	lsls	r3, r4, #2
 8007080:	f100 0514 	add.w	r5, r0, #20
 8007084:	f101 0814 	add.w	r8, r1, #20
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800708e:	9301      	str	r3, [sp, #4]
 8007090:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007094:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007098:	3301      	adds	r3, #1
 800709a:	429a      	cmp	r2, r3
 800709c:	fbb2 f6f3 	udiv	r6, r2, r3
 80070a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070a4:	d32e      	bcc.n	8007104 <quorem+0x96>
 80070a6:	f04f 0a00 	mov.w	sl, #0
 80070aa:	46c4      	mov	ip, r8
 80070ac:	46ae      	mov	lr, r5
 80070ae:	46d3      	mov	fp, sl
 80070b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070b4:	b298      	uxth	r0, r3
 80070b6:	fb06 a000 	mla	r0, r6, r0, sl
 80070ba:	0c1b      	lsrs	r3, r3, #16
 80070bc:	0c02      	lsrs	r2, r0, #16
 80070be:	fb06 2303 	mla	r3, r6, r3, r2
 80070c2:	f8de 2000 	ldr.w	r2, [lr]
 80070c6:	b280      	uxth	r0, r0
 80070c8:	b292      	uxth	r2, r2
 80070ca:	1a12      	subs	r2, r2, r0
 80070cc:	445a      	add	r2, fp
 80070ce:	f8de 0000 	ldr.w	r0, [lr]
 80070d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80070dc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80070e0:	b292      	uxth	r2, r2
 80070e2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80070e6:	45e1      	cmp	r9, ip
 80070e8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80070ec:	f84e 2b04 	str.w	r2, [lr], #4
 80070f0:	d2de      	bcs.n	80070b0 <quorem+0x42>
 80070f2:	9b00      	ldr	r3, [sp, #0]
 80070f4:	58eb      	ldr	r3, [r5, r3]
 80070f6:	b92b      	cbnz	r3, 8007104 <quorem+0x96>
 80070f8:	9b01      	ldr	r3, [sp, #4]
 80070fa:	3b04      	subs	r3, #4
 80070fc:	429d      	cmp	r5, r3
 80070fe:	461a      	mov	r2, r3
 8007100:	d32f      	bcc.n	8007162 <quorem+0xf4>
 8007102:	613c      	str	r4, [r7, #16]
 8007104:	4638      	mov	r0, r7
 8007106:	f001 f97f 	bl	8008408 <__mcmp>
 800710a:	2800      	cmp	r0, #0
 800710c:	db25      	blt.n	800715a <quorem+0xec>
 800710e:	4629      	mov	r1, r5
 8007110:	2000      	movs	r0, #0
 8007112:	f858 2b04 	ldr.w	r2, [r8], #4
 8007116:	f8d1 c000 	ldr.w	ip, [r1]
 800711a:	fa1f fe82 	uxth.w	lr, r2
 800711e:	fa1f f38c 	uxth.w	r3, ip
 8007122:	eba3 030e 	sub.w	r3, r3, lr
 8007126:	4403      	add	r3, r0
 8007128:	0c12      	lsrs	r2, r2, #16
 800712a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800712e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007132:	b29b      	uxth	r3, r3
 8007134:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007138:	45c1      	cmp	r9, r8
 800713a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800713e:	f841 3b04 	str.w	r3, [r1], #4
 8007142:	d2e6      	bcs.n	8007112 <quorem+0xa4>
 8007144:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007148:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800714c:	b922      	cbnz	r2, 8007158 <quorem+0xea>
 800714e:	3b04      	subs	r3, #4
 8007150:	429d      	cmp	r5, r3
 8007152:	461a      	mov	r2, r3
 8007154:	d30b      	bcc.n	800716e <quorem+0x100>
 8007156:	613c      	str	r4, [r7, #16]
 8007158:	3601      	adds	r6, #1
 800715a:	4630      	mov	r0, r6
 800715c:	b003      	add	sp, #12
 800715e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007162:	6812      	ldr	r2, [r2, #0]
 8007164:	3b04      	subs	r3, #4
 8007166:	2a00      	cmp	r2, #0
 8007168:	d1cb      	bne.n	8007102 <quorem+0x94>
 800716a:	3c01      	subs	r4, #1
 800716c:	e7c6      	b.n	80070fc <quorem+0x8e>
 800716e:	6812      	ldr	r2, [r2, #0]
 8007170:	3b04      	subs	r3, #4
 8007172:	2a00      	cmp	r2, #0
 8007174:	d1ef      	bne.n	8007156 <quorem+0xe8>
 8007176:	3c01      	subs	r4, #1
 8007178:	e7ea      	b.n	8007150 <quorem+0xe2>
 800717a:	2000      	movs	r0, #0
 800717c:	e7ee      	b.n	800715c <quorem+0xee>
	...

08007180 <_dtoa_r>:
 8007180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	4614      	mov	r4, r2
 8007186:	461d      	mov	r5, r3
 8007188:	69c7      	ldr	r7, [r0, #28]
 800718a:	b097      	sub	sp, #92	@ 0x5c
 800718c:	4681      	mov	r9, r0
 800718e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007192:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007194:	b97f      	cbnz	r7, 80071b6 <_dtoa_r+0x36>
 8007196:	2010      	movs	r0, #16
 8007198:	f000 fe0e 	bl	8007db8 <malloc>
 800719c:	4602      	mov	r2, r0
 800719e:	f8c9 001c 	str.w	r0, [r9, #28]
 80071a2:	b920      	cbnz	r0, 80071ae <_dtoa_r+0x2e>
 80071a4:	21ef      	movs	r1, #239	@ 0xef
 80071a6:	4bac      	ldr	r3, [pc, #688]	@ (8007458 <_dtoa_r+0x2d8>)
 80071a8:	48ac      	ldr	r0, [pc, #688]	@ (800745c <_dtoa_r+0x2dc>)
 80071aa:	f001 fe31 	bl	8008e10 <__assert_func>
 80071ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071b2:	6007      	str	r7, [r0, #0]
 80071b4:	60c7      	str	r7, [r0, #12]
 80071b6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071ba:	6819      	ldr	r1, [r3, #0]
 80071bc:	b159      	cbz	r1, 80071d6 <_dtoa_r+0x56>
 80071be:	685a      	ldr	r2, [r3, #4]
 80071c0:	2301      	movs	r3, #1
 80071c2:	4093      	lsls	r3, r2
 80071c4:	604a      	str	r2, [r1, #4]
 80071c6:	608b      	str	r3, [r1, #8]
 80071c8:	4648      	mov	r0, r9
 80071ca:	f000 feeb 	bl	8007fa4 <_Bfree>
 80071ce:	2200      	movs	r2, #0
 80071d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071d4:	601a      	str	r2, [r3, #0]
 80071d6:	1e2b      	subs	r3, r5, #0
 80071d8:	bfaf      	iteee	ge
 80071da:	2300      	movge	r3, #0
 80071dc:	2201      	movlt	r2, #1
 80071de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80071e2:	9307      	strlt	r3, [sp, #28]
 80071e4:	bfa8      	it	ge
 80071e6:	6033      	strge	r3, [r6, #0]
 80071e8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80071ec:	4b9c      	ldr	r3, [pc, #624]	@ (8007460 <_dtoa_r+0x2e0>)
 80071ee:	bfb8      	it	lt
 80071f0:	6032      	strlt	r2, [r6, #0]
 80071f2:	ea33 0308 	bics.w	r3, r3, r8
 80071f6:	d112      	bne.n	800721e <_dtoa_r+0x9e>
 80071f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80071fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80071fe:	6013      	str	r3, [r2, #0]
 8007200:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007204:	4323      	orrs	r3, r4
 8007206:	f000 855e 	beq.w	8007cc6 <_dtoa_r+0xb46>
 800720a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800720c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007464 <_dtoa_r+0x2e4>
 8007210:	2b00      	cmp	r3, #0
 8007212:	f000 8560 	beq.w	8007cd6 <_dtoa_r+0xb56>
 8007216:	f10a 0303 	add.w	r3, sl, #3
 800721a:	f000 bd5a 	b.w	8007cd2 <_dtoa_r+0xb52>
 800721e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007222:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007226:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800722a:	2200      	movs	r2, #0
 800722c:	2300      	movs	r3, #0
 800722e:	f7f9 fbbb 	bl	80009a8 <__aeabi_dcmpeq>
 8007232:	4607      	mov	r7, r0
 8007234:	b158      	cbz	r0, 800724e <_dtoa_r+0xce>
 8007236:	2301      	movs	r3, #1
 8007238:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800723e:	b113      	cbz	r3, 8007246 <_dtoa_r+0xc6>
 8007240:	4b89      	ldr	r3, [pc, #548]	@ (8007468 <_dtoa_r+0x2e8>)
 8007242:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800746c <_dtoa_r+0x2ec>
 800724a:	f000 bd44 	b.w	8007cd6 <_dtoa_r+0xb56>
 800724e:	ab14      	add	r3, sp, #80	@ 0x50
 8007250:	9301      	str	r3, [sp, #4]
 8007252:	ab15      	add	r3, sp, #84	@ 0x54
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	4648      	mov	r0, r9
 8007258:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800725c:	f001 f984 	bl	8008568 <__d2b>
 8007260:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007264:	9003      	str	r0, [sp, #12]
 8007266:	2e00      	cmp	r6, #0
 8007268:	d078      	beq.n	800735c <_dtoa_r+0x1dc>
 800726a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800726e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007270:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007278:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800727c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007280:	9712      	str	r7, [sp, #72]	@ 0x48
 8007282:	4619      	mov	r1, r3
 8007284:	2200      	movs	r2, #0
 8007286:	4b7a      	ldr	r3, [pc, #488]	@ (8007470 <_dtoa_r+0x2f0>)
 8007288:	f7f8 ff6e 	bl	8000168 <__aeabi_dsub>
 800728c:	a36c      	add	r3, pc, #432	@ (adr r3, 8007440 <_dtoa_r+0x2c0>)
 800728e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007292:	f7f9 f921 	bl	80004d8 <__aeabi_dmul>
 8007296:	a36c      	add	r3, pc, #432	@ (adr r3, 8007448 <_dtoa_r+0x2c8>)
 8007298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729c:	f7f8 ff66 	bl	800016c <__adddf3>
 80072a0:	4604      	mov	r4, r0
 80072a2:	4630      	mov	r0, r6
 80072a4:	460d      	mov	r5, r1
 80072a6:	f7f9 f8ad 	bl	8000404 <__aeabi_i2d>
 80072aa:	a369      	add	r3, pc, #420	@ (adr r3, 8007450 <_dtoa_r+0x2d0>)
 80072ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b0:	f7f9 f912 	bl	80004d8 <__aeabi_dmul>
 80072b4:	4602      	mov	r2, r0
 80072b6:	460b      	mov	r3, r1
 80072b8:	4620      	mov	r0, r4
 80072ba:	4629      	mov	r1, r5
 80072bc:	f7f8 ff56 	bl	800016c <__adddf3>
 80072c0:	4604      	mov	r4, r0
 80072c2:	460d      	mov	r5, r1
 80072c4:	f7f9 fbb8 	bl	8000a38 <__aeabi_d2iz>
 80072c8:	2200      	movs	r2, #0
 80072ca:	4607      	mov	r7, r0
 80072cc:	2300      	movs	r3, #0
 80072ce:	4620      	mov	r0, r4
 80072d0:	4629      	mov	r1, r5
 80072d2:	f7f9 fb73 	bl	80009bc <__aeabi_dcmplt>
 80072d6:	b140      	cbz	r0, 80072ea <_dtoa_r+0x16a>
 80072d8:	4638      	mov	r0, r7
 80072da:	f7f9 f893 	bl	8000404 <__aeabi_i2d>
 80072de:	4622      	mov	r2, r4
 80072e0:	462b      	mov	r3, r5
 80072e2:	f7f9 fb61 	bl	80009a8 <__aeabi_dcmpeq>
 80072e6:	b900      	cbnz	r0, 80072ea <_dtoa_r+0x16a>
 80072e8:	3f01      	subs	r7, #1
 80072ea:	2f16      	cmp	r7, #22
 80072ec:	d854      	bhi.n	8007398 <_dtoa_r+0x218>
 80072ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072f2:	4b60      	ldr	r3, [pc, #384]	@ (8007474 <_dtoa_r+0x2f4>)
 80072f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fc:	f7f9 fb5e 	bl	80009bc <__aeabi_dcmplt>
 8007300:	2800      	cmp	r0, #0
 8007302:	d04b      	beq.n	800739c <_dtoa_r+0x21c>
 8007304:	2300      	movs	r3, #0
 8007306:	3f01      	subs	r7, #1
 8007308:	930f      	str	r3, [sp, #60]	@ 0x3c
 800730a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800730c:	1b9b      	subs	r3, r3, r6
 800730e:	1e5a      	subs	r2, r3, #1
 8007310:	bf49      	itett	mi
 8007312:	f1c3 0301 	rsbmi	r3, r3, #1
 8007316:	2300      	movpl	r3, #0
 8007318:	9304      	strmi	r3, [sp, #16]
 800731a:	2300      	movmi	r3, #0
 800731c:	9209      	str	r2, [sp, #36]	@ 0x24
 800731e:	bf54      	ite	pl
 8007320:	9304      	strpl	r3, [sp, #16]
 8007322:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007324:	2f00      	cmp	r7, #0
 8007326:	db3b      	blt.n	80073a0 <_dtoa_r+0x220>
 8007328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800732a:	970e      	str	r7, [sp, #56]	@ 0x38
 800732c:	443b      	add	r3, r7
 800732e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007330:	2300      	movs	r3, #0
 8007332:	930a      	str	r3, [sp, #40]	@ 0x28
 8007334:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007336:	2b09      	cmp	r3, #9
 8007338:	d865      	bhi.n	8007406 <_dtoa_r+0x286>
 800733a:	2b05      	cmp	r3, #5
 800733c:	bfc4      	itt	gt
 800733e:	3b04      	subgt	r3, #4
 8007340:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007342:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007344:	bfc8      	it	gt
 8007346:	2400      	movgt	r4, #0
 8007348:	f1a3 0302 	sub.w	r3, r3, #2
 800734c:	bfd8      	it	le
 800734e:	2401      	movle	r4, #1
 8007350:	2b03      	cmp	r3, #3
 8007352:	d864      	bhi.n	800741e <_dtoa_r+0x29e>
 8007354:	e8df f003 	tbb	[pc, r3]
 8007358:	2c385553 	.word	0x2c385553
 800735c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007360:	441e      	add	r6, r3
 8007362:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007366:	2b20      	cmp	r3, #32
 8007368:	bfc1      	itttt	gt
 800736a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800736e:	fa08 f803 	lslgt.w	r8, r8, r3
 8007372:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007376:	fa24 f303 	lsrgt.w	r3, r4, r3
 800737a:	bfd6      	itet	le
 800737c:	f1c3 0320 	rsble	r3, r3, #32
 8007380:	ea48 0003 	orrgt.w	r0, r8, r3
 8007384:	fa04 f003 	lslle.w	r0, r4, r3
 8007388:	f7f9 f82c 	bl	80003e4 <__aeabi_ui2d>
 800738c:	2201      	movs	r2, #1
 800738e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007392:	3e01      	subs	r6, #1
 8007394:	9212      	str	r2, [sp, #72]	@ 0x48
 8007396:	e774      	b.n	8007282 <_dtoa_r+0x102>
 8007398:	2301      	movs	r3, #1
 800739a:	e7b5      	b.n	8007308 <_dtoa_r+0x188>
 800739c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800739e:	e7b4      	b.n	800730a <_dtoa_r+0x18a>
 80073a0:	9b04      	ldr	r3, [sp, #16]
 80073a2:	1bdb      	subs	r3, r3, r7
 80073a4:	9304      	str	r3, [sp, #16]
 80073a6:	427b      	negs	r3, r7
 80073a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073aa:	2300      	movs	r3, #0
 80073ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80073ae:	e7c1      	b.n	8007334 <_dtoa_r+0x1b4>
 80073b0:	2301      	movs	r3, #1
 80073b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073b6:	eb07 0b03 	add.w	fp, r7, r3
 80073ba:	f10b 0301 	add.w	r3, fp, #1
 80073be:	2b01      	cmp	r3, #1
 80073c0:	9308      	str	r3, [sp, #32]
 80073c2:	bfb8      	it	lt
 80073c4:	2301      	movlt	r3, #1
 80073c6:	e006      	b.n	80073d6 <_dtoa_r+0x256>
 80073c8:	2301      	movs	r3, #1
 80073ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	dd28      	ble.n	8007424 <_dtoa_r+0x2a4>
 80073d2:	469b      	mov	fp, r3
 80073d4:	9308      	str	r3, [sp, #32]
 80073d6:	2100      	movs	r1, #0
 80073d8:	2204      	movs	r2, #4
 80073da:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80073de:	f102 0514 	add.w	r5, r2, #20
 80073e2:	429d      	cmp	r5, r3
 80073e4:	d926      	bls.n	8007434 <_dtoa_r+0x2b4>
 80073e6:	6041      	str	r1, [r0, #4]
 80073e8:	4648      	mov	r0, r9
 80073ea:	f000 fd9b 	bl	8007f24 <_Balloc>
 80073ee:	4682      	mov	sl, r0
 80073f0:	2800      	cmp	r0, #0
 80073f2:	d143      	bne.n	800747c <_dtoa_r+0x2fc>
 80073f4:	4602      	mov	r2, r0
 80073f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80073fa:	4b1f      	ldr	r3, [pc, #124]	@ (8007478 <_dtoa_r+0x2f8>)
 80073fc:	e6d4      	b.n	80071a8 <_dtoa_r+0x28>
 80073fe:	2300      	movs	r3, #0
 8007400:	e7e3      	b.n	80073ca <_dtoa_r+0x24a>
 8007402:	2300      	movs	r3, #0
 8007404:	e7d5      	b.n	80073b2 <_dtoa_r+0x232>
 8007406:	2401      	movs	r4, #1
 8007408:	2300      	movs	r3, #0
 800740a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800740c:	9320      	str	r3, [sp, #128]	@ 0x80
 800740e:	f04f 3bff 	mov.w	fp, #4294967295
 8007412:	2200      	movs	r2, #0
 8007414:	2312      	movs	r3, #18
 8007416:	f8cd b020 	str.w	fp, [sp, #32]
 800741a:	9221      	str	r2, [sp, #132]	@ 0x84
 800741c:	e7db      	b.n	80073d6 <_dtoa_r+0x256>
 800741e:	2301      	movs	r3, #1
 8007420:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007422:	e7f4      	b.n	800740e <_dtoa_r+0x28e>
 8007424:	f04f 0b01 	mov.w	fp, #1
 8007428:	465b      	mov	r3, fp
 800742a:	f8cd b020 	str.w	fp, [sp, #32]
 800742e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007432:	e7d0      	b.n	80073d6 <_dtoa_r+0x256>
 8007434:	3101      	adds	r1, #1
 8007436:	0052      	lsls	r2, r2, #1
 8007438:	e7d1      	b.n	80073de <_dtoa_r+0x25e>
 800743a:	bf00      	nop
 800743c:	f3af 8000 	nop.w
 8007440:	636f4361 	.word	0x636f4361
 8007444:	3fd287a7 	.word	0x3fd287a7
 8007448:	8b60c8b3 	.word	0x8b60c8b3
 800744c:	3fc68a28 	.word	0x3fc68a28
 8007450:	509f79fb 	.word	0x509f79fb
 8007454:	3fd34413 	.word	0x3fd34413
 8007458:	08009337 	.word	0x08009337
 800745c:	0800934e 	.word	0x0800934e
 8007460:	7ff00000 	.word	0x7ff00000
 8007464:	08009333 	.word	0x08009333
 8007468:	08009307 	.word	0x08009307
 800746c:	08009306 	.word	0x08009306
 8007470:	3ff80000 	.word	0x3ff80000
 8007474:	080094a0 	.word	0x080094a0
 8007478:	080093a6 	.word	0x080093a6
 800747c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007480:	6018      	str	r0, [r3, #0]
 8007482:	9b08      	ldr	r3, [sp, #32]
 8007484:	2b0e      	cmp	r3, #14
 8007486:	f200 80a1 	bhi.w	80075cc <_dtoa_r+0x44c>
 800748a:	2c00      	cmp	r4, #0
 800748c:	f000 809e 	beq.w	80075cc <_dtoa_r+0x44c>
 8007490:	2f00      	cmp	r7, #0
 8007492:	dd33      	ble.n	80074fc <_dtoa_r+0x37c>
 8007494:	4b9c      	ldr	r3, [pc, #624]	@ (8007708 <_dtoa_r+0x588>)
 8007496:	f007 020f 	and.w	r2, r7, #15
 800749a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800749e:	05f8      	lsls	r0, r7, #23
 80074a0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80074a4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80074a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80074ac:	d516      	bpl.n	80074dc <_dtoa_r+0x35c>
 80074ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074b2:	4b96      	ldr	r3, [pc, #600]	@ (800770c <_dtoa_r+0x58c>)
 80074b4:	2603      	movs	r6, #3
 80074b6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074ba:	f7f9 f937 	bl	800072c <__aeabi_ddiv>
 80074be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80074c2:	f004 040f 	and.w	r4, r4, #15
 80074c6:	4d91      	ldr	r5, [pc, #580]	@ (800770c <_dtoa_r+0x58c>)
 80074c8:	b954      	cbnz	r4, 80074e0 <_dtoa_r+0x360>
 80074ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80074ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074d2:	f7f9 f92b 	bl	800072c <__aeabi_ddiv>
 80074d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80074da:	e028      	b.n	800752e <_dtoa_r+0x3ae>
 80074dc:	2602      	movs	r6, #2
 80074de:	e7f2      	b.n	80074c6 <_dtoa_r+0x346>
 80074e0:	07e1      	lsls	r1, r4, #31
 80074e2:	d508      	bpl.n	80074f6 <_dtoa_r+0x376>
 80074e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80074e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074ec:	f7f8 fff4 	bl	80004d8 <__aeabi_dmul>
 80074f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80074f4:	3601      	adds	r6, #1
 80074f6:	1064      	asrs	r4, r4, #1
 80074f8:	3508      	adds	r5, #8
 80074fa:	e7e5      	b.n	80074c8 <_dtoa_r+0x348>
 80074fc:	f000 80af 	beq.w	800765e <_dtoa_r+0x4de>
 8007500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007504:	427c      	negs	r4, r7
 8007506:	4b80      	ldr	r3, [pc, #512]	@ (8007708 <_dtoa_r+0x588>)
 8007508:	f004 020f 	and.w	r2, r4, #15
 800750c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007514:	f7f8 ffe0 	bl	80004d8 <__aeabi_dmul>
 8007518:	2602      	movs	r6, #2
 800751a:	2300      	movs	r3, #0
 800751c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007520:	4d7a      	ldr	r5, [pc, #488]	@ (800770c <_dtoa_r+0x58c>)
 8007522:	1124      	asrs	r4, r4, #4
 8007524:	2c00      	cmp	r4, #0
 8007526:	f040 808f 	bne.w	8007648 <_dtoa_r+0x4c8>
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1d3      	bne.n	80074d6 <_dtoa_r+0x356>
 800752e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007534:	2b00      	cmp	r3, #0
 8007536:	f000 8094 	beq.w	8007662 <_dtoa_r+0x4e2>
 800753a:	2200      	movs	r2, #0
 800753c:	4620      	mov	r0, r4
 800753e:	4629      	mov	r1, r5
 8007540:	4b73      	ldr	r3, [pc, #460]	@ (8007710 <_dtoa_r+0x590>)
 8007542:	f7f9 fa3b 	bl	80009bc <__aeabi_dcmplt>
 8007546:	2800      	cmp	r0, #0
 8007548:	f000 808b 	beq.w	8007662 <_dtoa_r+0x4e2>
 800754c:	9b08      	ldr	r3, [sp, #32]
 800754e:	2b00      	cmp	r3, #0
 8007550:	f000 8087 	beq.w	8007662 <_dtoa_r+0x4e2>
 8007554:	f1bb 0f00 	cmp.w	fp, #0
 8007558:	dd34      	ble.n	80075c4 <_dtoa_r+0x444>
 800755a:	4620      	mov	r0, r4
 800755c:	2200      	movs	r2, #0
 800755e:	4629      	mov	r1, r5
 8007560:	4b6c      	ldr	r3, [pc, #432]	@ (8007714 <_dtoa_r+0x594>)
 8007562:	f7f8 ffb9 	bl	80004d8 <__aeabi_dmul>
 8007566:	465c      	mov	r4, fp
 8007568:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800756c:	f107 38ff 	add.w	r8, r7, #4294967295
 8007570:	3601      	adds	r6, #1
 8007572:	4630      	mov	r0, r6
 8007574:	f7f8 ff46 	bl	8000404 <__aeabi_i2d>
 8007578:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800757c:	f7f8 ffac 	bl	80004d8 <__aeabi_dmul>
 8007580:	2200      	movs	r2, #0
 8007582:	4b65      	ldr	r3, [pc, #404]	@ (8007718 <_dtoa_r+0x598>)
 8007584:	f7f8 fdf2 	bl	800016c <__adddf3>
 8007588:	4605      	mov	r5, r0
 800758a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800758e:	2c00      	cmp	r4, #0
 8007590:	d16a      	bne.n	8007668 <_dtoa_r+0x4e8>
 8007592:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007596:	2200      	movs	r2, #0
 8007598:	4b60      	ldr	r3, [pc, #384]	@ (800771c <_dtoa_r+0x59c>)
 800759a:	f7f8 fde5 	bl	8000168 <__aeabi_dsub>
 800759e:	4602      	mov	r2, r0
 80075a0:	460b      	mov	r3, r1
 80075a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80075a6:	462a      	mov	r2, r5
 80075a8:	4633      	mov	r3, r6
 80075aa:	f7f9 fa25 	bl	80009f8 <__aeabi_dcmpgt>
 80075ae:	2800      	cmp	r0, #0
 80075b0:	f040 8298 	bne.w	8007ae4 <_dtoa_r+0x964>
 80075b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075b8:	462a      	mov	r2, r5
 80075ba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80075be:	f7f9 f9fd 	bl	80009bc <__aeabi_dcmplt>
 80075c2:	bb38      	cbnz	r0, 8007614 <_dtoa_r+0x494>
 80075c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80075c8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80075cc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f2c0 8157 	blt.w	8007882 <_dtoa_r+0x702>
 80075d4:	2f0e      	cmp	r7, #14
 80075d6:	f300 8154 	bgt.w	8007882 <_dtoa_r+0x702>
 80075da:	4b4b      	ldr	r3, [pc, #300]	@ (8007708 <_dtoa_r+0x588>)
 80075dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80075e4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80075e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	f280 80e5 	bge.w	80077ba <_dtoa_r+0x63a>
 80075f0:	9b08      	ldr	r3, [sp, #32]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	f300 80e1 	bgt.w	80077ba <_dtoa_r+0x63a>
 80075f8:	d10c      	bne.n	8007614 <_dtoa_r+0x494>
 80075fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075fe:	2200      	movs	r2, #0
 8007600:	4b46      	ldr	r3, [pc, #280]	@ (800771c <_dtoa_r+0x59c>)
 8007602:	f7f8 ff69 	bl	80004d8 <__aeabi_dmul>
 8007606:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800760a:	f7f9 f9eb 	bl	80009e4 <__aeabi_dcmpge>
 800760e:	2800      	cmp	r0, #0
 8007610:	f000 8266 	beq.w	8007ae0 <_dtoa_r+0x960>
 8007614:	2400      	movs	r4, #0
 8007616:	4625      	mov	r5, r4
 8007618:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800761a:	4656      	mov	r6, sl
 800761c:	ea6f 0803 	mvn.w	r8, r3
 8007620:	2700      	movs	r7, #0
 8007622:	4621      	mov	r1, r4
 8007624:	4648      	mov	r0, r9
 8007626:	f000 fcbd 	bl	8007fa4 <_Bfree>
 800762a:	2d00      	cmp	r5, #0
 800762c:	f000 80bd 	beq.w	80077aa <_dtoa_r+0x62a>
 8007630:	b12f      	cbz	r7, 800763e <_dtoa_r+0x4be>
 8007632:	42af      	cmp	r7, r5
 8007634:	d003      	beq.n	800763e <_dtoa_r+0x4be>
 8007636:	4639      	mov	r1, r7
 8007638:	4648      	mov	r0, r9
 800763a:	f000 fcb3 	bl	8007fa4 <_Bfree>
 800763e:	4629      	mov	r1, r5
 8007640:	4648      	mov	r0, r9
 8007642:	f000 fcaf 	bl	8007fa4 <_Bfree>
 8007646:	e0b0      	b.n	80077aa <_dtoa_r+0x62a>
 8007648:	07e2      	lsls	r2, r4, #31
 800764a:	d505      	bpl.n	8007658 <_dtoa_r+0x4d8>
 800764c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007650:	f7f8 ff42 	bl	80004d8 <__aeabi_dmul>
 8007654:	2301      	movs	r3, #1
 8007656:	3601      	adds	r6, #1
 8007658:	1064      	asrs	r4, r4, #1
 800765a:	3508      	adds	r5, #8
 800765c:	e762      	b.n	8007524 <_dtoa_r+0x3a4>
 800765e:	2602      	movs	r6, #2
 8007660:	e765      	b.n	800752e <_dtoa_r+0x3ae>
 8007662:	46b8      	mov	r8, r7
 8007664:	9c08      	ldr	r4, [sp, #32]
 8007666:	e784      	b.n	8007572 <_dtoa_r+0x3f2>
 8007668:	4b27      	ldr	r3, [pc, #156]	@ (8007708 <_dtoa_r+0x588>)
 800766a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800766c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007670:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007674:	4454      	add	r4, sl
 8007676:	2900      	cmp	r1, #0
 8007678:	d054      	beq.n	8007724 <_dtoa_r+0x5a4>
 800767a:	2000      	movs	r0, #0
 800767c:	4928      	ldr	r1, [pc, #160]	@ (8007720 <_dtoa_r+0x5a0>)
 800767e:	f7f9 f855 	bl	800072c <__aeabi_ddiv>
 8007682:	4633      	mov	r3, r6
 8007684:	462a      	mov	r2, r5
 8007686:	f7f8 fd6f 	bl	8000168 <__aeabi_dsub>
 800768a:	4656      	mov	r6, sl
 800768c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007694:	f7f9 f9d0 	bl	8000a38 <__aeabi_d2iz>
 8007698:	4605      	mov	r5, r0
 800769a:	f7f8 feb3 	bl	8000404 <__aeabi_i2d>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076a6:	f7f8 fd5f 	bl	8000168 <__aeabi_dsub>
 80076aa:	4602      	mov	r2, r0
 80076ac:	460b      	mov	r3, r1
 80076ae:	3530      	adds	r5, #48	@ 0x30
 80076b0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80076b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076b8:	f806 5b01 	strb.w	r5, [r6], #1
 80076bc:	f7f9 f97e 	bl	80009bc <__aeabi_dcmplt>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d172      	bne.n	80077aa <_dtoa_r+0x62a>
 80076c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80076c8:	2000      	movs	r0, #0
 80076ca:	4911      	ldr	r1, [pc, #68]	@ (8007710 <_dtoa_r+0x590>)
 80076cc:	f7f8 fd4c 	bl	8000168 <__aeabi_dsub>
 80076d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076d4:	f7f9 f972 	bl	80009bc <__aeabi_dcmplt>
 80076d8:	2800      	cmp	r0, #0
 80076da:	f040 80b4 	bne.w	8007846 <_dtoa_r+0x6c6>
 80076de:	42a6      	cmp	r6, r4
 80076e0:	f43f af70 	beq.w	80075c4 <_dtoa_r+0x444>
 80076e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80076e8:	2200      	movs	r2, #0
 80076ea:	4b0a      	ldr	r3, [pc, #40]	@ (8007714 <_dtoa_r+0x594>)
 80076ec:	f7f8 fef4 	bl	80004d8 <__aeabi_dmul>
 80076f0:	2200      	movs	r2, #0
 80076f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076fa:	4b06      	ldr	r3, [pc, #24]	@ (8007714 <_dtoa_r+0x594>)
 80076fc:	f7f8 feec 	bl	80004d8 <__aeabi_dmul>
 8007700:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007704:	e7c4      	b.n	8007690 <_dtoa_r+0x510>
 8007706:	bf00      	nop
 8007708:	080094a0 	.word	0x080094a0
 800770c:	08009478 	.word	0x08009478
 8007710:	3ff00000 	.word	0x3ff00000
 8007714:	40240000 	.word	0x40240000
 8007718:	401c0000 	.word	0x401c0000
 800771c:	40140000 	.word	0x40140000
 8007720:	3fe00000 	.word	0x3fe00000
 8007724:	4631      	mov	r1, r6
 8007726:	4628      	mov	r0, r5
 8007728:	f7f8 fed6 	bl	80004d8 <__aeabi_dmul>
 800772c:	4656      	mov	r6, sl
 800772e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007732:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007734:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007738:	f7f9 f97e 	bl	8000a38 <__aeabi_d2iz>
 800773c:	4605      	mov	r5, r0
 800773e:	f7f8 fe61 	bl	8000404 <__aeabi_i2d>
 8007742:	4602      	mov	r2, r0
 8007744:	460b      	mov	r3, r1
 8007746:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800774a:	f7f8 fd0d 	bl	8000168 <__aeabi_dsub>
 800774e:	4602      	mov	r2, r0
 8007750:	460b      	mov	r3, r1
 8007752:	3530      	adds	r5, #48	@ 0x30
 8007754:	f806 5b01 	strb.w	r5, [r6], #1
 8007758:	42a6      	cmp	r6, r4
 800775a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800775e:	f04f 0200 	mov.w	r2, #0
 8007762:	d124      	bne.n	80077ae <_dtoa_r+0x62e>
 8007764:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007768:	4bae      	ldr	r3, [pc, #696]	@ (8007a24 <_dtoa_r+0x8a4>)
 800776a:	f7f8 fcff 	bl	800016c <__adddf3>
 800776e:	4602      	mov	r2, r0
 8007770:	460b      	mov	r3, r1
 8007772:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007776:	f7f9 f93f 	bl	80009f8 <__aeabi_dcmpgt>
 800777a:	2800      	cmp	r0, #0
 800777c:	d163      	bne.n	8007846 <_dtoa_r+0x6c6>
 800777e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007782:	2000      	movs	r0, #0
 8007784:	49a7      	ldr	r1, [pc, #668]	@ (8007a24 <_dtoa_r+0x8a4>)
 8007786:	f7f8 fcef 	bl	8000168 <__aeabi_dsub>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007792:	f7f9 f913 	bl	80009bc <__aeabi_dcmplt>
 8007796:	2800      	cmp	r0, #0
 8007798:	f43f af14 	beq.w	80075c4 <_dtoa_r+0x444>
 800779c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800779e:	1e73      	subs	r3, r6, #1
 80077a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077a2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80077a6:	2b30      	cmp	r3, #48	@ 0x30
 80077a8:	d0f8      	beq.n	800779c <_dtoa_r+0x61c>
 80077aa:	4647      	mov	r7, r8
 80077ac:	e03b      	b.n	8007826 <_dtoa_r+0x6a6>
 80077ae:	4b9e      	ldr	r3, [pc, #632]	@ (8007a28 <_dtoa_r+0x8a8>)
 80077b0:	f7f8 fe92 	bl	80004d8 <__aeabi_dmul>
 80077b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077b8:	e7bc      	b.n	8007734 <_dtoa_r+0x5b4>
 80077ba:	4656      	mov	r6, sl
 80077bc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80077c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077c4:	4620      	mov	r0, r4
 80077c6:	4629      	mov	r1, r5
 80077c8:	f7f8 ffb0 	bl	800072c <__aeabi_ddiv>
 80077cc:	f7f9 f934 	bl	8000a38 <__aeabi_d2iz>
 80077d0:	4680      	mov	r8, r0
 80077d2:	f7f8 fe17 	bl	8000404 <__aeabi_i2d>
 80077d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077da:	f7f8 fe7d 	bl	80004d8 <__aeabi_dmul>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4620      	mov	r0, r4
 80077e4:	4629      	mov	r1, r5
 80077e6:	f7f8 fcbf 	bl	8000168 <__aeabi_dsub>
 80077ea:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80077ee:	9d08      	ldr	r5, [sp, #32]
 80077f0:	f806 4b01 	strb.w	r4, [r6], #1
 80077f4:	eba6 040a 	sub.w	r4, r6, sl
 80077f8:	42a5      	cmp	r5, r4
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	d133      	bne.n	8007868 <_dtoa_r+0x6e8>
 8007800:	f7f8 fcb4 	bl	800016c <__adddf3>
 8007804:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007808:	4604      	mov	r4, r0
 800780a:	460d      	mov	r5, r1
 800780c:	f7f9 f8f4 	bl	80009f8 <__aeabi_dcmpgt>
 8007810:	b9c0      	cbnz	r0, 8007844 <_dtoa_r+0x6c4>
 8007812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007816:	4620      	mov	r0, r4
 8007818:	4629      	mov	r1, r5
 800781a:	f7f9 f8c5 	bl	80009a8 <__aeabi_dcmpeq>
 800781e:	b110      	cbz	r0, 8007826 <_dtoa_r+0x6a6>
 8007820:	f018 0f01 	tst.w	r8, #1
 8007824:	d10e      	bne.n	8007844 <_dtoa_r+0x6c4>
 8007826:	4648      	mov	r0, r9
 8007828:	9903      	ldr	r1, [sp, #12]
 800782a:	f000 fbbb 	bl	8007fa4 <_Bfree>
 800782e:	2300      	movs	r3, #0
 8007830:	7033      	strb	r3, [r6, #0]
 8007832:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007834:	3701      	adds	r7, #1
 8007836:	601f      	str	r7, [r3, #0]
 8007838:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 824b 	beq.w	8007cd6 <_dtoa_r+0xb56>
 8007840:	601e      	str	r6, [r3, #0]
 8007842:	e248      	b.n	8007cd6 <_dtoa_r+0xb56>
 8007844:	46b8      	mov	r8, r7
 8007846:	4633      	mov	r3, r6
 8007848:	461e      	mov	r6, r3
 800784a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800784e:	2a39      	cmp	r2, #57	@ 0x39
 8007850:	d106      	bne.n	8007860 <_dtoa_r+0x6e0>
 8007852:	459a      	cmp	sl, r3
 8007854:	d1f8      	bne.n	8007848 <_dtoa_r+0x6c8>
 8007856:	2230      	movs	r2, #48	@ 0x30
 8007858:	f108 0801 	add.w	r8, r8, #1
 800785c:	f88a 2000 	strb.w	r2, [sl]
 8007860:	781a      	ldrb	r2, [r3, #0]
 8007862:	3201      	adds	r2, #1
 8007864:	701a      	strb	r2, [r3, #0]
 8007866:	e7a0      	b.n	80077aa <_dtoa_r+0x62a>
 8007868:	2200      	movs	r2, #0
 800786a:	4b6f      	ldr	r3, [pc, #444]	@ (8007a28 <_dtoa_r+0x8a8>)
 800786c:	f7f8 fe34 	bl	80004d8 <__aeabi_dmul>
 8007870:	2200      	movs	r2, #0
 8007872:	2300      	movs	r3, #0
 8007874:	4604      	mov	r4, r0
 8007876:	460d      	mov	r5, r1
 8007878:	f7f9 f896 	bl	80009a8 <__aeabi_dcmpeq>
 800787c:	2800      	cmp	r0, #0
 800787e:	d09f      	beq.n	80077c0 <_dtoa_r+0x640>
 8007880:	e7d1      	b.n	8007826 <_dtoa_r+0x6a6>
 8007882:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007884:	2a00      	cmp	r2, #0
 8007886:	f000 80ea 	beq.w	8007a5e <_dtoa_r+0x8de>
 800788a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800788c:	2a01      	cmp	r2, #1
 800788e:	f300 80cd 	bgt.w	8007a2c <_dtoa_r+0x8ac>
 8007892:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007894:	2a00      	cmp	r2, #0
 8007896:	f000 80c1 	beq.w	8007a1c <_dtoa_r+0x89c>
 800789a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800789e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80078a0:	9e04      	ldr	r6, [sp, #16]
 80078a2:	9a04      	ldr	r2, [sp, #16]
 80078a4:	2101      	movs	r1, #1
 80078a6:	441a      	add	r2, r3
 80078a8:	9204      	str	r2, [sp, #16]
 80078aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078ac:	4648      	mov	r0, r9
 80078ae:	441a      	add	r2, r3
 80078b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80078b2:	f000 fc2b 	bl	800810c <__i2b>
 80078b6:	4605      	mov	r5, r0
 80078b8:	b166      	cbz	r6, 80078d4 <_dtoa_r+0x754>
 80078ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078bc:	2b00      	cmp	r3, #0
 80078be:	dd09      	ble.n	80078d4 <_dtoa_r+0x754>
 80078c0:	42b3      	cmp	r3, r6
 80078c2:	bfa8      	it	ge
 80078c4:	4633      	movge	r3, r6
 80078c6:	9a04      	ldr	r2, [sp, #16]
 80078c8:	1af6      	subs	r6, r6, r3
 80078ca:	1ad2      	subs	r2, r2, r3
 80078cc:	9204      	str	r2, [sp, #16]
 80078ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80078d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078d6:	b30b      	cbz	r3, 800791c <_dtoa_r+0x79c>
 80078d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f000 80c6 	beq.w	8007a6c <_dtoa_r+0x8ec>
 80078e0:	2c00      	cmp	r4, #0
 80078e2:	f000 80c0 	beq.w	8007a66 <_dtoa_r+0x8e6>
 80078e6:	4629      	mov	r1, r5
 80078e8:	4622      	mov	r2, r4
 80078ea:	4648      	mov	r0, r9
 80078ec:	f000 fcc6 	bl	800827c <__pow5mult>
 80078f0:	9a03      	ldr	r2, [sp, #12]
 80078f2:	4601      	mov	r1, r0
 80078f4:	4605      	mov	r5, r0
 80078f6:	4648      	mov	r0, r9
 80078f8:	f000 fc1e 	bl	8008138 <__multiply>
 80078fc:	9903      	ldr	r1, [sp, #12]
 80078fe:	4680      	mov	r8, r0
 8007900:	4648      	mov	r0, r9
 8007902:	f000 fb4f 	bl	8007fa4 <_Bfree>
 8007906:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007908:	1b1b      	subs	r3, r3, r4
 800790a:	930a      	str	r3, [sp, #40]	@ 0x28
 800790c:	f000 80b1 	beq.w	8007a72 <_dtoa_r+0x8f2>
 8007910:	4641      	mov	r1, r8
 8007912:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007914:	4648      	mov	r0, r9
 8007916:	f000 fcb1 	bl	800827c <__pow5mult>
 800791a:	9003      	str	r0, [sp, #12]
 800791c:	2101      	movs	r1, #1
 800791e:	4648      	mov	r0, r9
 8007920:	f000 fbf4 	bl	800810c <__i2b>
 8007924:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007926:	4604      	mov	r4, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	f000 81d8 	beq.w	8007cde <_dtoa_r+0xb5e>
 800792e:	461a      	mov	r2, r3
 8007930:	4601      	mov	r1, r0
 8007932:	4648      	mov	r0, r9
 8007934:	f000 fca2 	bl	800827c <__pow5mult>
 8007938:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800793a:	4604      	mov	r4, r0
 800793c:	2b01      	cmp	r3, #1
 800793e:	f300 809f 	bgt.w	8007a80 <_dtoa_r+0x900>
 8007942:	9b06      	ldr	r3, [sp, #24]
 8007944:	2b00      	cmp	r3, #0
 8007946:	f040 8097 	bne.w	8007a78 <_dtoa_r+0x8f8>
 800794a:	9b07      	ldr	r3, [sp, #28]
 800794c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007950:	2b00      	cmp	r3, #0
 8007952:	f040 8093 	bne.w	8007a7c <_dtoa_r+0x8fc>
 8007956:	9b07      	ldr	r3, [sp, #28]
 8007958:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800795c:	0d1b      	lsrs	r3, r3, #20
 800795e:	051b      	lsls	r3, r3, #20
 8007960:	b133      	cbz	r3, 8007970 <_dtoa_r+0x7f0>
 8007962:	9b04      	ldr	r3, [sp, #16]
 8007964:	3301      	adds	r3, #1
 8007966:	9304      	str	r3, [sp, #16]
 8007968:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800796a:	3301      	adds	r3, #1
 800796c:	9309      	str	r3, [sp, #36]	@ 0x24
 800796e:	2301      	movs	r3, #1
 8007970:	930a      	str	r3, [sp, #40]	@ 0x28
 8007972:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 81b8 	beq.w	8007cea <_dtoa_r+0xb6a>
 800797a:	6923      	ldr	r3, [r4, #16]
 800797c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007980:	6918      	ldr	r0, [r3, #16]
 8007982:	f000 fb77 	bl	8008074 <__hi0bits>
 8007986:	f1c0 0020 	rsb	r0, r0, #32
 800798a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800798c:	4418      	add	r0, r3
 800798e:	f010 001f 	ands.w	r0, r0, #31
 8007992:	f000 8082 	beq.w	8007a9a <_dtoa_r+0x91a>
 8007996:	f1c0 0320 	rsb	r3, r0, #32
 800799a:	2b04      	cmp	r3, #4
 800799c:	dd73      	ble.n	8007a86 <_dtoa_r+0x906>
 800799e:	9b04      	ldr	r3, [sp, #16]
 80079a0:	f1c0 001c 	rsb	r0, r0, #28
 80079a4:	4403      	add	r3, r0
 80079a6:	9304      	str	r3, [sp, #16]
 80079a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079aa:	4406      	add	r6, r0
 80079ac:	4403      	add	r3, r0
 80079ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80079b0:	9b04      	ldr	r3, [sp, #16]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	dd05      	ble.n	80079c2 <_dtoa_r+0x842>
 80079b6:	461a      	mov	r2, r3
 80079b8:	4648      	mov	r0, r9
 80079ba:	9903      	ldr	r1, [sp, #12]
 80079bc:	f000 fcb8 	bl	8008330 <__lshift>
 80079c0:	9003      	str	r0, [sp, #12]
 80079c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	dd05      	ble.n	80079d4 <_dtoa_r+0x854>
 80079c8:	4621      	mov	r1, r4
 80079ca:	461a      	mov	r2, r3
 80079cc:	4648      	mov	r0, r9
 80079ce:	f000 fcaf 	bl	8008330 <__lshift>
 80079d2:	4604      	mov	r4, r0
 80079d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d061      	beq.n	8007a9e <_dtoa_r+0x91e>
 80079da:	4621      	mov	r1, r4
 80079dc:	9803      	ldr	r0, [sp, #12]
 80079de:	f000 fd13 	bl	8008408 <__mcmp>
 80079e2:	2800      	cmp	r0, #0
 80079e4:	da5b      	bge.n	8007a9e <_dtoa_r+0x91e>
 80079e6:	2300      	movs	r3, #0
 80079e8:	220a      	movs	r2, #10
 80079ea:	4648      	mov	r0, r9
 80079ec:	9903      	ldr	r1, [sp, #12]
 80079ee:	f000 fafb 	bl	8007fe8 <__multadd>
 80079f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079f4:	f107 38ff 	add.w	r8, r7, #4294967295
 80079f8:	9003      	str	r0, [sp, #12]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	f000 8177 	beq.w	8007cee <_dtoa_r+0xb6e>
 8007a00:	4629      	mov	r1, r5
 8007a02:	2300      	movs	r3, #0
 8007a04:	220a      	movs	r2, #10
 8007a06:	4648      	mov	r0, r9
 8007a08:	f000 faee 	bl	8007fe8 <__multadd>
 8007a0c:	f1bb 0f00 	cmp.w	fp, #0
 8007a10:	4605      	mov	r5, r0
 8007a12:	dc6f      	bgt.n	8007af4 <_dtoa_r+0x974>
 8007a14:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	dc49      	bgt.n	8007aae <_dtoa_r+0x92e>
 8007a1a:	e06b      	b.n	8007af4 <_dtoa_r+0x974>
 8007a1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a22:	e73c      	b.n	800789e <_dtoa_r+0x71e>
 8007a24:	3fe00000 	.word	0x3fe00000
 8007a28:	40240000 	.word	0x40240000
 8007a2c:	9b08      	ldr	r3, [sp, #32]
 8007a2e:	1e5c      	subs	r4, r3, #1
 8007a30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a32:	42a3      	cmp	r3, r4
 8007a34:	db09      	blt.n	8007a4a <_dtoa_r+0x8ca>
 8007a36:	1b1c      	subs	r4, r3, r4
 8007a38:	9b08      	ldr	r3, [sp, #32]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f6bf af30 	bge.w	80078a0 <_dtoa_r+0x720>
 8007a40:	9b04      	ldr	r3, [sp, #16]
 8007a42:	9a08      	ldr	r2, [sp, #32]
 8007a44:	1a9e      	subs	r6, r3, r2
 8007a46:	2300      	movs	r3, #0
 8007a48:	e72b      	b.n	80078a2 <_dtoa_r+0x722>
 8007a4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a4e:	1ae3      	subs	r3, r4, r3
 8007a50:	441a      	add	r2, r3
 8007a52:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a54:	9e04      	ldr	r6, [sp, #16]
 8007a56:	2400      	movs	r4, #0
 8007a58:	9b08      	ldr	r3, [sp, #32]
 8007a5a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a5c:	e721      	b.n	80078a2 <_dtoa_r+0x722>
 8007a5e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a60:	9e04      	ldr	r6, [sp, #16]
 8007a62:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007a64:	e728      	b.n	80078b8 <_dtoa_r+0x738>
 8007a66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007a6a:	e751      	b.n	8007910 <_dtoa_r+0x790>
 8007a6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a6e:	9903      	ldr	r1, [sp, #12]
 8007a70:	e750      	b.n	8007914 <_dtoa_r+0x794>
 8007a72:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a76:	e751      	b.n	800791c <_dtoa_r+0x79c>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	e779      	b.n	8007970 <_dtoa_r+0x7f0>
 8007a7c:	9b06      	ldr	r3, [sp, #24]
 8007a7e:	e777      	b.n	8007970 <_dtoa_r+0x7f0>
 8007a80:	2300      	movs	r3, #0
 8007a82:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a84:	e779      	b.n	800797a <_dtoa_r+0x7fa>
 8007a86:	d093      	beq.n	80079b0 <_dtoa_r+0x830>
 8007a88:	9a04      	ldr	r2, [sp, #16]
 8007a8a:	331c      	adds	r3, #28
 8007a8c:	441a      	add	r2, r3
 8007a8e:	9204      	str	r2, [sp, #16]
 8007a90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a92:	441e      	add	r6, r3
 8007a94:	441a      	add	r2, r3
 8007a96:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a98:	e78a      	b.n	80079b0 <_dtoa_r+0x830>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	e7f4      	b.n	8007a88 <_dtoa_r+0x908>
 8007a9e:	9b08      	ldr	r3, [sp, #32]
 8007aa0:	46b8      	mov	r8, r7
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	dc20      	bgt.n	8007ae8 <_dtoa_r+0x968>
 8007aa6:	469b      	mov	fp, r3
 8007aa8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	dd1e      	ble.n	8007aec <_dtoa_r+0x96c>
 8007aae:	f1bb 0f00 	cmp.w	fp, #0
 8007ab2:	f47f adb1 	bne.w	8007618 <_dtoa_r+0x498>
 8007ab6:	4621      	mov	r1, r4
 8007ab8:	465b      	mov	r3, fp
 8007aba:	2205      	movs	r2, #5
 8007abc:	4648      	mov	r0, r9
 8007abe:	f000 fa93 	bl	8007fe8 <__multadd>
 8007ac2:	4601      	mov	r1, r0
 8007ac4:	4604      	mov	r4, r0
 8007ac6:	9803      	ldr	r0, [sp, #12]
 8007ac8:	f000 fc9e 	bl	8008408 <__mcmp>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	f77f ada3 	ble.w	8007618 <_dtoa_r+0x498>
 8007ad2:	4656      	mov	r6, sl
 8007ad4:	2331      	movs	r3, #49	@ 0x31
 8007ad6:	f108 0801 	add.w	r8, r8, #1
 8007ada:	f806 3b01 	strb.w	r3, [r6], #1
 8007ade:	e59f      	b.n	8007620 <_dtoa_r+0x4a0>
 8007ae0:	46b8      	mov	r8, r7
 8007ae2:	9c08      	ldr	r4, [sp, #32]
 8007ae4:	4625      	mov	r5, r4
 8007ae6:	e7f4      	b.n	8007ad2 <_dtoa_r+0x952>
 8007ae8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007aec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f000 8101 	beq.w	8007cf6 <_dtoa_r+0xb76>
 8007af4:	2e00      	cmp	r6, #0
 8007af6:	dd05      	ble.n	8007b04 <_dtoa_r+0x984>
 8007af8:	4629      	mov	r1, r5
 8007afa:	4632      	mov	r2, r6
 8007afc:	4648      	mov	r0, r9
 8007afe:	f000 fc17 	bl	8008330 <__lshift>
 8007b02:	4605      	mov	r5, r0
 8007b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d05c      	beq.n	8007bc4 <_dtoa_r+0xa44>
 8007b0a:	4648      	mov	r0, r9
 8007b0c:	6869      	ldr	r1, [r5, #4]
 8007b0e:	f000 fa09 	bl	8007f24 <_Balloc>
 8007b12:	4606      	mov	r6, r0
 8007b14:	b928      	cbnz	r0, 8007b22 <_dtoa_r+0x9a2>
 8007b16:	4602      	mov	r2, r0
 8007b18:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b1c:	4b80      	ldr	r3, [pc, #512]	@ (8007d20 <_dtoa_r+0xba0>)
 8007b1e:	f7ff bb43 	b.w	80071a8 <_dtoa_r+0x28>
 8007b22:	692a      	ldr	r2, [r5, #16]
 8007b24:	f105 010c 	add.w	r1, r5, #12
 8007b28:	3202      	adds	r2, #2
 8007b2a:	0092      	lsls	r2, r2, #2
 8007b2c:	300c      	adds	r0, #12
 8007b2e:	f001 f961 	bl	8008df4 <memcpy>
 8007b32:	2201      	movs	r2, #1
 8007b34:	4631      	mov	r1, r6
 8007b36:	4648      	mov	r0, r9
 8007b38:	f000 fbfa 	bl	8008330 <__lshift>
 8007b3c:	462f      	mov	r7, r5
 8007b3e:	4605      	mov	r5, r0
 8007b40:	f10a 0301 	add.w	r3, sl, #1
 8007b44:	9304      	str	r3, [sp, #16]
 8007b46:	eb0a 030b 	add.w	r3, sl, fp
 8007b4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b4c:	9b06      	ldr	r3, [sp, #24]
 8007b4e:	f003 0301 	and.w	r3, r3, #1
 8007b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b54:	9b04      	ldr	r3, [sp, #16]
 8007b56:	4621      	mov	r1, r4
 8007b58:	9803      	ldr	r0, [sp, #12]
 8007b5a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007b5e:	f7ff fa86 	bl	800706e <quorem>
 8007b62:	4603      	mov	r3, r0
 8007b64:	4639      	mov	r1, r7
 8007b66:	3330      	adds	r3, #48	@ 0x30
 8007b68:	9006      	str	r0, [sp, #24]
 8007b6a:	9803      	ldr	r0, [sp, #12]
 8007b6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b6e:	f000 fc4b 	bl	8008408 <__mcmp>
 8007b72:	462a      	mov	r2, r5
 8007b74:	9008      	str	r0, [sp, #32]
 8007b76:	4621      	mov	r1, r4
 8007b78:	4648      	mov	r0, r9
 8007b7a:	f000 fc61 	bl	8008440 <__mdiff>
 8007b7e:	68c2      	ldr	r2, [r0, #12]
 8007b80:	4606      	mov	r6, r0
 8007b82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b84:	bb02      	cbnz	r2, 8007bc8 <_dtoa_r+0xa48>
 8007b86:	4601      	mov	r1, r0
 8007b88:	9803      	ldr	r0, [sp, #12]
 8007b8a:	f000 fc3d 	bl	8008408 <__mcmp>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b92:	4631      	mov	r1, r6
 8007b94:	4648      	mov	r0, r9
 8007b96:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007b9a:	f000 fa03 	bl	8007fa4 <_Bfree>
 8007b9e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ba0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ba2:	9e04      	ldr	r6, [sp, #16]
 8007ba4:	ea42 0103 	orr.w	r1, r2, r3
 8007ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007baa:	4319      	orrs	r1, r3
 8007bac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bae:	d10d      	bne.n	8007bcc <_dtoa_r+0xa4c>
 8007bb0:	2b39      	cmp	r3, #57	@ 0x39
 8007bb2:	d027      	beq.n	8007c04 <_dtoa_r+0xa84>
 8007bb4:	9a08      	ldr	r2, [sp, #32]
 8007bb6:	2a00      	cmp	r2, #0
 8007bb8:	dd01      	ble.n	8007bbe <_dtoa_r+0xa3e>
 8007bba:	9b06      	ldr	r3, [sp, #24]
 8007bbc:	3331      	adds	r3, #49	@ 0x31
 8007bbe:	f88b 3000 	strb.w	r3, [fp]
 8007bc2:	e52e      	b.n	8007622 <_dtoa_r+0x4a2>
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	e7b9      	b.n	8007b3c <_dtoa_r+0x9bc>
 8007bc8:	2201      	movs	r2, #1
 8007bca:	e7e2      	b.n	8007b92 <_dtoa_r+0xa12>
 8007bcc:	9908      	ldr	r1, [sp, #32]
 8007bce:	2900      	cmp	r1, #0
 8007bd0:	db04      	blt.n	8007bdc <_dtoa_r+0xa5c>
 8007bd2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007bd4:	4301      	orrs	r1, r0
 8007bd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bd8:	4301      	orrs	r1, r0
 8007bda:	d120      	bne.n	8007c1e <_dtoa_r+0xa9e>
 8007bdc:	2a00      	cmp	r2, #0
 8007bde:	ddee      	ble.n	8007bbe <_dtoa_r+0xa3e>
 8007be0:	2201      	movs	r2, #1
 8007be2:	9903      	ldr	r1, [sp, #12]
 8007be4:	4648      	mov	r0, r9
 8007be6:	9304      	str	r3, [sp, #16]
 8007be8:	f000 fba2 	bl	8008330 <__lshift>
 8007bec:	4621      	mov	r1, r4
 8007bee:	9003      	str	r0, [sp, #12]
 8007bf0:	f000 fc0a 	bl	8008408 <__mcmp>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	9b04      	ldr	r3, [sp, #16]
 8007bf8:	dc02      	bgt.n	8007c00 <_dtoa_r+0xa80>
 8007bfa:	d1e0      	bne.n	8007bbe <_dtoa_r+0xa3e>
 8007bfc:	07da      	lsls	r2, r3, #31
 8007bfe:	d5de      	bpl.n	8007bbe <_dtoa_r+0xa3e>
 8007c00:	2b39      	cmp	r3, #57	@ 0x39
 8007c02:	d1da      	bne.n	8007bba <_dtoa_r+0xa3a>
 8007c04:	2339      	movs	r3, #57	@ 0x39
 8007c06:	f88b 3000 	strb.w	r3, [fp]
 8007c0a:	4633      	mov	r3, r6
 8007c0c:	461e      	mov	r6, r3
 8007c0e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c12:	3b01      	subs	r3, #1
 8007c14:	2a39      	cmp	r2, #57	@ 0x39
 8007c16:	d04e      	beq.n	8007cb6 <_dtoa_r+0xb36>
 8007c18:	3201      	adds	r2, #1
 8007c1a:	701a      	strb	r2, [r3, #0]
 8007c1c:	e501      	b.n	8007622 <_dtoa_r+0x4a2>
 8007c1e:	2a00      	cmp	r2, #0
 8007c20:	dd03      	ble.n	8007c2a <_dtoa_r+0xaaa>
 8007c22:	2b39      	cmp	r3, #57	@ 0x39
 8007c24:	d0ee      	beq.n	8007c04 <_dtoa_r+0xa84>
 8007c26:	3301      	adds	r3, #1
 8007c28:	e7c9      	b.n	8007bbe <_dtoa_r+0xa3e>
 8007c2a:	9a04      	ldr	r2, [sp, #16]
 8007c2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c32:	428a      	cmp	r2, r1
 8007c34:	d028      	beq.n	8007c88 <_dtoa_r+0xb08>
 8007c36:	2300      	movs	r3, #0
 8007c38:	220a      	movs	r2, #10
 8007c3a:	9903      	ldr	r1, [sp, #12]
 8007c3c:	4648      	mov	r0, r9
 8007c3e:	f000 f9d3 	bl	8007fe8 <__multadd>
 8007c42:	42af      	cmp	r7, r5
 8007c44:	9003      	str	r0, [sp, #12]
 8007c46:	f04f 0300 	mov.w	r3, #0
 8007c4a:	f04f 020a 	mov.w	r2, #10
 8007c4e:	4639      	mov	r1, r7
 8007c50:	4648      	mov	r0, r9
 8007c52:	d107      	bne.n	8007c64 <_dtoa_r+0xae4>
 8007c54:	f000 f9c8 	bl	8007fe8 <__multadd>
 8007c58:	4607      	mov	r7, r0
 8007c5a:	4605      	mov	r5, r0
 8007c5c:	9b04      	ldr	r3, [sp, #16]
 8007c5e:	3301      	adds	r3, #1
 8007c60:	9304      	str	r3, [sp, #16]
 8007c62:	e777      	b.n	8007b54 <_dtoa_r+0x9d4>
 8007c64:	f000 f9c0 	bl	8007fe8 <__multadd>
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	220a      	movs	r2, #10
 8007c70:	4648      	mov	r0, r9
 8007c72:	f000 f9b9 	bl	8007fe8 <__multadd>
 8007c76:	4605      	mov	r5, r0
 8007c78:	e7f0      	b.n	8007c5c <_dtoa_r+0xadc>
 8007c7a:	f1bb 0f00 	cmp.w	fp, #0
 8007c7e:	bfcc      	ite	gt
 8007c80:	465e      	movgt	r6, fp
 8007c82:	2601      	movle	r6, #1
 8007c84:	2700      	movs	r7, #0
 8007c86:	4456      	add	r6, sl
 8007c88:	2201      	movs	r2, #1
 8007c8a:	9903      	ldr	r1, [sp, #12]
 8007c8c:	4648      	mov	r0, r9
 8007c8e:	9304      	str	r3, [sp, #16]
 8007c90:	f000 fb4e 	bl	8008330 <__lshift>
 8007c94:	4621      	mov	r1, r4
 8007c96:	9003      	str	r0, [sp, #12]
 8007c98:	f000 fbb6 	bl	8008408 <__mcmp>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	dcb4      	bgt.n	8007c0a <_dtoa_r+0xa8a>
 8007ca0:	d102      	bne.n	8007ca8 <_dtoa_r+0xb28>
 8007ca2:	9b04      	ldr	r3, [sp, #16]
 8007ca4:	07db      	lsls	r3, r3, #31
 8007ca6:	d4b0      	bmi.n	8007c0a <_dtoa_r+0xa8a>
 8007ca8:	4633      	mov	r3, r6
 8007caa:	461e      	mov	r6, r3
 8007cac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cb0:	2a30      	cmp	r2, #48	@ 0x30
 8007cb2:	d0fa      	beq.n	8007caa <_dtoa_r+0xb2a>
 8007cb4:	e4b5      	b.n	8007622 <_dtoa_r+0x4a2>
 8007cb6:	459a      	cmp	sl, r3
 8007cb8:	d1a8      	bne.n	8007c0c <_dtoa_r+0xa8c>
 8007cba:	2331      	movs	r3, #49	@ 0x31
 8007cbc:	f108 0801 	add.w	r8, r8, #1
 8007cc0:	f88a 3000 	strb.w	r3, [sl]
 8007cc4:	e4ad      	b.n	8007622 <_dtoa_r+0x4a2>
 8007cc6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007cc8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007d24 <_dtoa_r+0xba4>
 8007ccc:	b11b      	cbz	r3, 8007cd6 <_dtoa_r+0xb56>
 8007cce:	f10a 0308 	add.w	r3, sl, #8
 8007cd2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007cd4:	6013      	str	r3, [r2, #0]
 8007cd6:	4650      	mov	r0, sl
 8007cd8:	b017      	add	sp, #92	@ 0x5c
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	f77f ae2e 	ble.w	8007942 <_dtoa_r+0x7c2>
 8007ce6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ce8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cea:	2001      	movs	r0, #1
 8007cec:	e64d      	b.n	800798a <_dtoa_r+0x80a>
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	f77f aed9 	ble.w	8007aa8 <_dtoa_r+0x928>
 8007cf6:	4656      	mov	r6, sl
 8007cf8:	4621      	mov	r1, r4
 8007cfa:	9803      	ldr	r0, [sp, #12]
 8007cfc:	f7ff f9b7 	bl	800706e <quorem>
 8007d00:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007d04:	f806 3b01 	strb.w	r3, [r6], #1
 8007d08:	eba6 020a 	sub.w	r2, r6, sl
 8007d0c:	4593      	cmp	fp, r2
 8007d0e:	ddb4      	ble.n	8007c7a <_dtoa_r+0xafa>
 8007d10:	2300      	movs	r3, #0
 8007d12:	220a      	movs	r2, #10
 8007d14:	4648      	mov	r0, r9
 8007d16:	9903      	ldr	r1, [sp, #12]
 8007d18:	f000 f966 	bl	8007fe8 <__multadd>
 8007d1c:	9003      	str	r0, [sp, #12]
 8007d1e:	e7eb      	b.n	8007cf8 <_dtoa_r+0xb78>
 8007d20:	080093a6 	.word	0x080093a6
 8007d24:	0800932a 	.word	0x0800932a

08007d28 <_free_r>:
 8007d28:	b538      	push	{r3, r4, r5, lr}
 8007d2a:	4605      	mov	r5, r0
 8007d2c:	2900      	cmp	r1, #0
 8007d2e:	d040      	beq.n	8007db2 <_free_r+0x8a>
 8007d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d34:	1f0c      	subs	r4, r1, #4
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	bfb8      	it	lt
 8007d3a:	18e4      	addlt	r4, r4, r3
 8007d3c:	f000 f8e6 	bl	8007f0c <__malloc_lock>
 8007d40:	4a1c      	ldr	r2, [pc, #112]	@ (8007db4 <_free_r+0x8c>)
 8007d42:	6813      	ldr	r3, [r2, #0]
 8007d44:	b933      	cbnz	r3, 8007d54 <_free_r+0x2c>
 8007d46:	6063      	str	r3, [r4, #4]
 8007d48:	6014      	str	r4, [r2, #0]
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d50:	f000 b8e2 	b.w	8007f18 <__malloc_unlock>
 8007d54:	42a3      	cmp	r3, r4
 8007d56:	d908      	bls.n	8007d6a <_free_r+0x42>
 8007d58:	6820      	ldr	r0, [r4, #0]
 8007d5a:	1821      	adds	r1, r4, r0
 8007d5c:	428b      	cmp	r3, r1
 8007d5e:	bf01      	itttt	eq
 8007d60:	6819      	ldreq	r1, [r3, #0]
 8007d62:	685b      	ldreq	r3, [r3, #4]
 8007d64:	1809      	addeq	r1, r1, r0
 8007d66:	6021      	streq	r1, [r4, #0]
 8007d68:	e7ed      	b.n	8007d46 <_free_r+0x1e>
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	b10b      	cbz	r3, 8007d74 <_free_r+0x4c>
 8007d70:	42a3      	cmp	r3, r4
 8007d72:	d9fa      	bls.n	8007d6a <_free_r+0x42>
 8007d74:	6811      	ldr	r1, [r2, #0]
 8007d76:	1850      	adds	r0, r2, r1
 8007d78:	42a0      	cmp	r0, r4
 8007d7a:	d10b      	bne.n	8007d94 <_free_r+0x6c>
 8007d7c:	6820      	ldr	r0, [r4, #0]
 8007d7e:	4401      	add	r1, r0
 8007d80:	1850      	adds	r0, r2, r1
 8007d82:	4283      	cmp	r3, r0
 8007d84:	6011      	str	r1, [r2, #0]
 8007d86:	d1e0      	bne.n	8007d4a <_free_r+0x22>
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	4408      	add	r0, r1
 8007d8e:	6010      	str	r0, [r2, #0]
 8007d90:	6053      	str	r3, [r2, #4]
 8007d92:	e7da      	b.n	8007d4a <_free_r+0x22>
 8007d94:	d902      	bls.n	8007d9c <_free_r+0x74>
 8007d96:	230c      	movs	r3, #12
 8007d98:	602b      	str	r3, [r5, #0]
 8007d9a:	e7d6      	b.n	8007d4a <_free_r+0x22>
 8007d9c:	6820      	ldr	r0, [r4, #0]
 8007d9e:	1821      	adds	r1, r4, r0
 8007da0:	428b      	cmp	r3, r1
 8007da2:	bf01      	itttt	eq
 8007da4:	6819      	ldreq	r1, [r3, #0]
 8007da6:	685b      	ldreq	r3, [r3, #4]
 8007da8:	1809      	addeq	r1, r1, r0
 8007daa:	6021      	streq	r1, [r4, #0]
 8007dac:	6063      	str	r3, [r4, #4]
 8007dae:	6054      	str	r4, [r2, #4]
 8007db0:	e7cb      	b.n	8007d4a <_free_r+0x22>
 8007db2:	bd38      	pop	{r3, r4, r5, pc}
 8007db4:	20000510 	.word	0x20000510

08007db8 <malloc>:
 8007db8:	4b02      	ldr	r3, [pc, #8]	@ (8007dc4 <malloc+0xc>)
 8007dba:	4601      	mov	r1, r0
 8007dbc:	6818      	ldr	r0, [r3, #0]
 8007dbe:	f000 b825 	b.w	8007e0c <_malloc_r>
 8007dc2:	bf00      	nop
 8007dc4:	2000001c 	.word	0x2000001c

08007dc8 <sbrk_aligned>:
 8007dc8:	b570      	push	{r4, r5, r6, lr}
 8007dca:	4e0f      	ldr	r6, [pc, #60]	@ (8007e08 <sbrk_aligned+0x40>)
 8007dcc:	460c      	mov	r4, r1
 8007dce:	6831      	ldr	r1, [r6, #0]
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	b911      	cbnz	r1, 8007dda <sbrk_aligned+0x12>
 8007dd4:	f000 fffe 	bl	8008dd4 <_sbrk_r>
 8007dd8:	6030      	str	r0, [r6, #0]
 8007dda:	4621      	mov	r1, r4
 8007ddc:	4628      	mov	r0, r5
 8007dde:	f000 fff9 	bl	8008dd4 <_sbrk_r>
 8007de2:	1c43      	adds	r3, r0, #1
 8007de4:	d103      	bne.n	8007dee <sbrk_aligned+0x26>
 8007de6:	f04f 34ff 	mov.w	r4, #4294967295
 8007dea:	4620      	mov	r0, r4
 8007dec:	bd70      	pop	{r4, r5, r6, pc}
 8007dee:	1cc4      	adds	r4, r0, #3
 8007df0:	f024 0403 	bic.w	r4, r4, #3
 8007df4:	42a0      	cmp	r0, r4
 8007df6:	d0f8      	beq.n	8007dea <sbrk_aligned+0x22>
 8007df8:	1a21      	subs	r1, r4, r0
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	f000 ffea 	bl	8008dd4 <_sbrk_r>
 8007e00:	3001      	adds	r0, #1
 8007e02:	d1f2      	bne.n	8007dea <sbrk_aligned+0x22>
 8007e04:	e7ef      	b.n	8007de6 <sbrk_aligned+0x1e>
 8007e06:	bf00      	nop
 8007e08:	2000050c 	.word	0x2000050c

08007e0c <_malloc_r>:
 8007e0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e10:	1ccd      	adds	r5, r1, #3
 8007e12:	f025 0503 	bic.w	r5, r5, #3
 8007e16:	3508      	adds	r5, #8
 8007e18:	2d0c      	cmp	r5, #12
 8007e1a:	bf38      	it	cc
 8007e1c:	250c      	movcc	r5, #12
 8007e1e:	2d00      	cmp	r5, #0
 8007e20:	4606      	mov	r6, r0
 8007e22:	db01      	blt.n	8007e28 <_malloc_r+0x1c>
 8007e24:	42a9      	cmp	r1, r5
 8007e26:	d904      	bls.n	8007e32 <_malloc_r+0x26>
 8007e28:	230c      	movs	r3, #12
 8007e2a:	6033      	str	r3, [r6, #0]
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f08 <_malloc_r+0xfc>
 8007e36:	f000 f869 	bl	8007f0c <__malloc_lock>
 8007e3a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e3e:	461c      	mov	r4, r3
 8007e40:	bb44      	cbnz	r4, 8007e94 <_malloc_r+0x88>
 8007e42:	4629      	mov	r1, r5
 8007e44:	4630      	mov	r0, r6
 8007e46:	f7ff ffbf 	bl	8007dc8 <sbrk_aligned>
 8007e4a:	1c43      	adds	r3, r0, #1
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	d158      	bne.n	8007f02 <_malloc_r+0xf6>
 8007e50:	f8d8 4000 	ldr.w	r4, [r8]
 8007e54:	4627      	mov	r7, r4
 8007e56:	2f00      	cmp	r7, #0
 8007e58:	d143      	bne.n	8007ee2 <_malloc_r+0xd6>
 8007e5a:	2c00      	cmp	r4, #0
 8007e5c:	d04b      	beq.n	8007ef6 <_malloc_r+0xea>
 8007e5e:	6823      	ldr	r3, [r4, #0]
 8007e60:	4639      	mov	r1, r7
 8007e62:	4630      	mov	r0, r6
 8007e64:	eb04 0903 	add.w	r9, r4, r3
 8007e68:	f000 ffb4 	bl	8008dd4 <_sbrk_r>
 8007e6c:	4581      	cmp	r9, r0
 8007e6e:	d142      	bne.n	8007ef6 <_malloc_r+0xea>
 8007e70:	6821      	ldr	r1, [r4, #0]
 8007e72:	4630      	mov	r0, r6
 8007e74:	1a6d      	subs	r5, r5, r1
 8007e76:	4629      	mov	r1, r5
 8007e78:	f7ff ffa6 	bl	8007dc8 <sbrk_aligned>
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d03a      	beq.n	8007ef6 <_malloc_r+0xea>
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	442b      	add	r3, r5
 8007e84:	6023      	str	r3, [r4, #0]
 8007e86:	f8d8 3000 	ldr.w	r3, [r8]
 8007e8a:	685a      	ldr	r2, [r3, #4]
 8007e8c:	bb62      	cbnz	r2, 8007ee8 <_malloc_r+0xdc>
 8007e8e:	f8c8 7000 	str.w	r7, [r8]
 8007e92:	e00f      	b.n	8007eb4 <_malloc_r+0xa8>
 8007e94:	6822      	ldr	r2, [r4, #0]
 8007e96:	1b52      	subs	r2, r2, r5
 8007e98:	d420      	bmi.n	8007edc <_malloc_r+0xd0>
 8007e9a:	2a0b      	cmp	r2, #11
 8007e9c:	d917      	bls.n	8007ece <_malloc_r+0xc2>
 8007e9e:	1961      	adds	r1, r4, r5
 8007ea0:	42a3      	cmp	r3, r4
 8007ea2:	6025      	str	r5, [r4, #0]
 8007ea4:	bf18      	it	ne
 8007ea6:	6059      	strne	r1, [r3, #4]
 8007ea8:	6863      	ldr	r3, [r4, #4]
 8007eaa:	bf08      	it	eq
 8007eac:	f8c8 1000 	streq.w	r1, [r8]
 8007eb0:	5162      	str	r2, [r4, r5]
 8007eb2:	604b      	str	r3, [r1, #4]
 8007eb4:	4630      	mov	r0, r6
 8007eb6:	f000 f82f 	bl	8007f18 <__malloc_unlock>
 8007eba:	f104 000b 	add.w	r0, r4, #11
 8007ebe:	1d23      	adds	r3, r4, #4
 8007ec0:	f020 0007 	bic.w	r0, r0, #7
 8007ec4:	1ac2      	subs	r2, r0, r3
 8007ec6:	bf1c      	itt	ne
 8007ec8:	1a1b      	subne	r3, r3, r0
 8007eca:	50a3      	strne	r3, [r4, r2]
 8007ecc:	e7af      	b.n	8007e2e <_malloc_r+0x22>
 8007ece:	6862      	ldr	r2, [r4, #4]
 8007ed0:	42a3      	cmp	r3, r4
 8007ed2:	bf0c      	ite	eq
 8007ed4:	f8c8 2000 	streq.w	r2, [r8]
 8007ed8:	605a      	strne	r2, [r3, #4]
 8007eda:	e7eb      	b.n	8007eb4 <_malloc_r+0xa8>
 8007edc:	4623      	mov	r3, r4
 8007ede:	6864      	ldr	r4, [r4, #4]
 8007ee0:	e7ae      	b.n	8007e40 <_malloc_r+0x34>
 8007ee2:	463c      	mov	r4, r7
 8007ee4:	687f      	ldr	r7, [r7, #4]
 8007ee6:	e7b6      	b.n	8007e56 <_malloc_r+0x4a>
 8007ee8:	461a      	mov	r2, r3
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	42a3      	cmp	r3, r4
 8007eee:	d1fb      	bne.n	8007ee8 <_malloc_r+0xdc>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	6053      	str	r3, [r2, #4]
 8007ef4:	e7de      	b.n	8007eb4 <_malloc_r+0xa8>
 8007ef6:	230c      	movs	r3, #12
 8007ef8:	4630      	mov	r0, r6
 8007efa:	6033      	str	r3, [r6, #0]
 8007efc:	f000 f80c 	bl	8007f18 <__malloc_unlock>
 8007f00:	e794      	b.n	8007e2c <_malloc_r+0x20>
 8007f02:	6005      	str	r5, [r0, #0]
 8007f04:	e7d6      	b.n	8007eb4 <_malloc_r+0xa8>
 8007f06:	bf00      	nop
 8007f08:	20000510 	.word	0x20000510

08007f0c <__malloc_lock>:
 8007f0c:	4801      	ldr	r0, [pc, #4]	@ (8007f14 <__malloc_lock+0x8>)
 8007f0e:	f7ff b89e 	b.w	800704e <__retarget_lock_acquire_recursive>
 8007f12:	bf00      	nop
 8007f14:	20000508 	.word	0x20000508

08007f18 <__malloc_unlock>:
 8007f18:	4801      	ldr	r0, [pc, #4]	@ (8007f20 <__malloc_unlock+0x8>)
 8007f1a:	f7ff b899 	b.w	8007050 <__retarget_lock_release_recursive>
 8007f1e:	bf00      	nop
 8007f20:	20000508 	.word	0x20000508

08007f24 <_Balloc>:
 8007f24:	b570      	push	{r4, r5, r6, lr}
 8007f26:	69c6      	ldr	r6, [r0, #28]
 8007f28:	4604      	mov	r4, r0
 8007f2a:	460d      	mov	r5, r1
 8007f2c:	b976      	cbnz	r6, 8007f4c <_Balloc+0x28>
 8007f2e:	2010      	movs	r0, #16
 8007f30:	f7ff ff42 	bl	8007db8 <malloc>
 8007f34:	4602      	mov	r2, r0
 8007f36:	61e0      	str	r0, [r4, #28]
 8007f38:	b920      	cbnz	r0, 8007f44 <_Balloc+0x20>
 8007f3a:	216b      	movs	r1, #107	@ 0x6b
 8007f3c:	4b17      	ldr	r3, [pc, #92]	@ (8007f9c <_Balloc+0x78>)
 8007f3e:	4818      	ldr	r0, [pc, #96]	@ (8007fa0 <_Balloc+0x7c>)
 8007f40:	f000 ff66 	bl	8008e10 <__assert_func>
 8007f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f48:	6006      	str	r6, [r0, #0]
 8007f4a:	60c6      	str	r6, [r0, #12]
 8007f4c:	69e6      	ldr	r6, [r4, #28]
 8007f4e:	68f3      	ldr	r3, [r6, #12]
 8007f50:	b183      	cbz	r3, 8007f74 <_Balloc+0x50>
 8007f52:	69e3      	ldr	r3, [r4, #28]
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f5a:	b9b8      	cbnz	r0, 8007f8c <_Balloc+0x68>
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	fa01 f605 	lsl.w	r6, r1, r5
 8007f62:	1d72      	adds	r2, r6, #5
 8007f64:	4620      	mov	r0, r4
 8007f66:	0092      	lsls	r2, r2, #2
 8007f68:	f000 ff70 	bl	8008e4c <_calloc_r>
 8007f6c:	b160      	cbz	r0, 8007f88 <_Balloc+0x64>
 8007f6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f72:	e00e      	b.n	8007f92 <_Balloc+0x6e>
 8007f74:	2221      	movs	r2, #33	@ 0x21
 8007f76:	2104      	movs	r1, #4
 8007f78:	4620      	mov	r0, r4
 8007f7a:	f000 ff67 	bl	8008e4c <_calloc_r>
 8007f7e:	69e3      	ldr	r3, [r4, #28]
 8007f80:	60f0      	str	r0, [r6, #12]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d1e4      	bne.n	8007f52 <_Balloc+0x2e>
 8007f88:	2000      	movs	r0, #0
 8007f8a:	bd70      	pop	{r4, r5, r6, pc}
 8007f8c:	6802      	ldr	r2, [r0, #0]
 8007f8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f92:	2300      	movs	r3, #0
 8007f94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f98:	e7f7      	b.n	8007f8a <_Balloc+0x66>
 8007f9a:	bf00      	nop
 8007f9c:	08009337 	.word	0x08009337
 8007fa0:	080093b7 	.word	0x080093b7

08007fa4 <_Bfree>:
 8007fa4:	b570      	push	{r4, r5, r6, lr}
 8007fa6:	69c6      	ldr	r6, [r0, #28]
 8007fa8:	4605      	mov	r5, r0
 8007faa:	460c      	mov	r4, r1
 8007fac:	b976      	cbnz	r6, 8007fcc <_Bfree+0x28>
 8007fae:	2010      	movs	r0, #16
 8007fb0:	f7ff ff02 	bl	8007db8 <malloc>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	61e8      	str	r0, [r5, #28]
 8007fb8:	b920      	cbnz	r0, 8007fc4 <_Bfree+0x20>
 8007fba:	218f      	movs	r1, #143	@ 0x8f
 8007fbc:	4b08      	ldr	r3, [pc, #32]	@ (8007fe0 <_Bfree+0x3c>)
 8007fbe:	4809      	ldr	r0, [pc, #36]	@ (8007fe4 <_Bfree+0x40>)
 8007fc0:	f000 ff26 	bl	8008e10 <__assert_func>
 8007fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fc8:	6006      	str	r6, [r0, #0]
 8007fca:	60c6      	str	r6, [r0, #12]
 8007fcc:	b13c      	cbz	r4, 8007fde <_Bfree+0x3a>
 8007fce:	69eb      	ldr	r3, [r5, #28]
 8007fd0:	6862      	ldr	r2, [r4, #4]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fd8:	6021      	str	r1, [r4, #0]
 8007fda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fde:	bd70      	pop	{r4, r5, r6, pc}
 8007fe0:	08009337 	.word	0x08009337
 8007fe4:	080093b7 	.word	0x080093b7

08007fe8 <__multadd>:
 8007fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fec:	4607      	mov	r7, r0
 8007fee:	460c      	mov	r4, r1
 8007ff0:	461e      	mov	r6, r3
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	690d      	ldr	r5, [r1, #16]
 8007ff6:	f101 0c14 	add.w	ip, r1, #20
 8007ffa:	f8dc 3000 	ldr.w	r3, [ip]
 8007ffe:	3001      	adds	r0, #1
 8008000:	b299      	uxth	r1, r3
 8008002:	fb02 6101 	mla	r1, r2, r1, r6
 8008006:	0c1e      	lsrs	r6, r3, #16
 8008008:	0c0b      	lsrs	r3, r1, #16
 800800a:	fb02 3306 	mla	r3, r2, r6, r3
 800800e:	b289      	uxth	r1, r1
 8008010:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008014:	4285      	cmp	r5, r0
 8008016:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800801a:	f84c 1b04 	str.w	r1, [ip], #4
 800801e:	dcec      	bgt.n	8007ffa <__multadd+0x12>
 8008020:	b30e      	cbz	r6, 8008066 <__multadd+0x7e>
 8008022:	68a3      	ldr	r3, [r4, #8]
 8008024:	42ab      	cmp	r3, r5
 8008026:	dc19      	bgt.n	800805c <__multadd+0x74>
 8008028:	6861      	ldr	r1, [r4, #4]
 800802a:	4638      	mov	r0, r7
 800802c:	3101      	adds	r1, #1
 800802e:	f7ff ff79 	bl	8007f24 <_Balloc>
 8008032:	4680      	mov	r8, r0
 8008034:	b928      	cbnz	r0, 8008042 <__multadd+0x5a>
 8008036:	4602      	mov	r2, r0
 8008038:	21ba      	movs	r1, #186	@ 0xba
 800803a:	4b0c      	ldr	r3, [pc, #48]	@ (800806c <__multadd+0x84>)
 800803c:	480c      	ldr	r0, [pc, #48]	@ (8008070 <__multadd+0x88>)
 800803e:	f000 fee7 	bl	8008e10 <__assert_func>
 8008042:	6922      	ldr	r2, [r4, #16]
 8008044:	f104 010c 	add.w	r1, r4, #12
 8008048:	3202      	adds	r2, #2
 800804a:	0092      	lsls	r2, r2, #2
 800804c:	300c      	adds	r0, #12
 800804e:	f000 fed1 	bl	8008df4 <memcpy>
 8008052:	4621      	mov	r1, r4
 8008054:	4638      	mov	r0, r7
 8008056:	f7ff ffa5 	bl	8007fa4 <_Bfree>
 800805a:	4644      	mov	r4, r8
 800805c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008060:	3501      	adds	r5, #1
 8008062:	615e      	str	r6, [r3, #20]
 8008064:	6125      	str	r5, [r4, #16]
 8008066:	4620      	mov	r0, r4
 8008068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800806c:	080093a6 	.word	0x080093a6
 8008070:	080093b7 	.word	0x080093b7

08008074 <__hi0bits>:
 8008074:	4603      	mov	r3, r0
 8008076:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800807a:	bf3a      	itte	cc
 800807c:	0403      	lslcc	r3, r0, #16
 800807e:	2010      	movcc	r0, #16
 8008080:	2000      	movcs	r0, #0
 8008082:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008086:	bf3c      	itt	cc
 8008088:	021b      	lslcc	r3, r3, #8
 800808a:	3008      	addcc	r0, #8
 800808c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008090:	bf3c      	itt	cc
 8008092:	011b      	lslcc	r3, r3, #4
 8008094:	3004      	addcc	r0, #4
 8008096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800809a:	bf3c      	itt	cc
 800809c:	009b      	lslcc	r3, r3, #2
 800809e:	3002      	addcc	r0, #2
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	db05      	blt.n	80080b0 <__hi0bits+0x3c>
 80080a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80080a8:	f100 0001 	add.w	r0, r0, #1
 80080ac:	bf08      	it	eq
 80080ae:	2020      	moveq	r0, #32
 80080b0:	4770      	bx	lr

080080b2 <__lo0bits>:
 80080b2:	6803      	ldr	r3, [r0, #0]
 80080b4:	4602      	mov	r2, r0
 80080b6:	f013 0007 	ands.w	r0, r3, #7
 80080ba:	d00b      	beq.n	80080d4 <__lo0bits+0x22>
 80080bc:	07d9      	lsls	r1, r3, #31
 80080be:	d421      	bmi.n	8008104 <__lo0bits+0x52>
 80080c0:	0798      	lsls	r0, r3, #30
 80080c2:	bf49      	itett	mi
 80080c4:	085b      	lsrmi	r3, r3, #1
 80080c6:	089b      	lsrpl	r3, r3, #2
 80080c8:	2001      	movmi	r0, #1
 80080ca:	6013      	strmi	r3, [r2, #0]
 80080cc:	bf5c      	itt	pl
 80080ce:	2002      	movpl	r0, #2
 80080d0:	6013      	strpl	r3, [r2, #0]
 80080d2:	4770      	bx	lr
 80080d4:	b299      	uxth	r1, r3
 80080d6:	b909      	cbnz	r1, 80080dc <__lo0bits+0x2a>
 80080d8:	2010      	movs	r0, #16
 80080da:	0c1b      	lsrs	r3, r3, #16
 80080dc:	b2d9      	uxtb	r1, r3
 80080de:	b909      	cbnz	r1, 80080e4 <__lo0bits+0x32>
 80080e0:	3008      	adds	r0, #8
 80080e2:	0a1b      	lsrs	r3, r3, #8
 80080e4:	0719      	lsls	r1, r3, #28
 80080e6:	bf04      	itt	eq
 80080e8:	091b      	lsreq	r3, r3, #4
 80080ea:	3004      	addeq	r0, #4
 80080ec:	0799      	lsls	r1, r3, #30
 80080ee:	bf04      	itt	eq
 80080f0:	089b      	lsreq	r3, r3, #2
 80080f2:	3002      	addeq	r0, #2
 80080f4:	07d9      	lsls	r1, r3, #31
 80080f6:	d403      	bmi.n	8008100 <__lo0bits+0x4e>
 80080f8:	085b      	lsrs	r3, r3, #1
 80080fa:	f100 0001 	add.w	r0, r0, #1
 80080fe:	d003      	beq.n	8008108 <__lo0bits+0x56>
 8008100:	6013      	str	r3, [r2, #0]
 8008102:	4770      	bx	lr
 8008104:	2000      	movs	r0, #0
 8008106:	4770      	bx	lr
 8008108:	2020      	movs	r0, #32
 800810a:	4770      	bx	lr

0800810c <__i2b>:
 800810c:	b510      	push	{r4, lr}
 800810e:	460c      	mov	r4, r1
 8008110:	2101      	movs	r1, #1
 8008112:	f7ff ff07 	bl	8007f24 <_Balloc>
 8008116:	4602      	mov	r2, r0
 8008118:	b928      	cbnz	r0, 8008126 <__i2b+0x1a>
 800811a:	f240 1145 	movw	r1, #325	@ 0x145
 800811e:	4b04      	ldr	r3, [pc, #16]	@ (8008130 <__i2b+0x24>)
 8008120:	4804      	ldr	r0, [pc, #16]	@ (8008134 <__i2b+0x28>)
 8008122:	f000 fe75 	bl	8008e10 <__assert_func>
 8008126:	2301      	movs	r3, #1
 8008128:	6144      	str	r4, [r0, #20]
 800812a:	6103      	str	r3, [r0, #16]
 800812c:	bd10      	pop	{r4, pc}
 800812e:	bf00      	nop
 8008130:	080093a6 	.word	0x080093a6
 8008134:	080093b7 	.word	0x080093b7

08008138 <__multiply>:
 8008138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800813c:	4617      	mov	r7, r2
 800813e:	690a      	ldr	r2, [r1, #16]
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	4689      	mov	r9, r1
 8008144:	429a      	cmp	r2, r3
 8008146:	bfa2      	ittt	ge
 8008148:	463b      	movge	r3, r7
 800814a:	460f      	movge	r7, r1
 800814c:	4699      	movge	r9, r3
 800814e:	693d      	ldr	r5, [r7, #16]
 8008150:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	6879      	ldr	r1, [r7, #4]
 8008158:	eb05 060a 	add.w	r6, r5, sl
 800815c:	42b3      	cmp	r3, r6
 800815e:	b085      	sub	sp, #20
 8008160:	bfb8      	it	lt
 8008162:	3101      	addlt	r1, #1
 8008164:	f7ff fede 	bl	8007f24 <_Balloc>
 8008168:	b930      	cbnz	r0, 8008178 <__multiply+0x40>
 800816a:	4602      	mov	r2, r0
 800816c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008170:	4b40      	ldr	r3, [pc, #256]	@ (8008274 <__multiply+0x13c>)
 8008172:	4841      	ldr	r0, [pc, #260]	@ (8008278 <__multiply+0x140>)
 8008174:	f000 fe4c 	bl	8008e10 <__assert_func>
 8008178:	f100 0414 	add.w	r4, r0, #20
 800817c:	4623      	mov	r3, r4
 800817e:	2200      	movs	r2, #0
 8008180:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008184:	4573      	cmp	r3, lr
 8008186:	d320      	bcc.n	80081ca <__multiply+0x92>
 8008188:	f107 0814 	add.w	r8, r7, #20
 800818c:	f109 0114 	add.w	r1, r9, #20
 8008190:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008194:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008198:	9302      	str	r3, [sp, #8]
 800819a:	1beb      	subs	r3, r5, r7
 800819c:	3b15      	subs	r3, #21
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	3304      	adds	r3, #4
 80081a4:	3715      	adds	r7, #21
 80081a6:	42bd      	cmp	r5, r7
 80081a8:	bf38      	it	cc
 80081aa:	2304      	movcc	r3, #4
 80081ac:	9301      	str	r3, [sp, #4]
 80081ae:	9b02      	ldr	r3, [sp, #8]
 80081b0:	9103      	str	r1, [sp, #12]
 80081b2:	428b      	cmp	r3, r1
 80081b4:	d80c      	bhi.n	80081d0 <__multiply+0x98>
 80081b6:	2e00      	cmp	r6, #0
 80081b8:	dd03      	ble.n	80081c2 <__multiply+0x8a>
 80081ba:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d055      	beq.n	800826e <__multiply+0x136>
 80081c2:	6106      	str	r6, [r0, #16]
 80081c4:	b005      	add	sp, #20
 80081c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ca:	f843 2b04 	str.w	r2, [r3], #4
 80081ce:	e7d9      	b.n	8008184 <__multiply+0x4c>
 80081d0:	f8b1 a000 	ldrh.w	sl, [r1]
 80081d4:	f1ba 0f00 	cmp.w	sl, #0
 80081d8:	d01f      	beq.n	800821a <__multiply+0xe2>
 80081da:	46c4      	mov	ip, r8
 80081dc:	46a1      	mov	r9, r4
 80081de:	2700      	movs	r7, #0
 80081e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80081e4:	f8d9 3000 	ldr.w	r3, [r9]
 80081e8:	fa1f fb82 	uxth.w	fp, r2
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	fb0a 330b 	mla	r3, sl, fp, r3
 80081f2:	443b      	add	r3, r7
 80081f4:	f8d9 7000 	ldr.w	r7, [r9]
 80081f8:	0c12      	lsrs	r2, r2, #16
 80081fa:	0c3f      	lsrs	r7, r7, #16
 80081fc:	fb0a 7202 	mla	r2, sl, r2, r7
 8008200:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008204:	b29b      	uxth	r3, r3
 8008206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800820a:	4565      	cmp	r5, ip
 800820c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008210:	f849 3b04 	str.w	r3, [r9], #4
 8008214:	d8e4      	bhi.n	80081e0 <__multiply+0xa8>
 8008216:	9b01      	ldr	r3, [sp, #4]
 8008218:	50e7      	str	r7, [r4, r3]
 800821a:	9b03      	ldr	r3, [sp, #12]
 800821c:	3104      	adds	r1, #4
 800821e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008222:	f1b9 0f00 	cmp.w	r9, #0
 8008226:	d020      	beq.n	800826a <__multiply+0x132>
 8008228:	4647      	mov	r7, r8
 800822a:	46a4      	mov	ip, r4
 800822c:	f04f 0a00 	mov.w	sl, #0
 8008230:	6823      	ldr	r3, [r4, #0]
 8008232:	f8b7 b000 	ldrh.w	fp, [r7]
 8008236:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800823a:	b29b      	uxth	r3, r3
 800823c:	fb09 220b 	mla	r2, r9, fp, r2
 8008240:	4452      	add	r2, sl
 8008242:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008246:	f84c 3b04 	str.w	r3, [ip], #4
 800824a:	f857 3b04 	ldr.w	r3, [r7], #4
 800824e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008252:	f8bc 3000 	ldrh.w	r3, [ip]
 8008256:	42bd      	cmp	r5, r7
 8008258:	fb09 330a 	mla	r3, r9, sl, r3
 800825c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008260:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008264:	d8e5      	bhi.n	8008232 <__multiply+0xfa>
 8008266:	9a01      	ldr	r2, [sp, #4]
 8008268:	50a3      	str	r3, [r4, r2]
 800826a:	3404      	adds	r4, #4
 800826c:	e79f      	b.n	80081ae <__multiply+0x76>
 800826e:	3e01      	subs	r6, #1
 8008270:	e7a1      	b.n	80081b6 <__multiply+0x7e>
 8008272:	bf00      	nop
 8008274:	080093a6 	.word	0x080093a6
 8008278:	080093b7 	.word	0x080093b7

0800827c <__pow5mult>:
 800827c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008280:	4615      	mov	r5, r2
 8008282:	f012 0203 	ands.w	r2, r2, #3
 8008286:	4607      	mov	r7, r0
 8008288:	460e      	mov	r6, r1
 800828a:	d007      	beq.n	800829c <__pow5mult+0x20>
 800828c:	4c25      	ldr	r4, [pc, #148]	@ (8008324 <__pow5mult+0xa8>)
 800828e:	3a01      	subs	r2, #1
 8008290:	2300      	movs	r3, #0
 8008292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008296:	f7ff fea7 	bl	8007fe8 <__multadd>
 800829a:	4606      	mov	r6, r0
 800829c:	10ad      	asrs	r5, r5, #2
 800829e:	d03d      	beq.n	800831c <__pow5mult+0xa0>
 80082a0:	69fc      	ldr	r4, [r7, #28]
 80082a2:	b97c      	cbnz	r4, 80082c4 <__pow5mult+0x48>
 80082a4:	2010      	movs	r0, #16
 80082a6:	f7ff fd87 	bl	8007db8 <malloc>
 80082aa:	4602      	mov	r2, r0
 80082ac:	61f8      	str	r0, [r7, #28]
 80082ae:	b928      	cbnz	r0, 80082bc <__pow5mult+0x40>
 80082b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80082b4:	4b1c      	ldr	r3, [pc, #112]	@ (8008328 <__pow5mult+0xac>)
 80082b6:	481d      	ldr	r0, [pc, #116]	@ (800832c <__pow5mult+0xb0>)
 80082b8:	f000 fdaa 	bl	8008e10 <__assert_func>
 80082bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082c0:	6004      	str	r4, [r0, #0]
 80082c2:	60c4      	str	r4, [r0, #12]
 80082c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80082c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082cc:	b94c      	cbnz	r4, 80082e2 <__pow5mult+0x66>
 80082ce:	f240 2171 	movw	r1, #625	@ 0x271
 80082d2:	4638      	mov	r0, r7
 80082d4:	f7ff ff1a 	bl	800810c <__i2b>
 80082d8:	2300      	movs	r3, #0
 80082da:	4604      	mov	r4, r0
 80082dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80082e0:	6003      	str	r3, [r0, #0]
 80082e2:	f04f 0900 	mov.w	r9, #0
 80082e6:	07eb      	lsls	r3, r5, #31
 80082e8:	d50a      	bpl.n	8008300 <__pow5mult+0x84>
 80082ea:	4631      	mov	r1, r6
 80082ec:	4622      	mov	r2, r4
 80082ee:	4638      	mov	r0, r7
 80082f0:	f7ff ff22 	bl	8008138 <__multiply>
 80082f4:	4680      	mov	r8, r0
 80082f6:	4631      	mov	r1, r6
 80082f8:	4638      	mov	r0, r7
 80082fa:	f7ff fe53 	bl	8007fa4 <_Bfree>
 80082fe:	4646      	mov	r6, r8
 8008300:	106d      	asrs	r5, r5, #1
 8008302:	d00b      	beq.n	800831c <__pow5mult+0xa0>
 8008304:	6820      	ldr	r0, [r4, #0]
 8008306:	b938      	cbnz	r0, 8008318 <__pow5mult+0x9c>
 8008308:	4622      	mov	r2, r4
 800830a:	4621      	mov	r1, r4
 800830c:	4638      	mov	r0, r7
 800830e:	f7ff ff13 	bl	8008138 <__multiply>
 8008312:	6020      	str	r0, [r4, #0]
 8008314:	f8c0 9000 	str.w	r9, [r0]
 8008318:	4604      	mov	r4, r0
 800831a:	e7e4      	b.n	80082e6 <__pow5mult+0x6a>
 800831c:	4630      	mov	r0, r6
 800831e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008322:	bf00      	nop
 8008324:	08009468 	.word	0x08009468
 8008328:	08009337 	.word	0x08009337
 800832c:	080093b7 	.word	0x080093b7

08008330 <__lshift>:
 8008330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008334:	460c      	mov	r4, r1
 8008336:	4607      	mov	r7, r0
 8008338:	4691      	mov	r9, r2
 800833a:	6923      	ldr	r3, [r4, #16]
 800833c:	6849      	ldr	r1, [r1, #4]
 800833e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008342:	68a3      	ldr	r3, [r4, #8]
 8008344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008348:	f108 0601 	add.w	r6, r8, #1
 800834c:	42b3      	cmp	r3, r6
 800834e:	db0b      	blt.n	8008368 <__lshift+0x38>
 8008350:	4638      	mov	r0, r7
 8008352:	f7ff fde7 	bl	8007f24 <_Balloc>
 8008356:	4605      	mov	r5, r0
 8008358:	b948      	cbnz	r0, 800836e <__lshift+0x3e>
 800835a:	4602      	mov	r2, r0
 800835c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008360:	4b27      	ldr	r3, [pc, #156]	@ (8008400 <__lshift+0xd0>)
 8008362:	4828      	ldr	r0, [pc, #160]	@ (8008404 <__lshift+0xd4>)
 8008364:	f000 fd54 	bl	8008e10 <__assert_func>
 8008368:	3101      	adds	r1, #1
 800836a:	005b      	lsls	r3, r3, #1
 800836c:	e7ee      	b.n	800834c <__lshift+0x1c>
 800836e:	2300      	movs	r3, #0
 8008370:	f100 0114 	add.w	r1, r0, #20
 8008374:	f100 0210 	add.w	r2, r0, #16
 8008378:	4618      	mov	r0, r3
 800837a:	4553      	cmp	r3, sl
 800837c:	db33      	blt.n	80083e6 <__lshift+0xb6>
 800837e:	6920      	ldr	r0, [r4, #16]
 8008380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008384:	f104 0314 	add.w	r3, r4, #20
 8008388:	f019 091f 	ands.w	r9, r9, #31
 800838c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008390:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008394:	d02b      	beq.n	80083ee <__lshift+0xbe>
 8008396:	468a      	mov	sl, r1
 8008398:	2200      	movs	r2, #0
 800839a:	f1c9 0e20 	rsb	lr, r9, #32
 800839e:	6818      	ldr	r0, [r3, #0]
 80083a0:	fa00 f009 	lsl.w	r0, r0, r9
 80083a4:	4310      	orrs	r0, r2
 80083a6:	f84a 0b04 	str.w	r0, [sl], #4
 80083aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ae:	459c      	cmp	ip, r3
 80083b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80083b4:	d8f3      	bhi.n	800839e <__lshift+0x6e>
 80083b6:	ebac 0304 	sub.w	r3, ip, r4
 80083ba:	3b15      	subs	r3, #21
 80083bc:	f023 0303 	bic.w	r3, r3, #3
 80083c0:	3304      	adds	r3, #4
 80083c2:	f104 0015 	add.w	r0, r4, #21
 80083c6:	4560      	cmp	r0, ip
 80083c8:	bf88      	it	hi
 80083ca:	2304      	movhi	r3, #4
 80083cc:	50ca      	str	r2, [r1, r3]
 80083ce:	b10a      	cbz	r2, 80083d4 <__lshift+0xa4>
 80083d0:	f108 0602 	add.w	r6, r8, #2
 80083d4:	3e01      	subs	r6, #1
 80083d6:	4638      	mov	r0, r7
 80083d8:	4621      	mov	r1, r4
 80083da:	612e      	str	r6, [r5, #16]
 80083dc:	f7ff fde2 	bl	8007fa4 <_Bfree>
 80083e0:	4628      	mov	r0, r5
 80083e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80083ea:	3301      	adds	r3, #1
 80083ec:	e7c5      	b.n	800837a <__lshift+0x4a>
 80083ee:	3904      	subs	r1, #4
 80083f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f4:	459c      	cmp	ip, r3
 80083f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80083fa:	d8f9      	bhi.n	80083f0 <__lshift+0xc0>
 80083fc:	e7ea      	b.n	80083d4 <__lshift+0xa4>
 80083fe:	bf00      	nop
 8008400:	080093a6 	.word	0x080093a6
 8008404:	080093b7 	.word	0x080093b7

08008408 <__mcmp>:
 8008408:	4603      	mov	r3, r0
 800840a:	690a      	ldr	r2, [r1, #16]
 800840c:	6900      	ldr	r0, [r0, #16]
 800840e:	b530      	push	{r4, r5, lr}
 8008410:	1a80      	subs	r0, r0, r2
 8008412:	d10e      	bne.n	8008432 <__mcmp+0x2a>
 8008414:	3314      	adds	r3, #20
 8008416:	3114      	adds	r1, #20
 8008418:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800841c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008420:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008424:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008428:	4295      	cmp	r5, r2
 800842a:	d003      	beq.n	8008434 <__mcmp+0x2c>
 800842c:	d205      	bcs.n	800843a <__mcmp+0x32>
 800842e:	f04f 30ff 	mov.w	r0, #4294967295
 8008432:	bd30      	pop	{r4, r5, pc}
 8008434:	42a3      	cmp	r3, r4
 8008436:	d3f3      	bcc.n	8008420 <__mcmp+0x18>
 8008438:	e7fb      	b.n	8008432 <__mcmp+0x2a>
 800843a:	2001      	movs	r0, #1
 800843c:	e7f9      	b.n	8008432 <__mcmp+0x2a>
	...

08008440 <__mdiff>:
 8008440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	4689      	mov	r9, r1
 8008446:	4606      	mov	r6, r0
 8008448:	4611      	mov	r1, r2
 800844a:	4648      	mov	r0, r9
 800844c:	4614      	mov	r4, r2
 800844e:	f7ff ffdb 	bl	8008408 <__mcmp>
 8008452:	1e05      	subs	r5, r0, #0
 8008454:	d112      	bne.n	800847c <__mdiff+0x3c>
 8008456:	4629      	mov	r1, r5
 8008458:	4630      	mov	r0, r6
 800845a:	f7ff fd63 	bl	8007f24 <_Balloc>
 800845e:	4602      	mov	r2, r0
 8008460:	b928      	cbnz	r0, 800846e <__mdiff+0x2e>
 8008462:	f240 2137 	movw	r1, #567	@ 0x237
 8008466:	4b3e      	ldr	r3, [pc, #248]	@ (8008560 <__mdiff+0x120>)
 8008468:	483e      	ldr	r0, [pc, #248]	@ (8008564 <__mdiff+0x124>)
 800846a:	f000 fcd1 	bl	8008e10 <__assert_func>
 800846e:	2301      	movs	r3, #1
 8008470:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008474:	4610      	mov	r0, r2
 8008476:	b003      	add	sp, #12
 8008478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800847c:	bfbc      	itt	lt
 800847e:	464b      	movlt	r3, r9
 8008480:	46a1      	movlt	r9, r4
 8008482:	4630      	mov	r0, r6
 8008484:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008488:	bfba      	itte	lt
 800848a:	461c      	movlt	r4, r3
 800848c:	2501      	movlt	r5, #1
 800848e:	2500      	movge	r5, #0
 8008490:	f7ff fd48 	bl	8007f24 <_Balloc>
 8008494:	4602      	mov	r2, r0
 8008496:	b918      	cbnz	r0, 80084a0 <__mdiff+0x60>
 8008498:	f240 2145 	movw	r1, #581	@ 0x245
 800849c:	4b30      	ldr	r3, [pc, #192]	@ (8008560 <__mdiff+0x120>)
 800849e:	e7e3      	b.n	8008468 <__mdiff+0x28>
 80084a0:	f100 0b14 	add.w	fp, r0, #20
 80084a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80084a8:	f109 0310 	add.w	r3, r9, #16
 80084ac:	60c5      	str	r5, [r0, #12]
 80084ae:	f04f 0c00 	mov.w	ip, #0
 80084b2:	f109 0514 	add.w	r5, r9, #20
 80084b6:	46d9      	mov	r9, fp
 80084b8:	6926      	ldr	r6, [r4, #16]
 80084ba:	f104 0e14 	add.w	lr, r4, #20
 80084be:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80084c2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80084c6:	9301      	str	r3, [sp, #4]
 80084c8:	9b01      	ldr	r3, [sp, #4]
 80084ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80084ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80084d2:	b281      	uxth	r1, r0
 80084d4:	9301      	str	r3, [sp, #4]
 80084d6:	fa1f f38a 	uxth.w	r3, sl
 80084da:	1a5b      	subs	r3, r3, r1
 80084dc:	0c00      	lsrs	r0, r0, #16
 80084de:	4463      	add	r3, ip
 80084e0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80084e4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80084ee:	4576      	cmp	r6, lr
 80084f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084f4:	f849 3b04 	str.w	r3, [r9], #4
 80084f8:	d8e6      	bhi.n	80084c8 <__mdiff+0x88>
 80084fa:	1b33      	subs	r3, r6, r4
 80084fc:	3b15      	subs	r3, #21
 80084fe:	f023 0303 	bic.w	r3, r3, #3
 8008502:	3415      	adds	r4, #21
 8008504:	3304      	adds	r3, #4
 8008506:	42a6      	cmp	r6, r4
 8008508:	bf38      	it	cc
 800850a:	2304      	movcc	r3, #4
 800850c:	441d      	add	r5, r3
 800850e:	445b      	add	r3, fp
 8008510:	461e      	mov	r6, r3
 8008512:	462c      	mov	r4, r5
 8008514:	4544      	cmp	r4, r8
 8008516:	d30e      	bcc.n	8008536 <__mdiff+0xf6>
 8008518:	f108 0103 	add.w	r1, r8, #3
 800851c:	1b49      	subs	r1, r1, r5
 800851e:	f021 0103 	bic.w	r1, r1, #3
 8008522:	3d03      	subs	r5, #3
 8008524:	45a8      	cmp	r8, r5
 8008526:	bf38      	it	cc
 8008528:	2100      	movcc	r1, #0
 800852a:	440b      	add	r3, r1
 800852c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008530:	b199      	cbz	r1, 800855a <__mdiff+0x11a>
 8008532:	6117      	str	r7, [r2, #16]
 8008534:	e79e      	b.n	8008474 <__mdiff+0x34>
 8008536:	46e6      	mov	lr, ip
 8008538:	f854 1b04 	ldr.w	r1, [r4], #4
 800853c:	fa1f fc81 	uxth.w	ip, r1
 8008540:	44f4      	add	ip, lr
 8008542:	0c08      	lsrs	r0, r1, #16
 8008544:	4471      	add	r1, lr
 8008546:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800854a:	b289      	uxth	r1, r1
 800854c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008550:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008554:	f846 1b04 	str.w	r1, [r6], #4
 8008558:	e7dc      	b.n	8008514 <__mdiff+0xd4>
 800855a:	3f01      	subs	r7, #1
 800855c:	e7e6      	b.n	800852c <__mdiff+0xec>
 800855e:	bf00      	nop
 8008560:	080093a6 	.word	0x080093a6
 8008564:	080093b7 	.word	0x080093b7

08008568 <__d2b>:
 8008568:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800856c:	2101      	movs	r1, #1
 800856e:	4690      	mov	r8, r2
 8008570:	4699      	mov	r9, r3
 8008572:	9e08      	ldr	r6, [sp, #32]
 8008574:	f7ff fcd6 	bl	8007f24 <_Balloc>
 8008578:	4604      	mov	r4, r0
 800857a:	b930      	cbnz	r0, 800858a <__d2b+0x22>
 800857c:	4602      	mov	r2, r0
 800857e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008582:	4b23      	ldr	r3, [pc, #140]	@ (8008610 <__d2b+0xa8>)
 8008584:	4823      	ldr	r0, [pc, #140]	@ (8008614 <__d2b+0xac>)
 8008586:	f000 fc43 	bl	8008e10 <__assert_func>
 800858a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800858e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008592:	b10d      	cbz	r5, 8008598 <__d2b+0x30>
 8008594:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008598:	9301      	str	r3, [sp, #4]
 800859a:	f1b8 0300 	subs.w	r3, r8, #0
 800859e:	d024      	beq.n	80085ea <__d2b+0x82>
 80085a0:	4668      	mov	r0, sp
 80085a2:	9300      	str	r3, [sp, #0]
 80085a4:	f7ff fd85 	bl	80080b2 <__lo0bits>
 80085a8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80085ac:	b1d8      	cbz	r0, 80085e6 <__d2b+0x7e>
 80085ae:	f1c0 0320 	rsb	r3, r0, #32
 80085b2:	fa02 f303 	lsl.w	r3, r2, r3
 80085b6:	430b      	orrs	r3, r1
 80085b8:	40c2      	lsrs	r2, r0
 80085ba:	6163      	str	r3, [r4, #20]
 80085bc:	9201      	str	r2, [sp, #4]
 80085be:	9b01      	ldr	r3, [sp, #4]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	bf0c      	ite	eq
 80085c4:	2201      	moveq	r2, #1
 80085c6:	2202      	movne	r2, #2
 80085c8:	61a3      	str	r3, [r4, #24]
 80085ca:	6122      	str	r2, [r4, #16]
 80085cc:	b1ad      	cbz	r5, 80085fa <__d2b+0x92>
 80085ce:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80085d2:	4405      	add	r5, r0
 80085d4:	6035      	str	r5, [r6, #0]
 80085d6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80085da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085dc:	6018      	str	r0, [r3, #0]
 80085de:	4620      	mov	r0, r4
 80085e0:	b002      	add	sp, #8
 80085e2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80085e6:	6161      	str	r1, [r4, #20]
 80085e8:	e7e9      	b.n	80085be <__d2b+0x56>
 80085ea:	a801      	add	r0, sp, #4
 80085ec:	f7ff fd61 	bl	80080b2 <__lo0bits>
 80085f0:	9b01      	ldr	r3, [sp, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	6163      	str	r3, [r4, #20]
 80085f6:	3020      	adds	r0, #32
 80085f8:	e7e7      	b.n	80085ca <__d2b+0x62>
 80085fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80085fe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008602:	6030      	str	r0, [r6, #0]
 8008604:	6918      	ldr	r0, [r3, #16]
 8008606:	f7ff fd35 	bl	8008074 <__hi0bits>
 800860a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800860e:	e7e4      	b.n	80085da <__d2b+0x72>
 8008610:	080093a6 	.word	0x080093a6
 8008614:	080093b7 	.word	0x080093b7

08008618 <__ssputs_r>:
 8008618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800861c:	461f      	mov	r7, r3
 800861e:	688e      	ldr	r6, [r1, #8]
 8008620:	4682      	mov	sl, r0
 8008622:	42be      	cmp	r6, r7
 8008624:	460c      	mov	r4, r1
 8008626:	4690      	mov	r8, r2
 8008628:	680b      	ldr	r3, [r1, #0]
 800862a:	d82d      	bhi.n	8008688 <__ssputs_r+0x70>
 800862c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008630:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008634:	d026      	beq.n	8008684 <__ssputs_r+0x6c>
 8008636:	6965      	ldr	r5, [r4, #20]
 8008638:	6909      	ldr	r1, [r1, #16]
 800863a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800863e:	eba3 0901 	sub.w	r9, r3, r1
 8008642:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008646:	1c7b      	adds	r3, r7, #1
 8008648:	444b      	add	r3, r9
 800864a:	106d      	asrs	r5, r5, #1
 800864c:	429d      	cmp	r5, r3
 800864e:	bf38      	it	cc
 8008650:	461d      	movcc	r5, r3
 8008652:	0553      	lsls	r3, r2, #21
 8008654:	d527      	bpl.n	80086a6 <__ssputs_r+0x8e>
 8008656:	4629      	mov	r1, r5
 8008658:	f7ff fbd8 	bl	8007e0c <_malloc_r>
 800865c:	4606      	mov	r6, r0
 800865e:	b360      	cbz	r0, 80086ba <__ssputs_r+0xa2>
 8008660:	464a      	mov	r2, r9
 8008662:	6921      	ldr	r1, [r4, #16]
 8008664:	f000 fbc6 	bl	8008df4 <memcpy>
 8008668:	89a3      	ldrh	r3, [r4, #12]
 800866a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800866e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008672:	81a3      	strh	r3, [r4, #12]
 8008674:	6126      	str	r6, [r4, #16]
 8008676:	444e      	add	r6, r9
 8008678:	6026      	str	r6, [r4, #0]
 800867a:	463e      	mov	r6, r7
 800867c:	6165      	str	r5, [r4, #20]
 800867e:	eba5 0509 	sub.w	r5, r5, r9
 8008682:	60a5      	str	r5, [r4, #8]
 8008684:	42be      	cmp	r6, r7
 8008686:	d900      	bls.n	800868a <__ssputs_r+0x72>
 8008688:	463e      	mov	r6, r7
 800868a:	4632      	mov	r2, r6
 800868c:	4641      	mov	r1, r8
 800868e:	6820      	ldr	r0, [r4, #0]
 8008690:	f000 fb63 	bl	8008d5a <memmove>
 8008694:	2000      	movs	r0, #0
 8008696:	68a3      	ldr	r3, [r4, #8]
 8008698:	1b9b      	subs	r3, r3, r6
 800869a:	60a3      	str	r3, [r4, #8]
 800869c:	6823      	ldr	r3, [r4, #0]
 800869e:	4433      	add	r3, r6
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086a6:	462a      	mov	r2, r5
 80086a8:	f000 fbf6 	bl	8008e98 <_realloc_r>
 80086ac:	4606      	mov	r6, r0
 80086ae:	2800      	cmp	r0, #0
 80086b0:	d1e0      	bne.n	8008674 <__ssputs_r+0x5c>
 80086b2:	4650      	mov	r0, sl
 80086b4:	6921      	ldr	r1, [r4, #16]
 80086b6:	f7ff fb37 	bl	8007d28 <_free_r>
 80086ba:	230c      	movs	r3, #12
 80086bc:	f8ca 3000 	str.w	r3, [sl]
 80086c0:	89a3      	ldrh	r3, [r4, #12]
 80086c2:	f04f 30ff 	mov.w	r0, #4294967295
 80086c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086ca:	81a3      	strh	r3, [r4, #12]
 80086cc:	e7e9      	b.n	80086a2 <__ssputs_r+0x8a>
	...

080086d0 <_svfiprintf_r>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	4698      	mov	r8, r3
 80086d6:	898b      	ldrh	r3, [r1, #12]
 80086d8:	4607      	mov	r7, r0
 80086da:	061b      	lsls	r3, r3, #24
 80086dc:	460d      	mov	r5, r1
 80086de:	4614      	mov	r4, r2
 80086e0:	b09d      	sub	sp, #116	@ 0x74
 80086e2:	d510      	bpl.n	8008706 <_svfiprintf_r+0x36>
 80086e4:	690b      	ldr	r3, [r1, #16]
 80086e6:	b973      	cbnz	r3, 8008706 <_svfiprintf_r+0x36>
 80086e8:	2140      	movs	r1, #64	@ 0x40
 80086ea:	f7ff fb8f 	bl	8007e0c <_malloc_r>
 80086ee:	6028      	str	r0, [r5, #0]
 80086f0:	6128      	str	r0, [r5, #16]
 80086f2:	b930      	cbnz	r0, 8008702 <_svfiprintf_r+0x32>
 80086f4:	230c      	movs	r3, #12
 80086f6:	603b      	str	r3, [r7, #0]
 80086f8:	f04f 30ff 	mov.w	r0, #4294967295
 80086fc:	b01d      	add	sp, #116	@ 0x74
 80086fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008702:	2340      	movs	r3, #64	@ 0x40
 8008704:	616b      	str	r3, [r5, #20]
 8008706:	2300      	movs	r3, #0
 8008708:	9309      	str	r3, [sp, #36]	@ 0x24
 800870a:	2320      	movs	r3, #32
 800870c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008710:	2330      	movs	r3, #48	@ 0x30
 8008712:	f04f 0901 	mov.w	r9, #1
 8008716:	f8cd 800c 	str.w	r8, [sp, #12]
 800871a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80088b4 <_svfiprintf_r+0x1e4>
 800871e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008722:	4623      	mov	r3, r4
 8008724:	469a      	mov	sl, r3
 8008726:	f813 2b01 	ldrb.w	r2, [r3], #1
 800872a:	b10a      	cbz	r2, 8008730 <_svfiprintf_r+0x60>
 800872c:	2a25      	cmp	r2, #37	@ 0x25
 800872e:	d1f9      	bne.n	8008724 <_svfiprintf_r+0x54>
 8008730:	ebba 0b04 	subs.w	fp, sl, r4
 8008734:	d00b      	beq.n	800874e <_svfiprintf_r+0x7e>
 8008736:	465b      	mov	r3, fp
 8008738:	4622      	mov	r2, r4
 800873a:	4629      	mov	r1, r5
 800873c:	4638      	mov	r0, r7
 800873e:	f7ff ff6b 	bl	8008618 <__ssputs_r>
 8008742:	3001      	adds	r0, #1
 8008744:	f000 80a7 	beq.w	8008896 <_svfiprintf_r+0x1c6>
 8008748:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800874a:	445a      	add	r2, fp
 800874c:	9209      	str	r2, [sp, #36]	@ 0x24
 800874e:	f89a 3000 	ldrb.w	r3, [sl]
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 809f 	beq.w	8008896 <_svfiprintf_r+0x1c6>
 8008758:	2300      	movs	r3, #0
 800875a:	f04f 32ff 	mov.w	r2, #4294967295
 800875e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008762:	f10a 0a01 	add.w	sl, sl, #1
 8008766:	9304      	str	r3, [sp, #16]
 8008768:	9307      	str	r3, [sp, #28]
 800876a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800876e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008770:	4654      	mov	r4, sl
 8008772:	2205      	movs	r2, #5
 8008774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008778:	484e      	ldr	r0, [pc, #312]	@ (80088b4 <_svfiprintf_r+0x1e4>)
 800877a:	f7fe fc6a 	bl	8007052 <memchr>
 800877e:	9a04      	ldr	r2, [sp, #16]
 8008780:	b9d8      	cbnz	r0, 80087ba <_svfiprintf_r+0xea>
 8008782:	06d0      	lsls	r0, r2, #27
 8008784:	bf44      	itt	mi
 8008786:	2320      	movmi	r3, #32
 8008788:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800878c:	0711      	lsls	r1, r2, #28
 800878e:	bf44      	itt	mi
 8008790:	232b      	movmi	r3, #43	@ 0x2b
 8008792:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008796:	f89a 3000 	ldrb.w	r3, [sl]
 800879a:	2b2a      	cmp	r3, #42	@ 0x2a
 800879c:	d015      	beq.n	80087ca <_svfiprintf_r+0xfa>
 800879e:	4654      	mov	r4, sl
 80087a0:	2000      	movs	r0, #0
 80087a2:	f04f 0c0a 	mov.w	ip, #10
 80087a6:	9a07      	ldr	r2, [sp, #28]
 80087a8:	4621      	mov	r1, r4
 80087aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087ae:	3b30      	subs	r3, #48	@ 0x30
 80087b0:	2b09      	cmp	r3, #9
 80087b2:	d94b      	bls.n	800884c <_svfiprintf_r+0x17c>
 80087b4:	b1b0      	cbz	r0, 80087e4 <_svfiprintf_r+0x114>
 80087b6:	9207      	str	r2, [sp, #28]
 80087b8:	e014      	b.n	80087e4 <_svfiprintf_r+0x114>
 80087ba:	eba0 0308 	sub.w	r3, r0, r8
 80087be:	fa09 f303 	lsl.w	r3, r9, r3
 80087c2:	4313      	orrs	r3, r2
 80087c4:	46a2      	mov	sl, r4
 80087c6:	9304      	str	r3, [sp, #16]
 80087c8:	e7d2      	b.n	8008770 <_svfiprintf_r+0xa0>
 80087ca:	9b03      	ldr	r3, [sp, #12]
 80087cc:	1d19      	adds	r1, r3, #4
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	9103      	str	r1, [sp, #12]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	bfbb      	ittet	lt
 80087d6:	425b      	neglt	r3, r3
 80087d8:	f042 0202 	orrlt.w	r2, r2, #2
 80087dc:	9307      	strge	r3, [sp, #28]
 80087de:	9307      	strlt	r3, [sp, #28]
 80087e0:	bfb8      	it	lt
 80087e2:	9204      	strlt	r2, [sp, #16]
 80087e4:	7823      	ldrb	r3, [r4, #0]
 80087e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80087e8:	d10a      	bne.n	8008800 <_svfiprintf_r+0x130>
 80087ea:	7863      	ldrb	r3, [r4, #1]
 80087ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80087ee:	d132      	bne.n	8008856 <_svfiprintf_r+0x186>
 80087f0:	9b03      	ldr	r3, [sp, #12]
 80087f2:	3402      	adds	r4, #2
 80087f4:	1d1a      	adds	r2, r3, #4
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	9203      	str	r2, [sp, #12]
 80087fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087fe:	9305      	str	r3, [sp, #20]
 8008800:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80088b8 <_svfiprintf_r+0x1e8>
 8008804:	2203      	movs	r2, #3
 8008806:	4650      	mov	r0, sl
 8008808:	7821      	ldrb	r1, [r4, #0]
 800880a:	f7fe fc22 	bl	8007052 <memchr>
 800880e:	b138      	cbz	r0, 8008820 <_svfiprintf_r+0x150>
 8008810:	2240      	movs	r2, #64	@ 0x40
 8008812:	9b04      	ldr	r3, [sp, #16]
 8008814:	eba0 000a 	sub.w	r0, r0, sl
 8008818:	4082      	lsls	r2, r0
 800881a:	4313      	orrs	r3, r2
 800881c:	3401      	adds	r4, #1
 800881e:	9304      	str	r3, [sp, #16]
 8008820:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008824:	2206      	movs	r2, #6
 8008826:	4825      	ldr	r0, [pc, #148]	@ (80088bc <_svfiprintf_r+0x1ec>)
 8008828:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800882c:	f7fe fc11 	bl	8007052 <memchr>
 8008830:	2800      	cmp	r0, #0
 8008832:	d036      	beq.n	80088a2 <_svfiprintf_r+0x1d2>
 8008834:	4b22      	ldr	r3, [pc, #136]	@ (80088c0 <_svfiprintf_r+0x1f0>)
 8008836:	bb1b      	cbnz	r3, 8008880 <_svfiprintf_r+0x1b0>
 8008838:	9b03      	ldr	r3, [sp, #12]
 800883a:	3307      	adds	r3, #7
 800883c:	f023 0307 	bic.w	r3, r3, #7
 8008840:	3308      	adds	r3, #8
 8008842:	9303      	str	r3, [sp, #12]
 8008844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008846:	4433      	add	r3, r6
 8008848:	9309      	str	r3, [sp, #36]	@ 0x24
 800884a:	e76a      	b.n	8008722 <_svfiprintf_r+0x52>
 800884c:	460c      	mov	r4, r1
 800884e:	2001      	movs	r0, #1
 8008850:	fb0c 3202 	mla	r2, ip, r2, r3
 8008854:	e7a8      	b.n	80087a8 <_svfiprintf_r+0xd8>
 8008856:	2300      	movs	r3, #0
 8008858:	f04f 0c0a 	mov.w	ip, #10
 800885c:	4619      	mov	r1, r3
 800885e:	3401      	adds	r4, #1
 8008860:	9305      	str	r3, [sp, #20]
 8008862:	4620      	mov	r0, r4
 8008864:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008868:	3a30      	subs	r2, #48	@ 0x30
 800886a:	2a09      	cmp	r2, #9
 800886c:	d903      	bls.n	8008876 <_svfiprintf_r+0x1a6>
 800886e:	2b00      	cmp	r3, #0
 8008870:	d0c6      	beq.n	8008800 <_svfiprintf_r+0x130>
 8008872:	9105      	str	r1, [sp, #20]
 8008874:	e7c4      	b.n	8008800 <_svfiprintf_r+0x130>
 8008876:	4604      	mov	r4, r0
 8008878:	2301      	movs	r3, #1
 800887a:	fb0c 2101 	mla	r1, ip, r1, r2
 800887e:	e7f0      	b.n	8008862 <_svfiprintf_r+0x192>
 8008880:	ab03      	add	r3, sp, #12
 8008882:	9300      	str	r3, [sp, #0]
 8008884:	462a      	mov	r2, r5
 8008886:	4638      	mov	r0, r7
 8008888:	4b0e      	ldr	r3, [pc, #56]	@ (80088c4 <_svfiprintf_r+0x1f4>)
 800888a:	a904      	add	r1, sp, #16
 800888c:	f7fd fd7a 	bl	8006384 <_printf_float>
 8008890:	1c42      	adds	r2, r0, #1
 8008892:	4606      	mov	r6, r0
 8008894:	d1d6      	bne.n	8008844 <_svfiprintf_r+0x174>
 8008896:	89ab      	ldrh	r3, [r5, #12]
 8008898:	065b      	lsls	r3, r3, #25
 800889a:	f53f af2d 	bmi.w	80086f8 <_svfiprintf_r+0x28>
 800889e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088a0:	e72c      	b.n	80086fc <_svfiprintf_r+0x2c>
 80088a2:	ab03      	add	r3, sp, #12
 80088a4:	9300      	str	r3, [sp, #0]
 80088a6:	462a      	mov	r2, r5
 80088a8:	4638      	mov	r0, r7
 80088aa:	4b06      	ldr	r3, [pc, #24]	@ (80088c4 <_svfiprintf_r+0x1f4>)
 80088ac:	a904      	add	r1, sp, #16
 80088ae:	f7fe f807 	bl	80068c0 <_printf_i>
 80088b2:	e7ed      	b.n	8008890 <_svfiprintf_r+0x1c0>
 80088b4:	08009410 	.word	0x08009410
 80088b8:	08009416 	.word	0x08009416
 80088bc:	0800941a 	.word	0x0800941a
 80088c0:	08006385 	.word	0x08006385
 80088c4:	08008619 	.word	0x08008619

080088c8 <__sfputc_r>:
 80088c8:	6893      	ldr	r3, [r2, #8]
 80088ca:	b410      	push	{r4}
 80088cc:	3b01      	subs	r3, #1
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	6093      	str	r3, [r2, #8]
 80088d2:	da07      	bge.n	80088e4 <__sfputc_r+0x1c>
 80088d4:	6994      	ldr	r4, [r2, #24]
 80088d6:	42a3      	cmp	r3, r4
 80088d8:	db01      	blt.n	80088de <__sfputc_r+0x16>
 80088da:	290a      	cmp	r1, #10
 80088dc:	d102      	bne.n	80088e4 <__sfputc_r+0x1c>
 80088de:	bc10      	pop	{r4}
 80088e0:	f7fe baa3 	b.w	8006e2a <__swbuf_r>
 80088e4:	6813      	ldr	r3, [r2, #0]
 80088e6:	1c58      	adds	r0, r3, #1
 80088e8:	6010      	str	r0, [r2, #0]
 80088ea:	7019      	strb	r1, [r3, #0]
 80088ec:	4608      	mov	r0, r1
 80088ee:	bc10      	pop	{r4}
 80088f0:	4770      	bx	lr

080088f2 <__sfputs_r>:
 80088f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088f4:	4606      	mov	r6, r0
 80088f6:	460f      	mov	r7, r1
 80088f8:	4614      	mov	r4, r2
 80088fa:	18d5      	adds	r5, r2, r3
 80088fc:	42ac      	cmp	r4, r5
 80088fe:	d101      	bne.n	8008904 <__sfputs_r+0x12>
 8008900:	2000      	movs	r0, #0
 8008902:	e007      	b.n	8008914 <__sfputs_r+0x22>
 8008904:	463a      	mov	r2, r7
 8008906:	4630      	mov	r0, r6
 8008908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800890c:	f7ff ffdc 	bl	80088c8 <__sfputc_r>
 8008910:	1c43      	adds	r3, r0, #1
 8008912:	d1f3      	bne.n	80088fc <__sfputs_r+0xa>
 8008914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008918 <_vfiprintf_r>:
 8008918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800891c:	460d      	mov	r5, r1
 800891e:	4614      	mov	r4, r2
 8008920:	4698      	mov	r8, r3
 8008922:	4606      	mov	r6, r0
 8008924:	b09d      	sub	sp, #116	@ 0x74
 8008926:	b118      	cbz	r0, 8008930 <_vfiprintf_r+0x18>
 8008928:	6a03      	ldr	r3, [r0, #32]
 800892a:	b90b      	cbnz	r3, 8008930 <_vfiprintf_r+0x18>
 800892c:	f7fe f972 	bl	8006c14 <__sinit>
 8008930:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008932:	07d9      	lsls	r1, r3, #31
 8008934:	d405      	bmi.n	8008942 <_vfiprintf_r+0x2a>
 8008936:	89ab      	ldrh	r3, [r5, #12]
 8008938:	059a      	lsls	r2, r3, #22
 800893a:	d402      	bmi.n	8008942 <_vfiprintf_r+0x2a>
 800893c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800893e:	f7fe fb86 	bl	800704e <__retarget_lock_acquire_recursive>
 8008942:	89ab      	ldrh	r3, [r5, #12]
 8008944:	071b      	lsls	r3, r3, #28
 8008946:	d501      	bpl.n	800894c <_vfiprintf_r+0x34>
 8008948:	692b      	ldr	r3, [r5, #16]
 800894a:	b99b      	cbnz	r3, 8008974 <_vfiprintf_r+0x5c>
 800894c:	4629      	mov	r1, r5
 800894e:	4630      	mov	r0, r6
 8008950:	f7fe faaa 	bl	8006ea8 <__swsetup_r>
 8008954:	b170      	cbz	r0, 8008974 <_vfiprintf_r+0x5c>
 8008956:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008958:	07dc      	lsls	r4, r3, #31
 800895a:	d504      	bpl.n	8008966 <_vfiprintf_r+0x4e>
 800895c:	f04f 30ff 	mov.w	r0, #4294967295
 8008960:	b01d      	add	sp, #116	@ 0x74
 8008962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008966:	89ab      	ldrh	r3, [r5, #12]
 8008968:	0598      	lsls	r0, r3, #22
 800896a:	d4f7      	bmi.n	800895c <_vfiprintf_r+0x44>
 800896c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800896e:	f7fe fb6f 	bl	8007050 <__retarget_lock_release_recursive>
 8008972:	e7f3      	b.n	800895c <_vfiprintf_r+0x44>
 8008974:	2300      	movs	r3, #0
 8008976:	9309      	str	r3, [sp, #36]	@ 0x24
 8008978:	2320      	movs	r3, #32
 800897a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800897e:	2330      	movs	r3, #48	@ 0x30
 8008980:	f04f 0901 	mov.w	r9, #1
 8008984:	f8cd 800c 	str.w	r8, [sp, #12]
 8008988:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008b34 <_vfiprintf_r+0x21c>
 800898c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008990:	4623      	mov	r3, r4
 8008992:	469a      	mov	sl, r3
 8008994:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008998:	b10a      	cbz	r2, 800899e <_vfiprintf_r+0x86>
 800899a:	2a25      	cmp	r2, #37	@ 0x25
 800899c:	d1f9      	bne.n	8008992 <_vfiprintf_r+0x7a>
 800899e:	ebba 0b04 	subs.w	fp, sl, r4
 80089a2:	d00b      	beq.n	80089bc <_vfiprintf_r+0xa4>
 80089a4:	465b      	mov	r3, fp
 80089a6:	4622      	mov	r2, r4
 80089a8:	4629      	mov	r1, r5
 80089aa:	4630      	mov	r0, r6
 80089ac:	f7ff ffa1 	bl	80088f2 <__sfputs_r>
 80089b0:	3001      	adds	r0, #1
 80089b2:	f000 80a7 	beq.w	8008b04 <_vfiprintf_r+0x1ec>
 80089b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089b8:	445a      	add	r2, fp
 80089ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80089bc:	f89a 3000 	ldrb.w	r3, [sl]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	f000 809f 	beq.w	8008b04 <_vfiprintf_r+0x1ec>
 80089c6:	2300      	movs	r3, #0
 80089c8:	f04f 32ff 	mov.w	r2, #4294967295
 80089cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089d0:	f10a 0a01 	add.w	sl, sl, #1
 80089d4:	9304      	str	r3, [sp, #16]
 80089d6:	9307      	str	r3, [sp, #28]
 80089d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80089de:	4654      	mov	r4, sl
 80089e0:	2205      	movs	r2, #5
 80089e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089e6:	4853      	ldr	r0, [pc, #332]	@ (8008b34 <_vfiprintf_r+0x21c>)
 80089e8:	f7fe fb33 	bl	8007052 <memchr>
 80089ec:	9a04      	ldr	r2, [sp, #16]
 80089ee:	b9d8      	cbnz	r0, 8008a28 <_vfiprintf_r+0x110>
 80089f0:	06d1      	lsls	r1, r2, #27
 80089f2:	bf44      	itt	mi
 80089f4:	2320      	movmi	r3, #32
 80089f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089fa:	0713      	lsls	r3, r2, #28
 80089fc:	bf44      	itt	mi
 80089fe:	232b      	movmi	r3, #43	@ 0x2b
 8008a00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a04:	f89a 3000 	ldrb.w	r3, [sl]
 8008a08:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a0a:	d015      	beq.n	8008a38 <_vfiprintf_r+0x120>
 8008a0c:	4654      	mov	r4, sl
 8008a0e:	2000      	movs	r0, #0
 8008a10:	f04f 0c0a 	mov.w	ip, #10
 8008a14:	9a07      	ldr	r2, [sp, #28]
 8008a16:	4621      	mov	r1, r4
 8008a18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a1c:	3b30      	subs	r3, #48	@ 0x30
 8008a1e:	2b09      	cmp	r3, #9
 8008a20:	d94b      	bls.n	8008aba <_vfiprintf_r+0x1a2>
 8008a22:	b1b0      	cbz	r0, 8008a52 <_vfiprintf_r+0x13a>
 8008a24:	9207      	str	r2, [sp, #28]
 8008a26:	e014      	b.n	8008a52 <_vfiprintf_r+0x13a>
 8008a28:	eba0 0308 	sub.w	r3, r0, r8
 8008a2c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a30:	4313      	orrs	r3, r2
 8008a32:	46a2      	mov	sl, r4
 8008a34:	9304      	str	r3, [sp, #16]
 8008a36:	e7d2      	b.n	80089de <_vfiprintf_r+0xc6>
 8008a38:	9b03      	ldr	r3, [sp, #12]
 8008a3a:	1d19      	adds	r1, r3, #4
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	9103      	str	r1, [sp, #12]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	bfbb      	ittet	lt
 8008a44:	425b      	neglt	r3, r3
 8008a46:	f042 0202 	orrlt.w	r2, r2, #2
 8008a4a:	9307      	strge	r3, [sp, #28]
 8008a4c:	9307      	strlt	r3, [sp, #28]
 8008a4e:	bfb8      	it	lt
 8008a50:	9204      	strlt	r2, [sp, #16]
 8008a52:	7823      	ldrb	r3, [r4, #0]
 8008a54:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a56:	d10a      	bne.n	8008a6e <_vfiprintf_r+0x156>
 8008a58:	7863      	ldrb	r3, [r4, #1]
 8008a5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a5c:	d132      	bne.n	8008ac4 <_vfiprintf_r+0x1ac>
 8008a5e:	9b03      	ldr	r3, [sp, #12]
 8008a60:	3402      	adds	r4, #2
 8008a62:	1d1a      	adds	r2, r3, #4
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	9203      	str	r2, [sp, #12]
 8008a68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a6c:	9305      	str	r3, [sp, #20]
 8008a6e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008b38 <_vfiprintf_r+0x220>
 8008a72:	2203      	movs	r2, #3
 8008a74:	4650      	mov	r0, sl
 8008a76:	7821      	ldrb	r1, [r4, #0]
 8008a78:	f7fe faeb 	bl	8007052 <memchr>
 8008a7c:	b138      	cbz	r0, 8008a8e <_vfiprintf_r+0x176>
 8008a7e:	2240      	movs	r2, #64	@ 0x40
 8008a80:	9b04      	ldr	r3, [sp, #16]
 8008a82:	eba0 000a 	sub.w	r0, r0, sl
 8008a86:	4082      	lsls	r2, r0
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	3401      	adds	r4, #1
 8008a8c:	9304      	str	r3, [sp, #16]
 8008a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a92:	2206      	movs	r2, #6
 8008a94:	4829      	ldr	r0, [pc, #164]	@ (8008b3c <_vfiprintf_r+0x224>)
 8008a96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a9a:	f7fe fada 	bl	8007052 <memchr>
 8008a9e:	2800      	cmp	r0, #0
 8008aa0:	d03f      	beq.n	8008b22 <_vfiprintf_r+0x20a>
 8008aa2:	4b27      	ldr	r3, [pc, #156]	@ (8008b40 <_vfiprintf_r+0x228>)
 8008aa4:	bb1b      	cbnz	r3, 8008aee <_vfiprintf_r+0x1d6>
 8008aa6:	9b03      	ldr	r3, [sp, #12]
 8008aa8:	3307      	adds	r3, #7
 8008aaa:	f023 0307 	bic.w	r3, r3, #7
 8008aae:	3308      	adds	r3, #8
 8008ab0:	9303      	str	r3, [sp, #12]
 8008ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ab4:	443b      	add	r3, r7
 8008ab6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ab8:	e76a      	b.n	8008990 <_vfiprintf_r+0x78>
 8008aba:	460c      	mov	r4, r1
 8008abc:	2001      	movs	r0, #1
 8008abe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ac2:	e7a8      	b.n	8008a16 <_vfiprintf_r+0xfe>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	f04f 0c0a 	mov.w	ip, #10
 8008aca:	4619      	mov	r1, r3
 8008acc:	3401      	adds	r4, #1
 8008ace:	9305      	str	r3, [sp, #20]
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ad6:	3a30      	subs	r2, #48	@ 0x30
 8008ad8:	2a09      	cmp	r2, #9
 8008ada:	d903      	bls.n	8008ae4 <_vfiprintf_r+0x1cc>
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d0c6      	beq.n	8008a6e <_vfiprintf_r+0x156>
 8008ae0:	9105      	str	r1, [sp, #20]
 8008ae2:	e7c4      	b.n	8008a6e <_vfiprintf_r+0x156>
 8008ae4:	4604      	mov	r4, r0
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008aec:	e7f0      	b.n	8008ad0 <_vfiprintf_r+0x1b8>
 8008aee:	ab03      	add	r3, sp, #12
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	462a      	mov	r2, r5
 8008af4:	4630      	mov	r0, r6
 8008af6:	4b13      	ldr	r3, [pc, #76]	@ (8008b44 <_vfiprintf_r+0x22c>)
 8008af8:	a904      	add	r1, sp, #16
 8008afa:	f7fd fc43 	bl	8006384 <_printf_float>
 8008afe:	4607      	mov	r7, r0
 8008b00:	1c78      	adds	r0, r7, #1
 8008b02:	d1d6      	bne.n	8008ab2 <_vfiprintf_r+0x19a>
 8008b04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b06:	07d9      	lsls	r1, r3, #31
 8008b08:	d405      	bmi.n	8008b16 <_vfiprintf_r+0x1fe>
 8008b0a:	89ab      	ldrh	r3, [r5, #12]
 8008b0c:	059a      	lsls	r2, r3, #22
 8008b0e:	d402      	bmi.n	8008b16 <_vfiprintf_r+0x1fe>
 8008b10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b12:	f7fe fa9d 	bl	8007050 <__retarget_lock_release_recursive>
 8008b16:	89ab      	ldrh	r3, [r5, #12]
 8008b18:	065b      	lsls	r3, r3, #25
 8008b1a:	f53f af1f 	bmi.w	800895c <_vfiprintf_r+0x44>
 8008b1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b20:	e71e      	b.n	8008960 <_vfiprintf_r+0x48>
 8008b22:	ab03      	add	r3, sp, #12
 8008b24:	9300      	str	r3, [sp, #0]
 8008b26:	462a      	mov	r2, r5
 8008b28:	4630      	mov	r0, r6
 8008b2a:	4b06      	ldr	r3, [pc, #24]	@ (8008b44 <_vfiprintf_r+0x22c>)
 8008b2c:	a904      	add	r1, sp, #16
 8008b2e:	f7fd fec7 	bl	80068c0 <_printf_i>
 8008b32:	e7e4      	b.n	8008afe <_vfiprintf_r+0x1e6>
 8008b34:	08009410 	.word	0x08009410
 8008b38:	08009416 	.word	0x08009416
 8008b3c:	0800941a 	.word	0x0800941a
 8008b40:	08006385 	.word	0x08006385
 8008b44:	080088f3 	.word	0x080088f3

08008b48 <__sflush_r>:
 8008b48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4e:	0716      	lsls	r6, r2, #28
 8008b50:	4605      	mov	r5, r0
 8008b52:	460c      	mov	r4, r1
 8008b54:	d454      	bmi.n	8008c00 <__sflush_r+0xb8>
 8008b56:	684b      	ldr	r3, [r1, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	dc02      	bgt.n	8008b62 <__sflush_r+0x1a>
 8008b5c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	dd48      	ble.n	8008bf4 <__sflush_r+0xac>
 8008b62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b64:	2e00      	cmp	r6, #0
 8008b66:	d045      	beq.n	8008bf4 <__sflush_r+0xac>
 8008b68:	2300      	movs	r3, #0
 8008b6a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b6e:	682f      	ldr	r7, [r5, #0]
 8008b70:	6a21      	ldr	r1, [r4, #32]
 8008b72:	602b      	str	r3, [r5, #0]
 8008b74:	d030      	beq.n	8008bd8 <__sflush_r+0x90>
 8008b76:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b78:	89a3      	ldrh	r3, [r4, #12]
 8008b7a:	0759      	lsls	r1, r3, #29
 8008b7c:	d505      	bpl.n	8008b8a <__sflush_r+0x42>
 8008b7e:	6863      	ldr	r3, [r4, #4]
 8008b80:	1ad2      	subs	r2, r2, r3
 8008b82:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b84:	b10b      	cbz	r3, 8008b8a <__sflush_r+0x42>
 8008b86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b88:	1ad2      	subs	r2, r2, r3
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b90:	6a21      	ldr	r1, [r4, #32]
 8008b92:	47b0      	blx	r6
 8008b94:	1c43      	adds	r3, r0, #1
 8008b96:	89a3      	ldrh	r3, [r4, #12]
 8008b98:	d106      	bne.n	8008ba8 <__sflush_r+0x60>
 8008b9a:	6829      	ldr	r1, [r5, #0]
 8008b9c:	291d      	cmp	r1, #29
 8008b9e:	d82b      	bhi.n	8008bf8 <__sflush_r+0xb0>
 8008ba0:	4a28      	ldr	r2, [pc, #160]	@ (8008c44 <__sflush_r+0xfc>)
 8008ba2:	40ca      	lsrs	r2, r1
 8008ba4:	07d6      	lsls	r6, r2, #31
 8008ba6:	d527      	bpl.n	8008bf8 <__sflush_r+0xb0>
 8008ba8:	2200      	movs	r2, #0
 8008baa:	6062      	str	r2, [r4, #4]
 8008bac:	6922      	ldr	r2, [r4, #16]
 8008bae:	04d9      	lsls	r1, r3, #19
 8008bb0:	6022      	str	r2, [r4, #0]
 8008bb2:	d504      	bpl.n	8008bbe <__sflush_r+0x76>
 8008bb4:	1c42      	adds	r2, r0, #1
 8008bb6:	d101      	bne.n	8008bbc <__sflush_r+0x74>
 8008bb8:	682b      	ldr	r3, [r5, #0]
 8008bba:	b903      	cbnz	r3, 8008bbe <__sflush_r+0x76>
 8008bbc:	6560      	str	r0, [r4, #84]	@ 0x54
 8008bbe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bc0:	602f      	str	r7, [r5, #0]
 8008bc2:	b1b9      	cbz	r1, 8008bf4 <__sflush_r+0xac>
 8008bc4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bc8:	4299      	cmp	r1, r3
 8008bca:	d002      	beq.n	8008bd2 <__sflush_r+0x8a>
 8008bcc:	4628      	mov	r0, r5
 8008bce:	f7ff f8ab 	bl	8007d28 <_free_r>
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bd6:	e00d      	b.n	8008bf4 <__sflush_r+0xac>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	4628      	mov	r0, r5
 8008bdc:	47b0      	blx	r6
 8008bde:	4602      	mov	r2, r0
 8008be0:	1c50      	adds	r0, r2, #1
 8008be2:	d1c9      	bne.n	8008b78 <__sflush_r+0x30>
 8008be4:	682b      	ldr	r3, [r5, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d0c6      	beq.n	8008b78 <__sflush_r+0x30>
 8008bea:	2b1d      	cmp	r3, #29
 8008bec:	d001      	beq.n	8008bf2 <__sflush_r+0xaa>
 8008bee:	2b16      	cmp	r3, #22
 8008bf0:	d11d      	bne.n	8008c2e <__sflush_r+0xe6>
 8008bf2:	602f      	str	r7, [r5, #0]
 8008bf4:	2000      	movs	r0, #0
 8008bf6:	e021      	b.n	8008c3c <__sflush_r+0xf4>
 8008bf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bfc:	b21b      	sxth	r3, r3
 8008bfe:	e01a      	b.n	8008c36 <__sflush_r+0xee>
 8008c00:	690f      	ldr	r7, [r1, #16]
 8008c02:	2f00      	cmp	r7, #0
 8008c04:	d0f6      	beq.n	8008bf4 <__sflush_r+0xac>
 8008c06:	0793      	lsls	r3, r2, #30
 8008c08:	bf18      	it	ne
 8008c0a:	2300      	movne	r3, #0
 8008c0c:	680e      	ldr	r6, [r1, #0]
 8008c0e:	bf08      	it	eq
 8008c10:	694b      	ldreq	r3, [r1, #20]
 8008c12:	1bf6      	subs	r6, r6, r7
 8008c14:	600f      	str	r7, [r1, #0]
 8008c16:	608b      	str	r3, [r1, #8]
 8008c18:	2e00      	cmp	r6, #0
 8008c1a:	ddeb      	ble.n	8008bf4 <__sflush_r+0xac>
 8008c1c:	4633      	mov	r3, r6
 8008c1e:	463a      	mov	r2, r7
 8008c20:	4628      	mov	r0, r5
 8008c22:	6a21      	ldr	r1, [r4, #32]
 8008c24:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008c28:	47e0      	blx	ip
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	dc07      	bgt.n	8008c3e <__sflush_r+0xf6>
 8008c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c36:	f04f 30ff 	mov.w	r0, #4294967295
 8008c3a:	81a3      	strh	r3, [r4, #12]
 8008c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c3e:	4407      	add	r7, r0
 8008c40:	1a36      	subs	r6, r6, r0
 8008c42:	e7e9      	b.n	8008c18 <__sflush_r+0xd0>
 8008c44:	20400001 	.word	0x20400001

08008c48 <_fflush_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	690b      	ldr	r3, [r1, #16]
 8008c4c:	4605      	mov	r5, r0
 8008c4e:	460c      	mov	r4, r1
 8008c50:	b913      	cbnz	r3, 8008c58 <_fflush_r+0x10>
 8008c52:	2500      	movs	r5, #0
 8008c54:	4628      	mov	r0, r5
 8008c56:	bd38      	pop	{r3, r4, r5, pc}
 8008c58:	b118      	cbz	r0, 8008c62 <_fflush_r+0x1a>
 8008c5a:	6a03      	ldr	r3, [r0, #32]
 8008c5c:	b90b      	cbnz	r3, 8008c62 <_fflush_r+0x1a>
 8008c5e:	f7fd ffd9 	bl	8006c14 <__sinit>
 8008c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d0f3      	beq.n	8008c52 <_fflush_r+0xa>
 8008c6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c6c:	07d0      	lsls	r0, r2, #31
 8008c6e:	d404      	bmi.n	8008c7a <_fflush_r+0x32>
 8008c70:	0599      	lsls	r1, r3, #22
 8008c72:	d402      	bmi.n	8008c7a <_fflush_r+0x32>
 8008c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c76:	f7fe f9ea 	bl	800704e <__retarget_lock_acquire_recursive>
 8008c7a:	4628      	mov	r0, r5
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	f7ff ff63 	bl	8008b48 <__sflush_r>
 8008c82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c84:	4605      	mov	r5, r0
 8008c86:	07da      	lsls	r2, r3, #31
 8008c88:	d4e4      	bmi.n	8008c54 <_fflush_r+0xc>
 8008c8a:	89a3      	ldrh	r3, [r4, #12]
 8008c8c:	059b      	lsls	r3, r3, #22
 8008c8e:	d4e1      	bmi.n	8008c54 <_fflush_r+0xc>
 8008c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c92:	f7fe f9dd 	bl	8007050 <__retarget_lock_release_recursive>
 8008c96:	e7dd      	b.n	8008c54 <_fflush_r+0xc>

08008c98 <__swhatbuf_r>:
 8008c98:	b570      	push	{r4, r5, r6, lr}
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca0:	4615      	mov	r5, r2
 8008ca2:	2900      	cmp	r1, #0
 8008ca4:	461e      	mov	r6, r3
 8008ca6:	b096      	sub	sp, #88	@ 0x58
 8008ca8:	da0c      	bge.n	8008cc4 <__swhatbuf_r+0x2c>
 8008caa:	89a3      	ldrh	r3, [r4, #12]
 8008cac:	2100      	movs	r1, #0
 8008cae:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cb2:	bf14      	ite	ne
 8008cb4:	2340      	movne	r3, #64	@ 0x40
 8008cb6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008cba:	2000      	movs	r0, #0
 8008cbc:	6031      	str	r1, [r6, #0]
 8008cbe:	602b      	str	r3, [r5, #0]
 8008cc0:	b016      	add	sp, #88	@ 0x58
 8008cc2:	bd70      	pop	{r4, r5, r6, pc}
 8008cc4:	466a      	mov	r2, sp
 8008cc6:	f000 f863 	bl	8008d90 <_fstat_r>
 8008cca:	2800      	cmp	r0, #0
 8008ccc:	dbed      	blt.n	8008caa <__swhatbuf_r+0x12>
 8008cce:	9901      	ldr	r1, [sp, #4]
 8008cd0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cd4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cd8:	4259      	negs	r1, r3
 8008cda:	4159      	adcs	r1, r3
 8008cdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ce0:	e7eb      	b.n	8008cba <__swhatbuf_r+0x22>

08008ce2 <__smakebuf_r>:
 8008ce2:	898b      	ldrh	r3, [r1, #12]
 8008ce4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ce6:	079d      	lsls	r5, r3, #30
 8008ce8:	4606      	mov	r6, r0
 8008cea:	460c      	mov	r4, r1
 8008cec:	d507      	bpl.n	8008cfe <__smakebuf_r+0x1c>
 8008cee:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008cf2:	6023      	str	r3, [r4, #0]
 8008cf4:	6123      	str	r3, [r4, #16]
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	6163      	str	r3, [r4, #20]
 8008cfa:	b003      	add	sp, #12
 8008cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cfe:	466a      	mov	r2, sp
 8008d00:	ab01      	add	r3, sp, #4
 8008d02:	f7ff ffc9 	bl	8008c98 <__swhatbuf_r>
 8008d06:	9f00      	ldr	r7, [sp, #0]
 8008d08:	4605      	mov	r5, r0
 8008d0a:	4639      	mov	r1, r7
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	f7ff f87d 	bl	8007e0c <_malloc_r>
 8008d12:	b948      	cbnz	r0, 8008d28 <__smakebuf_r+0x46>
 8008d14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d18:	059a      	lsls	r2, r3, #22
 8008d1a:	d4ee      	bmi.n	8008cfa <__smakebuf_r+0x18>
 8008d1c:	f023 0303 	bic.w	r3, r3, #3
 8008d20:	f043 0302 	orr.w	r3, r3, #2
 8008d24:	81a3      	strh	r3, [r4, #12]
 8008d26:	e7e2      	b.n	8008cee <__smakebuf_r+0xc>
 8008d28:	89a3      	ldrh	r3, [r4, #12]
 8008d2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d32:	81a3      	strh	r3, [r4, #12]
 8008d34:	9b01      	ldr	r3, [sp, #4]
 8008d36:	6020      	str	r0, [r4, #0]
 8008d38:	b15b      	cbz	r3, 8008d52 <__smakebuf_r+0x70>
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d40:	f000 f838 	bl	8008db4 <_isatty_r>
 8008d44:	b128      	cbz	r0, 8008d52 <__smakebuf_r+0x70>
 8008d46:	89a3      	ldrh	r3, [r4, #12]
 8008d48:	f023 0303 	bic.w	r3, r3, #3
 8008d4c:	f043 0301 	orr.w	r3, r3, #1
 8008d50:	81a3      	strh	r3, [r4, #12]
 8008d52:	89a3      	ldrh	r3, [r4, #12]
 8008d54:	431d      	orrs	r5, r3
 8008d56:	81a5      	strh	r5, [r4, #12]
 8008d58:	e7cf      	b.n	8008cfa <__smakebuf_r+0x18>

08008d5a <memmove>:
 8008d5a:	4288      	cmp	r0, r1
 8008d5c:	b510      	push	{r4, lr}
 8008d5e:	eb01 0402 	add.w	r4, r1, r2
 8008d62:	d902      	bls.n	8008d6a <memmove+0x10>
 8008d64:	4284      	cmp	r4, r0
 8008d66:	4623      	mov	r3, r4
 8008d68:	d807      	bhi.n	8008d7a <memmove+0x20>
 8008d6a:	1e43      	subs	r3, r0, #1
 8008d6c:	42a1      	cmp	r1, r4
 8008d6e:	d008      	beq.n	8008d82 <memmove+0x28>
 8008d70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d74:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d78:	e7f8      	b.n	8008d6c <memmove+0x12>
 8008d7a:	4601      	mov	r1, r0
 8008d7c:	4402      	add	r2, r0
 8008d7e:	428a      	cmp	r2, r1
 8008d80:	d100      	bne.n	8008d84 <memmove+0x2a>
 8008d82:	bd10      	pop	{r4, pc}
 8008d84:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d88:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d8c:	e7f7      	b.n	8008d7e <memmove+0x24>
	...

08008d90 <_fstat_r>:
 8008d90:	b538      	push	{r3, r4, r5, lr}
 8008d92:	2300      	movs	r3, #0
 8008d94:	4d06      	ldr	r5, [pc, #24]	@ (8008db0 <_fstat_r+0x20>)
 8008d96:	4604      	mov	r4, r0
 8008d98:	4608      	mov	r0, r1
 8008d9a:	4611      	mov	r1, r2
 8008d9c:	602b      	str	r3, [r5, #0]
 8008d9e:	f7f9 fd2d 	bl	80027fc <_fstat>
 8008da2:	1c43      	adds	r3, r0, #1
 8008da4:	d102      	bne.n	8008dac <_fstat_r+0x1c>
 8008da6:	682b      	ldr	r3, [r5, #0]
 8008da8:	b103      	cbz	r3, 8008dac <_fstat_r+0x1c>
 8008daa:	6023      	str	r3, [r4, #0]
 8008dac:	bd38      	pop	{r3, r4, r5, pc}
 8008dae:	bf00      	nop
 8008db0:	20000504 	.word	0x20000504

08008db4 <_isatty_r>:
 8008db4:	b538      	push	{r3, r4, r5, lr}
 8008db6:	2300      	movs	r3, #0
 8008db8:	4d05      	ldr	r5, [pc, #20]	@ (8008dd0 <_isatty_r+0x1c>)
 8008dba:	4604      	mov	r4, r0
 8008dbc:	4608      	mov	r0, r1
 8008dbe:	602b      	str	r3, [r5, #0]
 8008dc0:	f7f9 fd2b 	bl	800281a <_isatty>
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	d102      	bne.n	8008dce <_isatty_r+0x1a>
 8008dc8:	682b      	ldr	r3, [r5, #0]
 8008dca:	b103      	cbz	r3, 8008dce <_isatty_r+0x1a>
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	bd38      	pop	{r3, r4, r5, pc}
 8008dd0:	20000504 	.word	0x20000504

08008dd4 <_sbrk_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	4d05      	ldr	r5, [pc, #20]	@ (8008df0 <_sbrk_r+0x1c>)
 8008dda:	4604      	mov	r4, r0
 8008ddc:	4608      	mov	r0, r1
 8008dde:	602b      	str	r3, [r5, #0]
 8008de0:	f7f9 fd32 	bl	8002848 <_sbrk>
 8008de4:	1c43      	adds	r3, r0, #1
 8008de6:	d102      	bne.n	8008dee <_sbrk_r+0x1a>
 8008de8:	682b      	ldr	r3, [r5, #0]
 8008dea:	b103      	cbz	r3, 8008dee <_sbrk_r+0x1a>
 8008dec:	6023      	str	r3, [r4, #0]
 8008dee:	bd38      	pop	{r3, r4, r5, pc}
 8008df0:	20000504 	.word	0x20000504

08008df4 <memcpy>:
 8008df4:	440a      	add	r2, r1
 8008df6:	4291      	cmp	r1, r2
 8008df8:	f100 33ff 	add.w	r3, r0, #4294967295
 8008dfc:	d100      	bne.n	8008e00 <memcpy+0xc>
 8008dfe:	4770      	bx	lr
 8008e00:	b510      	push	{r4, lr}
 8008e02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e06:	4291      	cmp	r1, r2
 8008e08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e0c:	d1f9      	bne.n	8008e02 <memcpy+0xe>
 8008e0e:	bd10      	pop	{r4, pc}

08008e10 <__assert_func>:
 8008e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e12:	4614      	mov	r4, r2
 8008e14:	461a      	mov	r2, r3
 8008e16:	4b09      	ldr	r3, [pc, #36]	@ (8008e3c <__assert_func+0x2c>)
 8008e18:	4605      	mov	r5, r0
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68d8      	ldr	r0, [r3, #12]
 8008e1e:	b14c      	cbz	r4, 8008e34 <__assert_func+0x24>
 8008e20:	4b07      	ldr	r3, [pc, #28]	@ (8008e40 <__assert_func+0x30>)
 8008e22:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e26:	9100      	str	r1, [sp, #0]
 8008e28:	462b      	mov	r3, r5
 8008e2a:	4906      	ldr	r1, [pc, #24]	@ (8008e44 <__assert_func+0x34>)
 8008e2c:	f000 f870 	bl	8008f10 <fiprintf>
 8008e30:	f000 f880 	bl	8008f34 <abort>
 8008e34:	4b04      	ldr	r3, [pc, #16]	@ (8008e48 <__assert_func+0x38>)
 8008e36:	461c      	mov	r4, r3
 8008e38:	e7f3      	b.n	8008e22 <__assert_func+0x12>
 8008e3a:	bf00      	nop
 8008e3c:	2000001c 	.word	0x2000001c
 8008e40:	0800942b 	.word	0x0800942b
 8008e44:	08009438 	.word	0x08009438
 8008e48:	08009466 	.word	0x08009466

08008e4c <_calloc_r>:
 8008e4c:	b570      	push	{r4, r5, r6, lr}
 8008e4e:	fba1 5402 	umull	r5, r4, r1, r2
 8008e52:	b934      	cbnz	r4, 8008e62 <_calloc_r+0x16>
 8008e54:	4629      	mov	r1, r5
 8008e56:	f7fe ffd9 	bl	8007e0c <_malloc_r>
 8008e5a:	4606      	mov	r6, r0
 8008e5c:	b928      	cbnz	r0, 8008e6a <_calloc_r+0x1e>
 8008e5e:	4630      	mov	r0, r6
 8008e60:	bd70      	pop	{r4, r5, r6, pc}
 8008e62:	220c      	movs	r2, #12
 8008e64:	2600      	movs	r6, #0
 8008e66:	6002      	str	r2, [r0, #0]
 8008e68:	e7f9      	b.n	8008e5e <_calloc_r+0x12>
 8008e6a:	462a      	mov	r2, r5
 8008e6c:	4621      	mov	r1, r4
 8008e6e:	f7fe f871 	bl	8006f54 <memset>
 8008e72:	e7f4      	b.n	8008e5e <_calloc_r+0x12>

08008e74 <__ascii_mbtowc>:
 8008e74:	b082      	sub	sp, #8
 8008e76:	b901      	cbnz	r1, 8008e7a <__ascii_mbtowc+0x6>
 8008e78:	a901      	add	r1, sp, #4
 8008e7a:	b142      	cbz	r2, 8008e8e <__ascii_mbtowc+0x1a>
 8008e7c:	b14b      	cbz	r3, 8008e92 <__ascii_mbtowc+0x1e>
 8008e7e:	7813      	ldrb	r3, [r2, #0]
 8008e80:	600b      	str	r3, [r1, #0]
 8008e82:	7812      	ldrb	r2, [r2, #0]
 8008e84:	1e10      	subs	r0, r2, #0
 8008e86:	bf18      	it	ne
 8008e88:	2001      	movne	r0, #1
 8008e8a:	b002      	add	sp, #8
 8008e8c:	4770      	bx	lr
 8008e8e:	4610      	mov	r0, r2
 8008e90:	e7fb      	b.n	8008e8a <__ascii_mbtowc+0x16>
 8008e92:	f06f 0001 	mvn.w	r0, #1
 8008e96:	e7f8      	b.n	8008e8a <__ascii_mbtowc+0x16>

08008e98 <_realloc_r>:
 8008e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e9c:	4607      	mov	r7, r0
 8008e9e:	4614      	mov	r4, r2
 8008ea0:	460d      	mov	r5, r1
 8008ea2:	b921      	cbnz	r1, 8008eae <_realloc_r+0x16>
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eaa:	f7fe bfaf 	b.w	8007e0c <_malloc_r>
 8008eae:	b92a      	cbnz	r2, 8008ebc <_realloc_r+0x24>
 8008eb0:	f7fe ff3a 	bl	8007d28 <_free_r>
 8008eb4:	4625      	mov	r5, r4
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ebc:	f000 f841 	bl	8008f42 <_malloc_usable_size_r>
 8008ec0:	4284      	cmp	r4, r0
 8008ec2:	4606      	mov	r6, r0
 8008ec4:	d802      	bhi.n	8008ecc <_realloc_r+0x34>
 8008ec6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008eca:	d8f4      	bhi.n	8008eb6 <_realloc_r+0x1e>
 8008ecc:	4621      	mov	r1, r4
 8008ece:	4638      	mov	r0, r7
 8008ed0:	f7fe ff9c 	bl	8007e0c <_malloc_r>
 8008ed4:	4680      	mov	r8, r0
 8008ed6:	b908      	cbnz	r0, 8008edc <_realloc_r+0x44>
 8008ed8:	4645      	mov	r5, r8
 8008eda:	e7ec      	b.n	8008eb6 <_realloc_r+0x1e>
 8008edc:	42b4      	cmp	r4, r6
 8008ede:	4622      	mov	r2, r4
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	bf28      	it	cs
 8008ee4:	4632      	movcs	r2, r6
 8008ee6:	f7ff ff85 	bl	8008df4 <memcpy>
 8008eea:	4629      	mov	r1, r5
 8008eec:	4638      	mov	r0, r7
 8008eee:	f7fe ff1b 	bl	8007d28 <_free_r>
 8008ef2:	e7f1      	b.n	8008ed8 <_realloc_r+0x40>

08008ef4 <__ascii_wctomb>:
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	4608      	mov	r0, r1
 8008ef8:	b141      	cbz	r1, 8008f0c <__ascii_wctomb+0x18>
 8008efa:	2aff      	cmp	r2, #255	@ 0xff
 8008efc:	d904      	bls.n	8008f08 <__ascii_wctomb+0x14>
 8008efe:	228a      	movs	r2, #138	@ 0x8a
 8008f00:	f04f 30ff 	mov.w	r0, #4294967295
 8008f04:	601a      	str	r2, [r3, #0]
 8008f06:	4770      	bx	lr
 8008f08:	2001      	movs	r0, #1
 8008f0a:	700a      	strb	r2, [r1, #0]
 8008f0c:	4770      	bx	lr
	...

08008f10 <fiprintf>:
 8008f10:	b40e      	push	{r1, r2, r3}
 8008f12:	b503      	push	{r0, r1, lr}
 8008f14:	4601      	mov	r1, r0
 8008f16:	ab03      	add	r3, sp, #12
 8008f18:	4805      	ldr	r0, [pc, #20]	@ (8008f30 <fiprintf+0x20>)
 8008f1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f1e:	6800      	ldr	r0, [r0, #0]
 8008f20:	9301      	str	r3, [sp, #4]
 8008f22:	f7ff fcf9 	bl	8008918 <_vfiprintf_r>
 8008f26:	b002      	add	sp, #8
 8008f28:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f2c:	b003      	add	sp, #12
 8008f2e:	4770      	bx	lr
 8008f30:	2000001c 	.word	0x2000001c

08008f34 <abort>:
 8008f34:	2006      	movs	r0, #6
 8008f36:	b508      	push	{r3, lr}
 8008f38:	f000 f834 	bl	8008fa4 <raise>
 8008f3c:	2001      	movs	r0, #1
 8008f3e:	f7f9 fc0e 	bl	800275e <_exit>

08008f42 <_malloc_usable_size_r>:
 8008f42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f46:	1f18      	subs	r0, r3, #4
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	bfbc      	itt	lt
 8008f4c:	580b      	ldrlt	r3, [r1, r0]
 8008f4e:	18c0      	addlt	r0, r0, r3
 8008f50:	4770      	bx	lr

08008f52 <_raise_r>:
 8008f52:	291f      	cmp	r1, #31
 8008f54:	b538      	push	{r3, r4, r5, lr}
 8008f56:	4605      	mov	r5, r0
 8008f58:	460c      	mov	r4, r1
 8008f5a:	d904      	bls.n	8008f66 <_raise_r+0x14>
 8008f5c:	2316      	movs	r3, #22
 8008f5e:	6003      	str	r3, [r0, #0]
 8008f60:	f04f 30ff 	mov.w	r0, #4294967295
 8008f64:	bd38      	pop	{r3, r4, r5, pc}
 8008f66:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f68:	b112      	cbz	r2, 8008f70 <_raise_r+0x1e>
 8008f6a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f6e:	b94b      	cbnz	r3, 8008f84 <_raise_r+0x32>
 8008f70:	4628      	mov	r0, r5
 8008f72:	f000 f831 	bl	8008fd8 <_getpid_r>
 8008f76:	4622      	mov	r2, r4
 8008f78:	4601      	mov	r1, r0
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f80:	f000 b818 	b.w	8008fb4 <_kill_r>
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d00a      	beq.n	8008f9e <_raise_r+0x4c>
 8008f88:	1c59      	adds	r1, r3, #1
 8008f8a:	d103      	bne.n	8008f94 <_raise_r+0x42>
 8008f8c:	2316      	movs	r3, #22
 8008f8e:	6003      	str	r3, [r0, #0]
 8008f90:	2001      	movs	r0, #1
 8008f92:	e7e7      	b.n	8008f64 <_raise_r+0x12>
 8008f94:	2100      	movs	r1, #0
 8008f96:	4620      	mov	r0, r4
 8008f98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f9c:	4798      	blx	r3
 8008f9e:	2000      	movs	r0, #0
 8008fa0:	e7e0      	b.n	8008f64 <_raise_r+0x12>
	...

08008fa4 <raise>:
 8008fa4:	4b02      	ldr	r3, [pc, #8]	@ (8008fb0 <raise+0xc>)
 8008fa6:	4601      	mov	r1, r0
 8008fa8:	6818      	ldr	r0, [r3, #0]
 8008faa:	f7ff bfd2 	b.w	8008f52 <_raise_r>
 8008fae:	bf00      	nop
 8008fb0:	2000001c 	.word	0x2000001c

08008fb4 <_kill_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	4d06      	ldr	r5, [pc, #24]	@ (8008fd4 <_kill_r+0x20>)
 8008fba:	4604      	mov	r4, r0
 8008fbc:	4608      	mov	r0, r1
 8008fbe:	4611      	mov	r1, r2
 8008fc0:	602b      	str	r3, [r5, #0]
 8008fc2:	f7f9 fbbc 	bl	800273e <_kill>
 8008fc6:	1c43      	adds	r3, r0, #1
 8008fc8:	d102      	bne.n	8008fd0 <_kill_r+0x1c>
 8008fca:	682b      	ldr	r3, [r5, #0]
 8008fcc:	b103      	cbz	r3, 8008fd0 <_kill_r+0x1c>
 8008fce:	6023      	str	r3, [r4, #0]
 8008fd0:	bd38      	pop	{r3, r4, r5, pc}
 8008fd2:	bf00      	nop
 8008fd4:	20000504 	.word	0x20000504

08008fd8 <_getpid_r>:
 8008fd8:	f7f9 bbaa 	b.w	8002730 <_getpid>

08008fdc <_init>:
 8008fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fde:	bf00      	nop
 8008fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fe2:	bc08      	pop	{r3}
 8008fe4:	469e      	mov	lr, r3
 8008fe6:	4770      	bx	lr

08008fe8 <_fini>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	bf00      	nop
 8008fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fee:	bc08      	pop	{r3}
 8008ff0:	469e      	mov	lr, r3
 8008ff2:	4770      	bx	lr
