#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Feb 28 11:31:07 2024
# Process ID: 6620
# Current directory: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2412 C:\Users\reese_ford1\Documents\GitHub\ARM-Lab\ARM-Project\ARM-Project.xpr
# Log file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/vivado.log
# Journal file: C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project\vivado.jou
# Running On: ROG-115-12, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34033 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Project' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.gen/sources_1', nor could it be found using path 'C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/reese/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'iDecode_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'iDecode_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj iDecode_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/instr_parse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_parse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/oscillator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oscillator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/sign_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/0_common/verification_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'verification' is previously defined, ignoring this definition [../../../../../ARM-Lab/code/0_common/verification_functions.sv:3]
INFO: [VRFC 10-311] analyzing module iDecode_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot iDecode_test_behav xil_defaultlib.iDecode_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot iDecode_test_behav xil_defaultlib.iDecode_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:136]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:165]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:192]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:219]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:246]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:273]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:300]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:327]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:354]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:381]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.verification
Compiling module xil_defaultlib.instr_parse
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.mux(SIZE=5)
Compiling module xil_defaultlib.iDecode
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay(DELAYAMT=7)
Compiling module xil_defaultlib.iDecode_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot iDecode_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "iDecode_test_behav -key {Behavioral:sim_1:Functional:iDecode_test} -tclbatch {iDecode_test.tcl} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg} -view {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/register_test_behav.wcfg
WARNING: Simulation object /register_test/tc was not found in the design.
WARNING: Simulation object /register_test/ts was not found in the design.
WARNING: Simulation object /register_test/clk was not found in the design.
WARNING: Simulation object /register_test/rst was not found in the design.
WARNING: Simulation object /register_test/d was not found in the design.
WARNING: Simulation object /register_test/er_q was not found in the design.
WARNING: Simulation object /register_test/q was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/adder_test_behav.wcfg
WARNING: Simulation object /adder_test/a was not found in the design.
WARNING: Simulation object /adder_test/b was not found in the design.
WARNING: Simulation object /adder_test/sum was not found in the design.
WARNING: Simulation object /adder_test/er_sum was not found in the design.
WARNING: Simulation object /adder_test/tc was not found in the design.
WARNING: Simulation object /adder_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/mux_test_behav.wcfg
WARNING: Simulation object /mux_test/a_64 was not found in the design.
WARNING: Simulation object /mux_test/b_64 was not found in the design.
WARNING: Simulation object /mux_test/ctl was not found in the design.
WARNING: Simulation object /mux_test/out_64 was not found in the design.
WARNING: Simulation object /mux_test/a_5 was not found in the design.
WARNING: Simulation object /mux_test/b_5 was not found in the design.
WARNING: Simulation object /mux_test/out_5 was not found in the design.
WARNING: Simulation object /mux_test/er_out_64 was not found in the design.
WARNING: Simulation object /mux_test/er_out_5 was not found in the design.
WARNING: Simulation object /mux_test/tc was not found in the design.
WARNING: Simulation object /mux_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_mem_test_behav.wcfg
WARNING: Simulation object /instr_mem_test/clk was not found in the design.
WARNING: Simulation object /instr_mem_test/pc was not found in the design.
WARNING: Simulation object /instr_mem_test/instr was not found in the design.
WARNING: Simulation object /instr_mem_test/er was not found in the design.
WARNING: Simulation object /instr_mem_test/tc was not found in the design.
WARNING: Simulation object /instr_mem_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iFetch_test_behav.wcfg
WARNING: Simulation object /iFetch_test/clk was not found in the design.
WARNING: Simulation object /iFetch_test/reset was not found in the design.
WARNING: Simulation object /iFetch_test/pc_src was not found in the design.
WARNING: Simulation object /iFetch_test/branch_target was not found in the design.
WARNING: Simulation object /iFetch_test/cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/er_cur_pc was not found in the design.
WARNING: Simulation object /iFetch_test/instruction was not found in the design.
WARNING: Simulation object /iFetch_test/er_instruction was not found in the design.
WARNING: Simulation object /iFetch_test/ts was not found in the design.
WARNING: Simulation object /iFetch_test/tc was not found in the design.
WARNING: Simulation object /iFetch_test/clk_plus_1 was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/instr_parse_test_behav.wcfg
WARNING: Simulation object /instr_parse_test/tc was not found in the design.
WARNING: Simulation object /instr_parse_test/instruction was not found in the design.
WARNING: Simulation object /instr_parse_test/ts was not found in the design.
WARNING: Simulation object /instr_parse_test/er_opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/opcode was not found in the design.
WARNING: Simulation object /instr_parse_test/er_address was not found in the design.
WARNING: Simulation object /instr_parse_test/address was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rm_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rn_num was not found in the design.
WARNING: Simulation object /instr_parse_test/er_rd_num was not found in the design.
WARNING: Simulation object /instr_parse_test/rd_num was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/regfile_test_behav.wcfg
WARNING: Simulation object /regfile_test/read_clk was not found in the design.
WARNING: Simulation object /regfile_test/write_clk was not found in the design.
WARNING: Simulation object /regfile_test/read_register1 was not found in the design.
WARNING: Simulation object /regfile_test/read_register2 was not found in the design.
WARNING: Simulation object /regfile_test/write_register was not found in the design.
WARNING: Simulation object /regfile_test/write_data was not found in the design.
WARNING: Simulation object /regfile_test/reg_write was not found in the design.
WARNING: Simulation object /regfile_test/read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data1 was not found in the design.
WARNING: Simulation object /regfile_test/read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/er_read_data2 was not found in the design.
WARNING: Simulation object /regfile_test/tc was not found in the design.
WARNING: Simulation object /regfile_test/ts was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/control_test_behav.wcfg
WARNING: Simulation object /control_test/tc was not found in the design.
WARNING: Simulation object /control_test/ts was not found in the design.
WARNING: Simulation object /control_test/opcode was not found in the design.
WARNING: Simulation object /control_test/reg2_loc was not found in the design.
WARNING: Simulation object /control_test/uncondbranch was not found in the design.
WARNING: Simulation object /control_test/branch was not found in the design.
WARNING: Simulation object /control_test/mem_read was not found in the design.
WARNING: Simulation object /control_test/mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/alu_op was not found in the design.
WARNING: Simulation object /control_test/mem_write was not found in the design.
WARNING: Simulation object /control_test/alu_src was not found in the design.
WARNING: Simulation object /control_test/reg_write was not found in the design.
WARNING: Simulation object /control_test/er_reg2_loc was not found in the design.
WARNING: Simulation object /control_test/er_uncondbranch was not found in the design.
WARNING: Simulation object /control_test/er_branch was not found in the design.
WARNING: Simulation object /control_test/er_mem_read was not found in the design.
WARNING: Simulation object /control_test/er_mem_to_reg was not found in the design.
WARNING: Simulation object /control_test/er_alu_op was not found in the design.
WARNING: Simulation object /control_test/er_mem_write was not found in the design.
WARNING: Simulation object /control_test/er_alu_src was not found in the design.
WARNING: Simulation object /control_test/er_reg_write was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/sign_extender_test_behav.wcfg
WARNING: Simulation object /sign_extender_test/tc was not found in the design.
WARNING: Simulation object /sign_extender_test/ts was not found in the design.
WARNING: Simulation object /sign_extender_test/instruction was not found in the design.
WARNING: Simulation object /sign_extender_test/sign_extended_output was not found in the design.
WARNING: Simulation object /sign_extender_test/er_sign_extended_output was not found in the design.
open_wave_config C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg
source iDecode_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |opcode| time = 7 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 7 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 7 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data1| time = 7 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |opcode| time = 17 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 17 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 17 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 17 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 17 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |opcode| time = 27 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 27 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 27 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 27 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 27 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 4: | STUR X11, [X22, #96]
+++ Step 1: Pass: |opcode| time = 37 ns | er = 11111000000 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 37 ns | er = 60 | ar = 60 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 37 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 37 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 37 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 37 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data1| time = 37 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 13: Pass: |read_data2| time = 37 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 5: | CBZ X11, -5
+++ Step 1: Pass: |opcode| time = 47 ns | er = 10110100111 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 47 ns | er = fffffffffffffffb | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 47 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 47 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 47 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data2| time = 47 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 6: | CBZ X9, 8
+++ Step 1: Pass: |opcode| time = 57 ns | er = 10110100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 57 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 57 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 57 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 57 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data2| time = 57 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 7: | B 64
+++ Step 1: Pass: |opcode| time = 67 ns | er = 10100000 | ar = 10100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 67 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 67 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 67 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 8: | B -55
+++ Step 1: Pass: |opcode| time = 77 ns | er = 10111111 | ar = 10111111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 77 ns | er = ffffffffffffffc9 | ar = ffffffffffffffc9 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 77 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 77 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 9: | ORR X9, X10, X21
+++ Step 1: Pass: |opcode| time = 87 ns | er = 10101010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 87 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 87 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 87 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 87 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 10: | AND X9, X22, X10
+++ Step 1: Pass: |opcode| time = 97 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 97 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 97 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 97 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 97 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 119
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 105 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv" Line 389
INFO: [USF-XSim-96] XSim completed. Design snapshot 'iDecode_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1538.426 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'iDecode_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/XilinxVitis/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'iDecode_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj iDecode_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'iDecode_test'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/ARM-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot iDecode_test_behav xil_defaultlib.iDecode_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot iDecode_test_behav xil_defaultlib.iDecode_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:136]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:165]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:192]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:219]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:246]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:273]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:300]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:327]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:354]
WARNING: [VRFC 10-3597] non-void function 'verify_control_signals' called as a task without void casting [C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv:381]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps

******* BEGIN TEST RESULTS *******

Test Case 1: | LDUR X9, [X22, #64]
+++ Step 1: Pass: |opcode| time = 7 ns | er = 11111000010 | ar = 11111000010 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 7 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 7 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 7 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 7 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data1| time = 7 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
Test Case 2: | ADD X10, X19, X9
+++ Step 1: Pass: |opcode| time = 17 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 17 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 17 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 17 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 17 ns | er = 10 | ar = 10 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 17 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 3: | SUB X11, X20, X10
+++ Step 1: Pass: |opcode| time = 27 ns | er = 11001011000 | ar = 11001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 27 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 27 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 27 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 27 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 27 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
Test Case 4: | STUR X11, [X22, #96]
+++ Step 1: Pass: |opcode| time = 37 ns | er = 11111000000 | ar = 11111000000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 37 ns | er = 60 | ar = 60 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 37 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 37 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 37 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 37 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 37 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data1| time = 37 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 13: Pass: |read_data2| time = 37 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 5: | CBZ X11, -5
+++ Step 1: Pass: |opcode| time = 47 ns | er = 10110100111 | ar = 10110100111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 47 ns | er = fffffffffffffffb | ar = fffffffffffffffb | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 47 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 47 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 47 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 47 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data2| time = 47 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 6: | CBZ X9, 8
+++ Step 1: Pass: |opcode| time = 57 ns | er = 10110100000 | ar = 10110100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 57 ns | er = 8 | ar = 8 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 57 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 57 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 57 ns | er = 1 | ar = 1 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 57 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 12: Pass: |read_data2| time = 57 ns | er = 20 | ar = 20 | er_bits = 64 | ar_bits = 64 +++
Test Case 7: | B 64
+++ Step 1: Pass: |opcode| time = 67 ns | er = 10100000 | ar = 10100000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 67 ns | er = 40 | ar = 40 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 67 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 67 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 67 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 8: | B -55
+++ Step 1: Pass: |opcode| time = 77 ns | er = 10111111 | ar = 10111111 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |sign_extended_output| time = 77 ns | er = ffffffffffffffc9 | ar = ffffffffffffffc9 | er_bits = 64 | ar_bits = 64 +++
+++ Step 3: Pass: |reg2_loc| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |uncondbranch| time = 77 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |branch| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_read| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |mem_to_reg| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 8: Pass: |alu_op| time = 77 ns | er = 0 | ar = 0 | er_bits = 2 | ar_bits = 2 +++
+++ Step 9: Pass: |mem_write| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |alu_src| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |reg_write| time = 77 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
Test Case 9: | ORR X9, X10, X21
+++ Step 1: Pass: |opcode| time = 87 ns | er = 10101010000 | ar = 10101010000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 87 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 87 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 87 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 87 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 87 ns | er = 0 | ar = 0 | er_bits = 64 | ar_bits = 64 +++
Test Case 10: | AND X9, X22, X10
+++ Step 1: Pass: |opcode| time = 97 ns | er = 10001011000 | ar = 10001011000 | er_bits = 11 | ar_bits = 11 +++
+++ Step 2: Pass: |reg2_loc| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 3: Pass: |uncondbranch| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 4: Pass: |branch| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 5: Pass: |mem_read| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 6: Pass: |mem_to_reg| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 7: Pass: |alu_op| time = 97 ns | er = 10 | ar = 10 | er_bits = 2 | ar_bits = 2 +++
+++ Step 8: Pass: |mem_write| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 9: Pass: |alu_src| time = 97 ns | er = 0 | ar = 0 | er_bits = 1 | ar_bits = 1 +++
+++ Step 10: Pass: |reg_write| time = 97 ns | er = 1 | ar = 1 | er_bits = 1 | ar_bits = 1 +++
+++ Step 11: Pass: |read_data1| time = 97 ns | er = 16 | ar = 16 | er_bits = 64 | ar_bits = 64 +++
+++ Step 12: Pass: |read_data2| time = 97 ns | er = 30 | ar = 30 | er_bits = 64 | ar_bits = 64 +++

Pass Count = 119
Fail Count = 0

******* END TEST RESULTS *******

$finish called at time : 105 ns : File "C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Lab/code/2_decode/iDecode_test.sv" Line 389
save_wave_config {C:/Users/reese_ford1/Documents/GitHub/ARM-Lab/ARM-Project/iDecode_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 13:01:05 2024...
