// Seed: 1358623283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1'b0;
  assign id_7 = 1;
  wire id_10;
  logic [7:0] id_11 = id_11[1'b0 : 1];
  wire id_12 = id_8;
endmodule
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input supply1 module_1,
    output tri1 id_10
);
  supply0 id_12 = 1'b0;
  xnor (id_0, id_8, id_3, id_4, id_1, id_7, id_5, id_6, id_12);
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
endmodule
