// Seed: 1736551673
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6,
    id_7
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0
    , id_4,
    input wor  id_1
    , id_5,
    input tri  id_2
);
  wire id_6, id_7;
  assign id_7 = id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7
  );
endmodule
