// Seed: 2218835101
module module_0 (
    input wire id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    output uwire id_13
);
  assign id_1 = id_0 ? 1 : 1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_3,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
