
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 340.395 ; gain = 94.910
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 450.969 ; gain = 103.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2065' bound to instance 'design_1_i' of component 'design_1' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:299]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2107]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2933]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'design_1_axi_gpio_1_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2958]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_gpio_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_2_1' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_gpio_2_1_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'design_1_axi_gpio_2_1' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2986]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_1' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_gpio_2_1_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3015]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_smc_0_stub.vhdl:94]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3101]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3126]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3134]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3147]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3307]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1124]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (6#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1124]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1949]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (7#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:545]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:759]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:813]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:841]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:895]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:923]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (8#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:545]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3481]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:15]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2117]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2117]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2117]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2117]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3488]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_mig_7series_0_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'design_1_rst_mig_7series_0_83M_0' declared at 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_rst_mig_7series_0_83M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_83M' of component 'design_1_rst_mig_7series_0_83M_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:3551]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_83M_0' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/.Xil/Vivado-7736-DESKTOP-UL8TSDH/realtime/design_1_rst_mig_7series_0_83M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd:2107]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'led_4bits_tri_iobuf_0' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:479]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (10#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'led_4bits_tri_iobuf_1' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:486]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'led_4bits_tri_iobuf_2' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:493]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'led_4bits_tri_iobuf_3' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:500]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_0' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:507]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_1' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:514]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_10' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:521]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_11' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:528]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_2' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:535]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_3' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:542]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_4' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:549]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_5' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:556]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_6' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:563]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_7' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:570]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_8' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:577]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'rgb_led_tri_iobuf_9' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:584]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_0' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:591]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_1' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:598]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_10' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:605]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_11' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:612]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_12' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:619]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_13' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:626]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_14' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:633]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_15' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:640]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_16' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:647]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_17' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:654]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_18' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:661]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_19' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:668]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_2' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:675]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_3' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:682]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_4' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:689]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_5' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:696]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_6' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:703]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_7' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:710]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_8' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:717]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp0_dp19_tri_iobuf_9' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:724]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_0' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:731]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_1' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:738]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_10' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:745]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_11' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:752]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_12' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:759]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_13' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:766]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_14' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:773]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_15' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:780]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_2' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:787]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_3' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:794]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_4' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:801]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_5' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:808]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_6' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:815]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_7' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:822]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_8' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:829]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22659' bound to instance 'shield_dp26_dp41_tri_iobuf_9' of component 'IOBUF' [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (11#1) [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:44]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 509.754 ; gain = 162.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 509.754 ; gain = 162.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 509.754 ; gain = 162.461
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/axi_gpio_1'
Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_1/design_1_axi_gpio_2_1/design_1_axi_gpio_2_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Finished Parsing XDC File [c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_1/design_1_axi_gpio_2_1/design_1_axi_gpio_2_1_in_context.xdc] for cell 'design_1_i/axi_gpio_2'
Parsing XDC File [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 52 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 810.105 ; gain = 0.074
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  c:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_gpio_0_0            |         1|
|3     |design_1_axi_gpio_1_0            |         1|
|4     |design_1_axi_gpio_2_1            |         1|
|5     |design_1_axi_smc_0               |         1|
|6     |design_1_axi_uartlite_0_0        |         1|
|7     |design_1_clk_wiz_0_0             |         1|
|8     |design_1_mdm_1_0                 |         1|
|9     |design_1_microblaze_0_0          |         1|
|10    |design_1_microblaze_0_axi_intc_0 |         1|
|11    |design_1_microblaze_0_xlconcat_0 |         1|
|12    |design_1_mig_7series_0_0         |         1|
|13    |design_1_rst_mig_7series_0_83M_0 |         1|
|14    |design_1_dlmb_bram_if_cntlr_0    |         1|
|15    |design_1_dlmb_v10_0              |         1|
|16    |design_1_ilmb_bram_if_cntlr_0    |         1|
|17    |design_1_ilmb_v10_0              |         1|
|18    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_axi_gpio_0_0_bbox_0             |     1|
|2     |design_1_axi_gpio_1_0_bbox_1             |     1|
|3     |design_1_axi_gpio_2_1_bbox_2             |     1|
|4     |design_1_axi_smc_0_bbox_3                |     1|
|5     |design_1_axi_uartlite_0_0_bbox_4         |     1|
|6     |design_1_clk_wiz_0_0_bbox_5              |     1|
|7     |design_1_dlmb_bram_if_cntlr_0_bbox_10    |     1|
|8     |design_1_dlmb_v10_0_bbox_11              |     1|
|9     |design_1_ilmb_bram_if_cntlr_0_bbox_12    |     1|
|10    |design_1_ilmb_v10_0_bbox_13              |     1|
|11    |design_1_lmb_bram_0_bbox_14              |     1|
|12    |design_1_mdm_1_0_bbox_6                  |     1|
|13    |design_1_microblaze_0_0_bbox_7           |     1|
|14    |design_1_microblaze_0_axi_intc_0_bbox_8  |     1|
|15    |design_1_microblaze_0_xlconcat_0_bbox_15 |     1|
|16    |design_1_mig_7series_0_0_bbox_16         |     1|
|17    |design_1_rst_mig_7series_0_83M_0_bbox_17 |     1|
|18    |design_1_xbar_0_bbox_9                   |     1|
|19    |IBUF                                     |    10|
|20    |IOBUF                                    |    52|
|21    |OBUF                                     |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2591|
|2     |  design_1_i                  |design_1                              |  2528|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   596|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 811.633 ; gain = 162.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 811.633 ; gain = 464.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 52 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 822.664 ; gain = 482.270
INFO: [Common 17-1381] The checkpoint 'C:/UNSAM/Electronica_Digital_II/MicroBlaze/Sistema_Base/Sistema_Simple_3/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 822.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 11 13:09:47 2020...
