
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019e3c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a74  0801a0dc  0801a0dc  0001b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ab50  0801ab50  0001bb50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ab58  0801ab58  0001bb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801ab5c  0801ab5c  0001bb5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  0801ab60  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004178  240001a0  0801acec  0001c1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24004318  0801acec  0001c318  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001c18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001c18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   000322f8  00000000  00000000  0001c1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006799  00000000  00000000  0004e4b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002320  00000000  00000000  00054c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b52  00000000  00000000  00056f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e7f5  00000000  00000000  00058ac2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00032ed3  00000000  00000000  000972b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170edf  00000000  00000000  000ca18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023b069  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009a50  00000000  00000000  0023b0ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  00244afc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801a0c4 	.word	0x0801a0c4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	0801a0c4 	.word	0x0801a0c4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <app_log_boot>:
static PumpProto s_p2;


/* Optional: application boot banner */
static void app_log_boot(const char *line)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    if (line == NULL) return;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <app_log_boot+0x16>
    CDC_LOG_Push(line);
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 fa06 	bl	8000adc <CDC_LOG_Push>
 80006d0:	e000      	b.n	80006d4 <app_log_boot+0x18>
    if (line == NULL) return;
 80006d2:	bf00      	nop
}
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
	...

080006dc <uart_name>:

static const char *uart_name(const UART_HandleTypeDef *huart)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return "UART?";
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d101      	bne.n	80006ee <uart_name+0x12>
 80006ea:	4b20      	ldr	r3, [pc, #128]	@ (800076c <uart_name+0x90>)
 80006ec:	e038      	b.n	8000760 <uart_name+0x84>

    /* We only need USART2/USART3 today, but keep it safe */
#ifdef USART1
    if (huart->Instance == USART1) return "USART1";
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a1f      	ldr	r2, [pc, #124]	@ (8000770 <uart_name+0x94>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d101      	bne.n	80006fc <uart_name+0x20>
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <uart_name+0x98>)
 80006fa:	e031      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART2
    if (huart->Instance == USART2) return "USART2";
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a1d      	ldr	r2, [pc, #116]	@ (8000778 <uart_name+0x9c>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d101      	bne.n	800070a <uart_name+0x2e>
 8000706:	4b1d      	ldr	r3, [pc, #116]	@ (800077c <uart_name+0xa0>)
 8000708:	e02a      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART3
    if (huart->Instance == USART3) return "USART3";
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <uart_name+0xa4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d101      	bne.n	8000718 <uart_name+0x3c>
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <uart_name+0xa8>)
 8000716:	e023      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART4
    if (huart->Instance == UART4)  return "UART4";
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a1a      	ldr	r2, [pc, #104]	@ (8000788 <uart_name+0xac>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d101      	bne.n	8000726 <uart_name+0x4a>
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <uart_name+0xb0>)
 8000724:	e01c      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART5
    if (huart->Instance == UART5)  return "UART5";
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <uart_name+0xb4>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d101      	bne.n	8000734 <uart_name+0x58>
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <uart_name+0xb8>)
 8000732:	e015      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART6
    if (huart->Instance == USART6) return "USART6";
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a17      	ldr	r2, [pc, #92]	@ (8000798 <uart_name+0xbc>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d101      	bne.n	8000742 <uart_name+0x66>
 800073e:	4b17      	ldr	r3, [pc, #92]	@ (800079c <uart_name+0xc0>)
 8000740:	e00e      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART7
    if (huart->Instance == UART7)  return "UART7";
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a16      	ldr	r2, [pc, #88]	@ (80007a0 <uart_name+0xc4>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d101      	bne.n	8000750 <uart_name+0x74>
 800074c:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <uart_name+0xc8>)
 800074e:	e007      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART8
    if (huart->Instance == UART8)  return "UART8";
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a14      	ldr	r2, [pc, #80]	@ (80007a8 <uart_name+0xcc>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d101      	bne.n	800075e <uart_name+0x82>
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <uart_name+0xd0>)
 800075c:	e000      	b.n	8000760 <uart_name+0x84>
#endif

    return "UART?";
 800075e:	4b03      	ldr	r3, [pc, #12]	@ (800076c <uart_name+0x90>)
}
 8000760:	4618      	mov	r0, r3
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	0801a0dc 	.word	0x0801a0dc
 8000770:	40011000 	.word	0x40011000
 8000774:	0801a0e4 	.word	0x0801a0e4
 8000778:	40004400 	.word	0x40004400
 800077c:	0801a0ec 	.word	0x0801a0ec
 8000780:	40004800 	.word	0x40004800
 8000784:	0801a0f4 	.word	0x0801a0f4
 8000788:	40004c00 	.word	0x40004c00
 800078c:	0801a0fc 	.word	0x0801a0fc
 8000790:	40005000 	.word	0x40005000
 8000794:	0801a104 	.word	0x0801a104
 8000798:	40011400 	.word	0x40011400
 800079c:	0801a10c 	.word	0x0801a10c
 80007a0:	40007800 	.word	0x40007800
 80007a4:	0801a114 	.word	0x0801a114
 80007a8:	40007c00 	.word	0x40007c00
 80007ac:	0801a11c 	.word	0x0801a11c

080007b0 <APP_Init>:

void APP_Init(UART_HandleTypeDef *huart_pump1,
              UART_HandleTypeDef *huart_pump2,
              I2C_HandleTypeDef  *hi2c_eeprom)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b0a0      	sub	sp, #128	@ 0x80
 80007b4:	af02      	add	r7, sp, #8
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
    char buf[96];

    /* Settings first (read EEPROM once at boot) */
    Settings_Init(&s_settings, hi2c_eeprom);
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	485c      	ldr	r0, [pc, #368]	@ (8000930 <APP_Init+0x180>)
 80007c0:	f003 fdb8 	bl	8004334 <Settings_Init>
    bool loaded = Settings_Load(&s_settings);
 80007c4:	485a      	ldr	r0, [pc, #360]	@ (8000930 <APP_Init+0x180>)
 80007c6:	f003 fdd3 	bl	8004370 <Settings_Load>
 80007ca:	4603      	mov	r3, r0
 80007cc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

    /* Protocol adapters (GasKitLink today; can be swapped later) */
    PumpProtoGKL_Init(&s_proto1, huart_pump1);
 80007d0:	68f9      	ldr	r1, [r7, #12]
 80007d2:	4858      	ldr	r0, [pc, #352]	@ (8000934 <APP_Init+0x184>)
 80007d4:	f003 fa40 	bl	8003c58 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto1, "TRK1");
 80007d8:	4957      	ldr	r1, [pc, #348]	@ (8000938 <APP_Init+0x188>)
 80007da:	4856      	ldr	r0, [pc, #344]	@ (8000934 <APP_Init+0x184>)
 80007dc:	f003 fa78 	bl	8003cd0 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p1, &s_proto1);
 80007e0:	4954      	ldr	r1, [pc, #336]	@ (8000934 <APP_Init+0x184>)
 80007e2:	4856      	ldr	r0, [pc, #344]	@ (800093c <APP_Init+0x18c>)
 80007e4:	f003 faac 	bl	8003d40 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump1));
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f7ff ff77 	bl	80006dc <uart_name>
 80007ee:	4603      	mov	r3, r0
 80007f0:	f107 0014 	add.w	r0, r7, #20
 80007f4:	4a52      	ldr	r2, [pc, #328]	@ (8000940 <APP_Init+0x190>)
 80007f6:	2160      	movs	r1, #96	@ 0x60
 80007f8:	f018 ff9c 	bl	8019734 <sniprintf>
    app_log_boot(buf);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff5b 	bl	80006bc <app_log_boot>

    PumpProtoGKL_Init(&s_proto2, huart_pump2);
 8000806:	68b9      	ldr	r1, [r7, #8]
 8000808:	484e      	ldr	r0, [pc, #312]	@ (8000944 <APP_Init+0x194>)
 800080a:	f003 fa25 	bl	8003c58 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto2, "TRK2");
 800080e:	494e      	ldr	r1, [pc, #312]	@ (8000948 <APP_Init+0x198>)
 8000810:	484c      	ldr	r0, [pc, #304]	@ (8000944 <APP_Init+0x194>)
 8000812:	f003 fa5d 	bl	8003cd0 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p2, &s_proto2);
 8000816:	494b      	ldr	r1, [pc, #300]	@ (8000944 <APP_Init+0x194>)
 8000818:	484c      	ldr	r0, [pc, #304]	@ (800094c <APP_Init+0x19c>)
 800081a:	f003 fa91 	bl	8003d40 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump2));
 800081e:	68b8      	ldr	r0, [r7, #8]
 8000820:	f7ff ff5c 	bl	80006dc <uart_name>
 8000824:	4603      	mov	r3, r0
 8000826:	f107 0014 	add.w	r0, r7, #20
 800082a:	4a45      	ldr	r2, [pc, #276]	@ (8000940 <APP_Init+0x190>)
 800082c:	2160      	movs	r1, #96	@ 0x60
 800082e:	f018 ff81 	bl	8019734 <sniprintf>
    app_log_boot(buf);
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff40 	bl	80006bc <app_log_boot>

    /* Manager (poll period is protocol-agnostic). 200ms is safe for now. */
    PumpMgr_Init(&s_mgr, APP_POLL_PERIOD_MS);
 800083c:	21c8      	movs	r1, #200	@ 0xc8
 800083e:	4844      	ldr	r0, [pc, #272]	@ (8000950 <APP_Init+0x1a0>)
 8000840:	f001 fd90 	bl	8002364 <PumpMgr_Init>

    /* Ensure at least two entries exist in settings */
    if (s_settings.data.pump_count < 2u)
 8000844:	4b3a      	ldr	r3, [pc, #232]	@ (8000930 <APP_Init+0x180>)
 8000846:	791b      	ldrb	r3, [r3, #4]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d802      	bhi.n	8000852 <APP_Init+0xa2>
    {
        s_settings.data.pump_count = 2u;
 800084c:	4b38      	ldr	r3, [pc, #224]	@ (8000930 <APP_Init+0x180>)
 800084e:	2202      	movs	r2, #2
 8000850:	711a      	strb	r2, [r3, #4]
        /* Defaults already clamped inside Settings_Defaults/Load */
    }

    /* Create devices (IDs 1..N) */
    (void)PumpMgr_Add(&s_mgr,
 8000852:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <APP_Init+0x180>)
 8000854:	799a      	ldrb	r2, [r3, #6]
 8000856:	4b36      	ldr	r3, [pc, #216]	@ (8000930 <APP_Init+0x180>)
 8000858:	79db      	ldrb	r3, [r3, #7]
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	4613      	mov	r3, r2
 800085e:	4a37      	ldr	r2, [pc, #220]	@ (800093c <APP_Init+0x18c>)
 8000860:	2101      	movs	r1, #1
 8000862:	483b      	ldr	r0, [pc, #236]	@ (8000950 <APP_Init+0x1a0>)
 8000864:	f001 fda4 	bl	80023b0 <PumpMgr_Add>
                     1u,
                     &s_p1,
                     s_settings.data.pump[0].ctrl_addr,
                     s_settings.data.pump[0].slave_addr);

    (void)PumpMgr_Add(&s_mgr,
 8000868:	4b31      	ldr	r3, [pc, #196]	@ (8000930 <APP_Init+0x180>)
 800086a:	7a9a      	ldrb	r2, [r3, #10]
 800086c:	4b30      	ldr	r3, [pc, #192]	@ (8000930 <APP_Init+0x180>)
 800086e:	7adb      	ldrb	r3, [r3, #11]
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	4613      	mov	r3, r2
 8000874:	4a35      	ldr	r2, [pc, #212]	@ (800094c <APP_Init+0x19c>)
 8000876:	2102      	movs	r1, #2
 8000878:	4835      	ldr	r0, [pc, #212]	@ (8000950 <APP_Init+0x1a0>)
 800087a:	f001 fd99 	bl	80023b0 <PumpMgr_Add>
                     2u,
                     &s_p2,
                     s_settings.data.pump[1].ctrl_addr,
                     s_settings.data.pump[1].slave_addr);

    (void)PumpMgr_SetPrice(&s_mgr, 1u, (uint32_t)s_settings.data.pump[0].price);
 800087e:	4b2c      	ldr	r3, [pc, #176]	@ (8000930 <APP_Init+0x180>)
 8000880:	891b      	ldrh	r3, [r3, #8]
 8000882:	461a      	mov	r2, r3
 8000884:	2101      	movs	r1, #1
 8000886:	4832      	ldr	r0, [pc, #200]	@ (8000950 <APP_Init+0x1a0>)
 8000888:	f001 fe67 	bl	800255a <PumpMgr_SetPrice>
    (void)PumpMgr_SetPrice(&s_mgr, 2u, (uint32_t)s_settings.data.pump[1].price);
 800088c:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <APP_Init+0x180>)
 800088e:	899b      	ldrh	r3, [r3, #12]
 8000890:	461a      	mov	r2, r3
 8000892:	2102      	movs	r1, #2
 8000894:	482e      	ldr	r0, [pc, #184]	@ (8000950 <APP_Init+0x1a0>)
 8000896:	f001 fe60 	bl	800255a <PumpMgr_SetPrice>

    /* UI */
    UI_Init(&s_ui, &s_mgr, &s_settings);
 800089a:	4a25      	ldr	r2, [pc, #148]	@ (8000930 <APP_Init+0x180>)
 800089c:	492c      	ldr	r1, [pc, #176]	@ (8000950 <APP_Init+0x1a0>)
 800089e:	482d      	ldr	r0, [pc, #180]	@ (8000954 <APP_Init+0x1a4>)
 80008a0:	f005 fb92 	bl	8005fc8 <UI_Init>

    /* Logs */
    app_log_boot(">>> APP: Control Panel started\r\n");
 80008a4:	482c      	ldr	r0, [pc, #176]	@ (8000958 <APP_Init+0x1a8>)
 80008a6:	f7ff ff09 	bl	80006bc <app_log_boot>
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008aa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <APP_Init+0x106>
 80008b2:	4a2a      	ldr	r2, [pc, #168]	@ (800095c <APP_Init+0x1ac>)
 80008b4:	e000      	b.n	80008b8 <APP_Init+0x108>
 80008b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000960 <APP_Init+0x1b0>)
             loaded ? "loaded" : "defaults",
             (unsigned long)s_settings.seq,
 80008b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <APP_Init+0x180>)
 80008ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             (unsigned)s_settings.last_slot);
 80008bc:	491c      	ldr	r1, [pc, #112]	@ (8000930 <APP_Init+0x180>)
 80008be:	f891 102c 	ldrb.w	r1, [r1, #44]	@ 0x2c
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008c2:	f107 0014 	add.w	r0, r7, #20
 80008c6:	9101      	str	r1, [sp, #4]
 80008c8:	9300      	str	r3, [sp, #0]
 80008ca:	4613      	mov	r3, r2
 80008cc:	4a25      	ldr	r2, [pc, #148]	@ (8000964 <APP_Init+0x1b4>)
 80008ce:	2160      	movs	r1, #96	@ 0x60
 80008d0:	f018 ff30 	bl	8019734 <sniprintf>
    app_log_boot(buf);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff feef 	bl	80006bc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[0].slave_addr,
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <APP_Init+0x180>)
 80008e0:	79db      	ldrb	r3, [r3, #7]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 80008e2:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[0].price);
 80008e4:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <APP_Init+0x180>)
 80008e6:	891b      	ldrh	r3, [r3, #8]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 80008e8:	f107 0014 	add.w	r0, r7, #20
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	4613      	mov	r3, r2
 80008f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000968 <APP_Init+0x1b8>)
 80008f2:	2160      	movs	r1, #96	@ 0x60
 80008f4:	f018 ff1e 	bl	8019734 <sniprintf>
    app_log_boot(buf);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fedd 	bl	80006bc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[1].slave_addr,
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <APP_Init+0x180>)
 8000904:	7adb      	ldrb	r3, [r3, #11]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 8000906:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[1].price);
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <APP_Init+0x180>)
 800090a:	899b      	ldrh	r3, [r3, #12]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 800090c:	f107 0014 	add.w	r0, r7, #20
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	4613      	mov	r3, r2
 8000914:	4a15      	ldr	r2, [pc, #84]	@ (800096c <APP_Init+0x1bc>)
 8000916:	2160      	movs	r1, #96	@ 0x60
 8000918:	f018 ff0c 	bl	8019734 <sniprintf>
    app_log_boot(buf);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fecb 	bl	80006bc <app_log_boot>
}
 8000926:	bf00      	nop
 8000928:	3778      	adds	r7, #120	@ 0x78
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	24000514 	.word	0x24000514
 8000934:	240005e0 	.word	0x240005e0
 8000938:	0801a124 	.word	0x0801a124
 800093c:	24000c60 	.word	0x24000c60
 8000940:	0801a12c 	.word	0x0801a12c
 8000944:	24000920 	.word	0x24000920
 8000948:	0801a160 	.word	0x0801a160
 800094c:	24000c68 	.word	0x24000c68
 8000950:	240001bc 	.word	0x240001bc
 8000954:	240004c4 	.word	0x240004c4
 8000958:	0801a168 	.word	0x0801a168
 800095c:	0801a18c 	.word	0x0801a18c
 8000960:	0801a194 	.word	0x0801a194
 8000964:	0801a1a0 	.word	0x0801a1a0
 8000968:	0801a1cc 	.word	0x0801a1cc
 800096c:	0801a1f4 	.word	0x0801a1f4

08000970 <APP_Task>:

void APP_Task(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
    /* Keyboard events are queued by timer scan. Here we just consume one event. */
    char key = KEYBOARD_GetKey();
 8000976:	f001 f833 	bl	80019e0 <KEYBOARD_GetKey>
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]

    /* Run protocol/manager tasks (non-blocking) */
    PumpMgr_Task(&s_mgr);
 800097e:	4808      	ldr	r0, [pc, #32]	@ (80009a0 <APP_Task+0x30>)
 8000980:	f001 ff44 	bl	800280c <PumpMgr_Task>

    /* Settings async write task (non-blocking) */
    Settings_Task(&s_settings);
 8000984:	4807      	ldr	r0, [pc, #28]	@ (80009a4 <APP_Task+0x34>)
 8000986:	f003 fea8 	bl	80046da <Settings_Task>

    /* UI */
    UI_Task(&s_ui, key);
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	4619      	mov	r1, r3
 800098e:	4806      	ldr	r0, [pc, #24]	@ (80009a8 <APP_Task+0x38>)
 8000990:	f005 fb4a 	bl	8006028 <UI_Task>

    /* USB CDC logger flush */
    CDC_LOG_Task();
 8000994:	f000 f90c 	bl	8000bb0 <CDC_LOG_Task>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	240001bc 	.word	0x240001bc
 80009a4:	24000514 	.word	0x24000514
 80009a8:	240004c4 	.word	0x240004c4

080009ac <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d303      	bcc.n	80009c6 <ring_used+0x1a>
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	e004      	b.n	80009d0 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 80009e6:	6839      	ldr	r1, [r7, #0]
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ffdf 	bl	80009ac <ring_used>
 80009ee:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d901      	bls.n	80009fe <ring_free+0x22>
 80009fa:	2300      	movs	r3, #0
 80009fc:	e003      	b.n	8000a06 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000a04:	1a9b      	subs	r3, r3, r2
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	@ 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000a1a:	88fb      	ldrh	r3, [r7, #6]
 8000a1c:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d02a      	beq.n	8000a7a <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	331f      	adds	r3, #31
 8000a28:	f023 031f 	bic.w	r3, r3, #31
 8000a2c:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	4a16      	ldr	r2, [pc, #88]	@ (8000a8c <dcache_clean_txpkt+0x7c>)
 8000a32:	61ba      	str	r2, [r7, #24]
 8000a34:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	dd20      	ble.n	8000a7e <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	f003 021f 	and.w	r2, r3, #31
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	4413      	add	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a4c:	f3bf 8f4f 	dsb	sy
}
 8000a50:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a52:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <dcache_clean_txpkt+0x80>)
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	3320      	adds	r3, #32
 8000a5e:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	3b20      	subs	r3, #32
 8000a64:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dcf2      	bgt.n	8000a52 <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a6c:	f3bf 8f4f 	dsb	sy
}
 8000a70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a72:	f3bf 8f6f 	isb	sy
}
 8000a76:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000a78:	e001      	b.n	8000a7e <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 8000a7a:	bf00      	nop
 8000a7c:	e000      	b.n	8000a80 <dcache_clean_txpkt+0x70>
 8000a7e:	bf00      	nop
#else
    (void)len;
#endif
}
 8000a80:	3724      	adds	r7, #36	@ 0x24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	24001c80 	.word	0x24001c80
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <CDC_LOG_Init+0x34>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <CDC_LOG_Init+0x38>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000aa8:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <CDC_LOG_Init+0x3c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000aae:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <CDC_LOG_Init+0x40>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <CDC_LOG_Init+0x44>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000aba:	b662      	cpsie	i
}
 8000abc:	bf00      	nop
    __enable_irq();
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	24001c70 	.word	0x24001c70
 8000acc:	24001c74 	.word	0x24001c74
 8000ad0:	24001c78 	.word	0x24001c78
 8000ad4:	24001c7c 	.word	0x24001c7c
 8000ad8:	24001cc0 	.word	0x24001cc0

08000adc <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d03f      	beq.n	8000b6a <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff fbf8 	bl	80002e0 <strlen>
 8000af0:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d03a      	beq.n	8000b6e <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b78 <CDC_LOG_Push+0x9c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000b02:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <CDC_LOG_Push+0xa0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000b08:	68b9      	ldr	r1, [r7, #8]
 8000b0a:	6978      	ldr	r0, [r7, #20]
 8000b0c:	f7ff ff66 	bl	80009dc <ring_free>
 8000b10:	4602      	mov	r2, r0
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d907      	bls.n	8000b28 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <CDC_LOG_Push+0xa4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	4a18      	ldr	r2, [pc, #96]	@ (8000b80 <CDC_LOG_Push+0xa4>)
 8000b20:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b22:	b662      	cpsie	i
}
 8000b24:	bf00      	nop
        __enable_irq();
        return;
 8000b26:	e023      	b.n	8000b70 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	e014      	b.n	8000b58 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	4413      	add	r3, r2
 8000b34:	7819      	ldrb	r1, [r3, #0]
 8000b36:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <CDC_LOG_Push+0xa8>)
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	701a      	strb	r2, [r3, #0]
        head++;
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b4c:	d301      	bcc.n	8000b52 <CDC_LOG_Push+0x76>
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	3301      	adds	r3, #1
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d3e6      	bcc.n	8000b2e <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000b60:	4a05      	ldr	r2, [pc, #20]	@ (8000b78 <CDC_LOG_Push+0x9c>)
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b66:	b662      	cpsie	i
}
 8000b68:	e002      	b.n	8000b70 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000b6a:	bf00      	nop
 8000b6c:	e000      	b.n	8000b70 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000b6e:	bf00      	nop
    __enable_irq();
}
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	24001c70 	.word	0x24001c70
 8000b7c:	24001c74 	.word	0x24001c74
 8000b80:	24001c7c 	.word	0x24001c7c
 8000b84:	24000c70 	.word	0x24000c70

08000b88 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d006      	beq.n	8000ba4 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffa0 	bl	8000adc <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b9c:	4803      	ldr	r0, [pc, #12]	@ (8000bac <CDC_Log+0x24>)
 8000b9e:	f7ff ff9d 	bl	8000adc <CDC_LOG_Push>
 8000ba2:	e000      	b.n	8000ba6 <CDC_Log+0x1e>
        return;
 8000ba4:	bf00      	nop
}
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	0801a21c 	.word	0x0801a21c

08000bb0 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c74 <CDC_LOG_Task+0xc4>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d152      	bne.n	8000c66 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c78 <CDC_LOG_Task+0xc8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000bca:	4b2c      	ldr	r3, [pc, #176]	@ (8000c7c <CDC_LOG_Task+0xcc>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bd0:	b662      	cpsie	i
}
 8000bd2:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000bd4:	68b9      	ldr	r1, [r7, #8]
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f7ff fee8 	bl	80009ac <ring_used>
 8000bdc:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d042      	beq.n	8000c6a <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b40      	cmp	r3, #64	@ 0x40
 8000be8:	d802      	bhi.n	8000bf0 <CDC_LOG_Task+0x40>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	e000      	b.n	8000bf2 <CDC_LOG_Task+0x42>
 8000bf0:	2340      	movs	r3, #64	@ 0x40
 8000bf2:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	827b      	strh	r3, [r7, #18]
 8000bfc:	e012      	b.n	8000c24 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000bfe:	8a7b      	ldrh	r3, [r7, #18]
 8000c00:	491f      	ldr	r1, [pc, #124]	@ (8000c80 <CDC_LOG_Task+0xd0>)
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	440a      	add	r2, r1
 8000c06:	7811      	ldrb	r1, [r2, #0]
 8000c08:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <CDC_LOG_Task+0xd4>)
 8000c0a:	54d1      	strb	r1, [r2, r3]
        t++;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c18:	d301      	bcc.n	8000c1e <CDC_LOG_Task+0x6e>
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000c1e:	8a7b      	ldrh	r3, [r7, #18]
 8000c20:	3301      	adds	r3, #1
 8000c22:	827b      	strh	r3, [r7, #18]
 8000c24:	8a7a      	ldrh	r2, [r7, #18]
 8000c26:	887b      	ldrh	r3, [r7, #2]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d3e8      	bcc.n	8000bfe <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000c2c:	4a16      	ldr	r2, [pc, #88]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c2e:	887b      	ldrh	r3, [r7, #2]
 8000c30:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff feea 	bl	8000a10 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000c3c:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	4810      	ldr	r0, [pc, #64]	@ (8000c84 <CDC_LOG_Task+0xd4>)
 8000c44:	f018 f8e6 	bl	8018e14 <CDC_Transmit_FS>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000c4c:	787b      	ldrb	r3, [r7, #1]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c52:	b672      	cpsid	i
}
 8000c54:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000c56:	4a09      	ldr	r2, [pc, #36]	@ (8000c7c <CDC_LOG_Task+0xcc>)
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <CDC_LOG_Task+0xc4>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c62:	b662      	cpsie	i
}
 8000c64:	e002      	b.n	8000c6c <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000c66:	bf00      	nop
 8000c68:	e000      	b.n	8000c6c <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000c6a:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	24001c78 	.word	0x24001c78
 8000c78:	24001c70 	.word	0x24001c70
 8000c7c:	24001c74 	.word	0x24001c74
 8000c80:	24000c70 	.word	0x24000c70
 8000c84:	24001c80 	.word	0x24001c80
 8000c88:	24001cc0 	.word	0x24001cc0

08000c8c <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000c90:	4b03      	ldr	r3, [pc, #12]	@ (8000ca0 <CDC_LOG_TxCpltCallback+0x14>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	24001c78 	.word	0x24001c78

08000ca4 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d034      	beq.n	8000d1c <gkl_register_link+0x78>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d030      	beq.n	8000d1c <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73fb      	strb	r3, [r7, #15]
 8000cbe:	e018      	b.n	8000cf2 <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d028      	beq.n	8000d20 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	4a17      	ldr	r2, [pc, #92]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d008      	beq.n	8000cec <gkl_register_link+0x48>
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	4a14      	ldr	r2, [pc, #80]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d01b      	beq.n	8000d24 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	4b10      	ldr	r3, [pc, #64]	@ (8000d34 <gkl_register_link+0x90>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	7bfa      	ldrb	r2, [r7, #15]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d3e1      	bcc.n	8000cc0 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <gkl_register_link+0x90>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d810      	bhi.n	8000d26 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000d04:	4b0b      	ldr	r3, [pc, #44]	@ (8000d34 <gkl_register_link+0x90>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	1c5a      	adds	r2, r3, #1
 8000d0a:	b2d1      	uxtb	r1, r2
 8000d0c:	4a09      	ldr	r2, [pc, #36]	@ (8000d34 <gkl_register_link+0x90>)
 8000d0e:	7011      	strb	r1, [r2, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	4a07      	ldr	r2, [pc, #28]	@ (8000d30 <gkl_register_link+0x8c>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000d1a:	e004      	b.n	8000d26 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000d1c:	bf00      	nop
 8000d1e:	e002      	b.n	8000d26 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000d20:	bf00      	nop
 8000d22:	e000      	b.n	8000d26 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000d24:	bf00      	nop
    }
}
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	24001cc4 	.word	0x24001cc4
 8000d34:	24001cd4 	.word	0x24001cd4

08000d38 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <gkl_find_by_huart+0x12>
 8000d46:	2300      	movs	r3, #0
 8000d48:	e01e      	b.n	8000d88 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e015      	b.n	8000d7c <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000d50:	7bfb      	ldrb	r3, [r7, #15]
 8000d52:	4a10      	ldr	r2, [pc, #64]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00c      	beq.n	8000d76 <gkl_find_by_huart+0x3e>
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d104      	bne.n	8000d76 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d74:	e008      	b.n	8000d88 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	73fb      	strb	r3, [r7, #15]
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <gkl_find_by_huart+0x60>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	7bfa      	ldrb	r2, [r7, #15]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d3e4      	bcc.n	8000d50 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000d86:	2300      	movs	r3, #0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3714      	adds	r7, #20
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	24001cc4 	.word	0x24001cc4
 8000d98:	24001cd4 	.word	0x24001cd4

08000d9c <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	3301      	adds	r3, #1
 8000db2:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dba:	d301      	bcc.n	8000dc0 <gkl_raw_rx_push+0x24>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	89fa      	ldrh	r2, [r7, #14]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d104      	bne.n	8000dd8 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000dd6:	e00d      	b.n	8000df4 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	78fa      	ldrb	r2, [r7, #3]
 8000de8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	89fa      	ldrh	r2, [r7, #14]
 8000df0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b08b      	sub	sp, #44	@ 0x2c
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d039      	beq.n	8000e84 <dcache_clean_by_addr+0x84>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d036      	beq.n	8000e84 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e24:	f023 031f 	bic.w	r3, r3, #31
 8000e28:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	331f      	adds	r3, #31
 8000e2e:	f023 031f 	bic.w	r3, r3, #31
 8000e32:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	69b9      	ldr	r1, [r7, #24]
 8000e38:	69fa      	ldr	r2, [r7, #28]
 8000e3a:	1a8a      	subs	r2, r1, r2
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	dd20      	ble.n	8000e88 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f003 021f 	and.w	r2, r3, #31
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	4413      	add	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e56:	f3bf 8f4f 	dsb	sy
}
 8000e5a:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <dcache_clean_by_addr+0x94>)
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	3320      	adds	r3, #32
 8000e68:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3b20      	subs	r3, #32
 8000e6e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	dcf2      	bgt.n	8000e5c <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e76:	f3bf 8f4f 	dsb	sy
}
 8000e7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e7c:	f3bf 8f6f 	isb	sy
}
 8000e80:	bf00      	nop
}
 8000e82:	e001      	b.n	8000e88 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000e84:	bf00      	nop
 8000e86:	e000      	b.n	8000e8a <dcache_clean_by_addr+0x8a>
 8000e88:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000e8a:	372c      	adds	r7, #44	@ 0x2c
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d002      	beq.n	8000eb0 <gkl_checksum_xor+0x18>
 8000eaa:	78fb      	ldrb	r3, [r7, #3]
 8000eac:	2b04      	cmp	r3, #4
 8000eae:	d801      	bhi.n	8000eb4 <gkl_checksum_xor+0x1c>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e015      	b.n	8000ee0 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000eb8:	2301      	movs	r3, #1
 8000eba:	73bb      	strb	r3, [r7, #14]
 8000ebc:	e009      	b.n	8000ed2 <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781a      	ldrb	r2, [r3, #0]
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	4053      	eors	r3, r2
 8000eca:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000ecc:	7bbb      	ldrb	r3, [r7, #14]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	73bb      	strb	r3, [r7, #14]
 8000ed2:	78fb      	ldrb	r3, [r7, #3]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	7bba      	ldrb	r2, [r7, #14]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d3ef      	bcc.n	8000ebe <gkl_checksum_xor+0x26>
    }
    return x;
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	3b43      	subs	r3, #67	@ 0x43
 8000efa:	2b17      	cmp	r3, #23
 8000efc:	d840      	bhi.n	8000f80 <gkl_resp_data_len_for_cmd+0x94>
 8000efe:	a201      	add	r2, pc, #4	@ (adr r2, 8000f04 <gkl_resp_data_len_for_cmd+0x18>)
 8000f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f04:	08000f75 	.word	0x08000f75
 8000f08:	08000f7d 	.word	0x08000f7d
 8000f0c:	08000f81 	.word	0x08000f81
 8000f10:	08000f81 	.word	0x08000f81
 8000f14:	08000f81 	.word	0x08000f81
 8000f18:	08000f81 	.word	0x08000f81
 8000f1c:	08000f81 	.word	0x08000f81
 8000f20:	08000f81 	.word	0x08000f81
 8000f24:	08000f81 	.word	0x08000f81
 8000f28:	08000f69 	.word	0x08000f69
 8000f2c:	08000f81 	.word	0x08000f81
 8000f30:	08000f81 	.word	0x08000f81
 8000f34:	08000f81 	.word	0x08000f81
 8000f38:	08000f81 	.word	0x08000f81
 8000f3c:	08000f81 	.word	0x08000f81
 8000f40:	08000f6d 	.word	0x08000f6d
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f81 	.word	0x08000f81
 8000f50:	08000f81 	.word	0x08000f81
 8000f54:	08000f81 	.word	0x08000f81
 8000f58:	08000f81 	.word	0x08000f81
 8000f5c:	08000f81 	.word	0x08000f81
 8000f60:	08000f79 	.word	0x08000f79
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000f64:	2302      	movs	r3, #2
 8000f66:	e00c      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000f68:	230a      	movs	r3, #10
 8000f6a:	e00a      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000f6c:	230a      	movs	r3, #10
 8000f6e:	e008      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000f70:	2316      	movs	r3, #22
 8000f72:	e006      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000f74:	230b      	movs	r3, #11
 8000f76:	e004      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000f78:	2306      	movs	r3, #6
 8000f7a:	e002      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	e000      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000f80:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d013      	beq.n	8000fc6 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	333d      	adds	r3, #61	@ 0x3d
 8000fba:	221b      	movs	r2, #27
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f018 fbee 	bl	80197a0 <memset>
 8000fc4:	e000      	b.n	8000fc8 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000fc6:	bf00      	nop
}
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d015      	beq.n	800100c <gkl_fail+0x3e>
    link->last_error = err;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	799b      	ldrb	r3, [r3, #6]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2bff      	cmp	r3, #255	@ 0xff
 8000fee:	d006      	beq.n	8000ffe <gkl_fail+0x30>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	799b      	ldrb	r3, [r3, #6]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2204      	movs	r2, #4
 8001002:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ffc3 	bl	8000f90 <gkl_rx_reset>
 800100a:	e000      	b.n	800100e <gkl_fail+0x40>
    if (link == NULL) return;
 800100c:	bf00      	nop
}
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d006      	beq.n	8001030 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	719a      	strb	r2, [r3, #6]
 800102e:	e000      	b.n	8001032 <gkl_success+0x1e>
    if (link == NULL) return;
 8001030:	bf00      	nop
}
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 8086 	beq.w	8001158 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8082 	beq.w	800115c <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800105e:	b2da      	uxtb	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001066:	429a      	cmp	r2, r3
 8001068:	d37a      	bcc.n	8001160 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001070:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001078:	2b02      	cmp	r3, #2
 800107a:	d004      	beq.n	8001086 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 800107c:	2107      	movs	r1, #7
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ffa5 	bl	8000fce <gkl_fail>
        return;
 8001084:	e06d      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	333d      	adds	r3, #61	@ 0x3d
 800108a:	7bfa      	ldrb	r2, [r7, #15]
 800108c:	4611      	mov	r1, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ff02 	bl	8000e98 <gkl_checksum_xor>
 8001094:	4603      	mov	r3, r0
 8001096:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	3b01      	subs	r3, #1
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	4413      	add	r3, r2
 80010a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010a4:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 80010a6:	7bba      	ldrb	r2, [r7, #14]
 80010a8:	7b7b      	ldrb	r3, [r7, #13]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d004      	beq.n	80010b8 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 80010ae:	2106      	movs	r1, #6
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff8c 	bl	8000fce <gkl_fail>
        return;
 80010b6:	e054      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00d      	beq.n	80010e0 <gkl_try_finalize_frame_if_complete+0xa4>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d004      	beq.n	80010e0 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 80010d6:	2107      	movs	r1, #7
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff78 	bl	8000fce <gkl_fail>
        return;
 80010de:	e040      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7b7a      	ldrb	r2, [r7, #13]
 8001108:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	3b05      	subs	r3, #5
 8001110:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7b3a      	ldrb	r2, [r7, #12]
 8001116:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 800111a:	7b3b      	ldrb	r3, [r7, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d008      	beq.n	8001132 <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3341      	adds	r3, #65	@ 0x41
 800112a:	7b3a      	ldrb	r2, [r7, #12]
 800112c:	4619      	mov	r1, r3
 800112e:	f018 fb7f 	bl	8019830 <memcpy>
    }

    link->resp_ready = 1u;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2201      	movs	r2, #1
 8001136:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2203      	movs	r2, #3
 800113e:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ff62 	bl	8001014 <gkl_success>
    gkl_rx_reset(link);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff1d 	bl	8000f90 <gkl_rx_reset>
 8001156:	e004      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 8001158:	bf00      	nop
 800115a:	e002      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 800115c:	bf00      	nop
 800115e:	e000      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 8001160:	bf00      	nop
}
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d04e      	beq.n	8001216 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001178:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800117c:	2100      	movs	r1, #0
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f018 fb0e 	bl	80197a0 <memset>
    link->huart = huart;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fecd 	bl	8000f90 <gkl_rx_reset>

    gkl_register_link(link);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fd54 	bl	8000ca4 <gkl_register_link>

    if (link->huart != NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d009      	beq.n	8001218 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	333c      	adds	r3, #60	@ 0x3c
 800120c:	2201      	movs	r2, #1
 800120e:	4619      	mov	r1, r3
 8001210:	f011 fd36 	bl	8012c80 <HAL_UART_Receive_IT>
 8001214:	e000      	b.n	8001218 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001216:	bf00      	nop
    }
}
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800121e:	b590      	push	{r4, r7, lr}
 8001220:	b085      	sub	sp, #20
 8001222:	af00      	add	r7, sp, #0
 8001224:	603b      	str	r3, [r7, #0]
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	460b      	mov	r3, r1
 800122c:	71bb      	strb	r3, [r7, #6]
 800122e:	4613      	mov	r3, r2
 8001230:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 8001232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <GKL_BuildFrame+0x20>
 8001238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <GKL_BuildFrame+0x24>
 800123e:	2304      	movs	r3, #4
 8001240:	e055      	b.n	80012ee <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001242:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001246:	2b16      	cmp	r3, #22
 8001248:	d901      	bls.n	800124e <GKL_BuildFrame+0x30>
 800124a:	2304      	movs	r3, #4
 800124c:	e04f      	b.n	80012ee <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	73fa      	strb	r2, [r7, #15]
 8001258:	461a      	mov	r2, r3
 800125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125c:	4413      	add	r3, r2
 800125e:	2202      	movs	r2, #2
 8001260:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	73fa      	strb	r2, [r7, #15]
 8001268:	461a      	mov	r2, r3
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	4413      	add	r3, r2
 800126e:	79fa      	ldrb	r2, [r7, #7]
 8001270:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	73fa      	strb	r2, [r7, #15]
 8001278:	461a      	mov	r2, r3
 800127a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127c:	4413      	add	r3, r2
 800127e:	79ba      	ldrb	r2, [r7, #6]
 8001280:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	73fa      	strb	r2, [r7, #15]
 8001288:	461a      	mov	r2, r3
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	4413      	add	r3, r2
 800128e:	797a      	ldrb	r2, [r7, #5]
 8001290:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 8001292:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d012      	beq.n	80012c0 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d101      	bne.n	80012a4 <GKL_BuildFrame+0x86>
 80012a0:	2304      	movs	r3, #4
 80012a2:	e024      	b.n	80012ee <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a8:	4413      	add	r3, r2
 80012aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012ae:	6839      	ldr	r1, [r7, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f018 fabd 	bl	8019830 <memcpy>
        idx = (uint8_t)(idx + data_len);
 80012b6:	7bfa      	ldrb	r2, [r7, #15]
 80012b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012bc:	4413      	add	r3, r2
 80012be:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	73fa      	strb	r2, [r7, #15]
 80012c6:	461a      	mov	r2, r3
 80012c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ca:	4413      	add	r3, r2
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012d6:	18d4      	adds	r4, r2, r3
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	4619      	mov	r1, r3
 80012dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012de:	f7ff fddb 	bl	8000e98 <gkl_checksum_xor>
 80012e2:	4603      	mov	r3, r0
 80012e4:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 80012e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012e8:	7bfa      	ldrb	r2, [r7, #15]
 80012ea:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}

080012f6 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 80012f6:	b590      	push	{r4, r7, lr}
 80012f8:	b089      	sub	sp, #36	@ 0x24
 80012fa:	af04      	add	r7, sp, #16
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	4608      	mov	r0, r1
 8001300:	4611      	mov	r1, r2
 8001302:	461a      	mov	r2, r3
 8001304:	4603      	mov	r3, r0
 8001306:	70fb      	strb	r3, [r7, #3]
 8001308:	460b      	mov	r3, r1
 800130a:	70bb      	strb	r3, [r7, #2]
 800130c:	4613      	mov	r3, r2
 800130e:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <GKL_Send+0x28>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <GKL_Send+0x2c>
 800131e:	2304      	movs	r3, #4
 8001320:	e094      	b.n	800144c <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001322:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001326:	2b16      	cmp	r3, #22
 8001328:	d901      	bls.n	800132e <GKL_Send+0x38>
 800132a:	2304      	movs	r3, #4
 800132c:	e08e      	b.n	800144c <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	791b      	ldrb	r3, [r3, #4]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <GKL_Send+0x5a>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	791b      	ldrb	r3, [r3, #4]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b03      	cmp	r3, #3
 8001340:	d006      	beq.n	8001350 <GKL_Send+0x5a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	791b      	ldrb	r3, [r3, #4]
 8001346:	b2db      	uxtb	r3, r3
 8001348:	2b04      	cmp	r3, #4
 800134a:	d001      	beq.n	8001350 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 800134c:	2303      	movs	r3, #3
 800134e:	e07d      	b.n	800144c <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3365      	adds	r3, #101	@ 0x65
 800135c:	221b      	movs	r2, #27
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f018 fa1d 	bl	80197a0 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff fe12 	bl	8000f90 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800138a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 800138e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fdaa 	bl	8000eec <gkl_resp_data_len_for_cmd>
 8001398:	4603      	mov	r3, r0
 800139a:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2bff      	cmp	r3, #255	@ 0xff
 80013a0:	d006      	beq.n	80013b0 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	3305      	adds	r3, #5
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80013ae:	e003      	b.n	80013b8 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 80013b8:	2300      	movs	r3, #0
 80013ba:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3320      	adds	r3, #32
 80013c0:	787c      	ldrb	r4, [r7, #1]
 80013c2:	78b9      	ldrb	r1, [r7, #2]
 80013c4:	78f8      	ldrb	r0, [r7, #3]
 80013c6:	f107 020d 	add.w	r2, r7, #13
 80013ca:	9202      	str	r2, [sp, #8]
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	4622      	mov	r2, r4
 80013d8:	f7ff ff21 	bl	800121e <GKL_BuildFrame>
 80013dc:	4603      	mov	r3, r0
 80013de:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 80013e0:	7bbb      	ldrb	r3, [r7, #14]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <GKL_Send+0xf4>
 80013e6:	7bbb      	ldrb	r3, [r7, #14]
 80013e8:	e030      	b.n	800144c <GKL_Send+0x156>
    link->tx_len = out_len;
 80013ea:	7b7a      	ldrb	r2, [r7, #13]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f103 0220 	add.w	r2, r3, #32
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80013fe:	4619      	mov	r1, r3
 8001400:	4610      	mov	r0, r2
 8001402:	f7ff fcfd 	bl	8000e00 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f103 0120 	add.w	r1, r3, #32
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001416:	461a      	mov	r2, r3
 8001418:	f011 fc7e 	bl	8012d18 <HAL_UART_Transmit_DMA>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d010      	beq.n	8001444 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2208      	movs	r2, #8
 8001426:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	799b      	ldrb	r3, [r3, #6]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2bff      	cmp	r3, #255	@ 0xff
 8001430:	d006      	beq.n	8001440 <GKL_Send+0x14a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	799b      	ldrb	r3, [r3, #6]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	3301      	adds	r3, #1
 800143a:	b2da      	uxtb	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 8001440:	2308      	movs	r3, #8
 8001442:	e003      	b.n	800144c <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2201      	movs	r2, #1
 8001448:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bd90      	pop	{r4, r7, pc}

08001454 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <GKL_HasResponse+0x12>
 8001462:	2300      	movs	r3, #0
 8001464:	e008      	b.n	8001478 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	bf14      	ite	ne
 8001472:	2301      	movne	r3, #1
 8001474:	2300      	moveq	r3, #0
 8001476:	b2db      	uxtb	r3, r3
}
 8001478:	4618      	mov	r0, r3
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 8001484:	b4b0      	push	{r4, r5, r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <GKL_GetResponse+0x16>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <GKL_GetResponse+0x1a>
 800149a:	2300      	movs	r3, #0
 800149c:	e026      	b.n	80014ec <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <GKL_GetResponse+0x2a>
 80014aa:	2300      	movs	r3, #0
 80014ac:	e01e      	b.n	80014ec <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 80014ae:	b672      	cpsid	i
}
 80014b0:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 80014b2:	683a      	ldr	r2, [r7, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3365      	adds	r3, #101	@ 0x65
 80014b8:	6818      	ldr	r0, [r3, #0]
 80014ba:	6859      	ldr	r1, [r3, #4]
 80014bc:	689d      	ldr	r5, [r3, #8]
 80014be:	68dc      	ldr	r4, [r3, #12]
 80014c0:	6010      	str	r0, [r2, #0]
 80014c2:	6051      	str	r1, [r2, #4]
 80014c4:	6095      	str	r5, [r2, #8]
 80014c6:	60d4      	str	r4, [r2, #12]
 80014c8:	6918      	ldr	r0, [r3, #16]
 80014ca:	6959      	ldr	r1, [r3, #20]
 80014cc:	6110      	str	r0, [r2, #16]
 80014ce:	6151      	str	r1, [r2, #20]
 80014d0:	8b19      	ldrh	r1, [r3, #24]
 80014d2:	7e9b      	ldrb	r3, [r3, #26]
 80014d4:	8311      	strh	r1, [r2, #24]
 80014d6:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80014e6:	b662      	cpsie	i
}
 80014e8:	bf00      	nop
    __enable_irq();

    return true;
 80014ea:	2301      	movs	r3, #1
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bcb0      	pop	{r4, r5, r7}
 80014f4:	4770      	bx	lr

080014f6 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 80014f6:	b490      	push	{r4, r7}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 8001500:	2300      	movs	r3, #0
 8001502:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001504:	2304      	movs	r3, #4
 8001506:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001508:	2304      	movs	r3, #4
 800150a:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 8001510:	2300      	movs	r3, #0
 8001512:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001514:	2300      	movs	r3, #0
 8001516:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d107      	bne.n	8001536 <GKL_GetStats+0x40>
    {
        return st;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	461c      	mov	r4, r3
 800152a:	f107 0308 	add.w	r3, r7, #8
 800152e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001534:	e027      	b.n	8001586 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	799b      	ldrb	r3, [r3, #6]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	795b      	ldrb	r3, [r3, #5]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	791b      	ldrb	r3, [r3, #4]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001554:	b2db      	uxtb	r3, r3
 8001556:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 800155e:	b2db      	uxtb	r3, r3
 8001560:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001568:	b2db      	uxtb	r3, r3
 800156a:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001570:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001576:	617b      	str	r3, [r7, #20]
    return st;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	461c      	mov	r4, r3
 800157c:	f107 0308 	add.w	r3, r7, #8
 8001580:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001582:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bc90      	pop	{r4, r7}
 800158e:	4770      	bx	lr

08001590 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d02f      	beq.n	80015fe <GKL_Task+0x6e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d02b      	beq.n	80015fe <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 80015a6:	f006 f81b 	bl	80075e0 <HAL_GetTick>
 80015aa:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d009      	beq.n	80015cc <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b0a      	cmp	r3, #10
 80015c4:	d902      	bls.n	80015cc <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fce2 	bl	8000f90 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	791b      	ldrb	r3, [r3, #4]
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d10a      	bne.n	80015ec <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2bc8      	cmp	r3, #200	@ 0xc8
 80015e2:	d903      	bls.n	80015ec <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 80015e4:	2105      	movs	r1, #5
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fcf1 	bl	8000fce <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	791b      	ldrb	r3, [r3, #4]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d104      	bne.n	8001600 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	711a      	strb	r2, [r3, #4]
 80015fc:	e000      	b.n	8001600 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 80015fe:	bf00      	nop
    }
}
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff fb92 	bl	8000d38 <gkl_find_by_huart>
 8001614:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d009      	beq.n	8001630 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 800161c:	f005 ffe0 	bl	80075e0 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2202      	movs	r2, #2
 800162c:	711a      	strb	r2, [r3, #4]
 800162e:	e000      	b.n	8001632 <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 8001630:	bf00      	nop
}
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fb79 	bl	8000d38 <gkl_find_by_huart>
 8001646:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d04d      	beq.n	80016ea <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 800164e:	f005 ffc7 	bl	80075e0 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800165a:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	4619      	mov	r1, r3
 8001660:	6978      	ldr	r0, [r7, #20]
 8001662:	f7ff fb9b 	bl	8000d9c <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	2201      	movs	r2, #1
 8001672:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	7bfa      	ldrb	r2, [r7, #15]
 800167a:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001682:	1c5a      	adds	r2, r3, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d102      	bne.n	800169a <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b02      	cmp	r3, #2
 8001698:	d11d      	bne.n	80016d6 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b1a      	cmp	r3, #26
 80016a4:	d812      	bhi.n	80016cc <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	b2d1      	uxtb	r1, r2
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 80016b8:	461a      	mov	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	4413      	add	r3, r2
 80016be:	7bfa      	ldrb	r2, [r7, #15]
 80016c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 80016c4:	6978      	ldr	r0, [r7, #20]
 80016c6:	f7ff fcb9 	bl	800103c <gkl_try_finalize_frame_if_complete>
 80016ca:	e005      	b.n	80016d8 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 80016cc:	2107      	movs	r1, #7
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff fc7d 	bl	8000fce <gkl_fail>
        goto rearm;
 80016d4:	e000      	b.n	80016d8 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 80016d6:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	333c      	adds	r3, #60	@ 0x3c
 80016e0:	2201      	movs	r2, #1
 80016e2:	4619      	mov	r1, r3
 80016e4:	f011 facc 	bl	8012c80 <HAL_UART_Receive_IT>
 80016e8:	e000      	b.n	80016ec <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 80016ea:	bf00      	nop
}
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b084      	sub	sp, #16
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff fb1c 	bl	8000d38 <gkl_find_by_huart>
 8001700:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d04b      	beq.n	80017a0 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 0320 	and.w	r3, r3, #32
 8001726:	2b00      	cmp	r3, #0
 8001728:	d008      	beq.n	800173c <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001730:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 8001732:	7afb      	ldrb	r3, [r7, #11]
 8001734:	4619      	mov	r1, r3
 8001736:	68f8      	ldr	r0, [r7, #12]
 8001738:	f7ff fb30 	bl	8000d9c <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2208      	movs	r2, #8
 8001742:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2202      	movs	r2, #2
 800174a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2204      	movs	r2, #4
 8001752:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2201      	movs	r2, #1
 800175a:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2208      	movs	r2, #8
 8001768:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	799b      	ldrb	r3, [r3, #6]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2bff      	cmp	r3, #255	@ 0xff
 8001772:	d006      	beq.n	8001782 <GKL_Global_UART_ErrorCallback+0x90>
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	799b      	ldrb	r3, [r3, #6]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	3301      	adds	r3, #1
 800177c:	b2da      	uxtb	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f7ff fc04 	bl	8000f90 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f011 fb45 	bl	8012e18 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6818      	ldr	r0, [r3, #0]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	333c      	adds	r3, #60	@ 0x3c
 8001796:	2201      	movs	r2, #1
 8001798:	4619      	mov	r1, r3
 800179a:	f011 fa71 	bl	8012c80 <HAL_UART_Receive_IT>
 800179e:	e000      	b.n	80017a2 <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 80017a0:	bf00      	nop
}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <GKL_RawRxDrain>:

/* ===================== Debug/diagnostics helpers ===================== */

uint16_t GKL_RawRxDrain(GKL_Link *link, uint8_t *out, uint16_t max_len)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b087      	sub	sp, #28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	4613      	mov	r3, r2
 80017b4:	80fb      	strh	r3, [r7, #6]
    if (link == NULL || out == NULL || max_len == 0u) return 0u;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <GKL_RawRxDrain+0x20>
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <GKL_RawRxDrain+0x20>
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <GKL_RawRxDrain+0x24>
 80017c8:	2300      	movs	r3, #0
 80017ca:	e02c      	b.n	8001826 <GKL_RawRxDrain+0x7e>
    uint16_t n = 0u;
 80017cc:	2300      	movs	r3, #0
 80017ce:	82fb      	strh	r3, [r7, #22]
    uint16_t tail = (uint16_t)link->raw_rx_tail;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 80017d6:	82bb      	strh	r3, [r7, #20]
    uint16_t head = (uint16_t)link->raw_rx_head;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80017de:	827b      	strh	r3, [r7, #18]

    while ((tail != head) && (n < max_len))
 80017e0:	e014      	b.n	800180c <GKL_RawRxDrain+0x64>
    {
        out[n++] = link->raw_rx_log[tail];
 80017e2:	8aba      	ldrh	r2, [r7, #20]
 80017e4:	8afb      	ldrh	r3, [r7, #22]
 80017e6:	1c59      	adds	r1, r3, #1
 80017e8:	82f9      	strh	r1, [r7, #22]
 80017ea:	4619      	mov	r1, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	440b      	add	r3, r1
 80017f0:	68f9      	ldr	r1, [r7, #12]
 80017f2:	440a      	add	r2, r1
 80017f4:	f892 2089 	ldrb.w	r2, [r2, #137]	@ 0x89
 80017f8:	701a      	strb	r2, [r3, #0]
        tail++;
 80017fa:	8abb      	ldrh	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	82bb      	strh	r3, [r7, #20]
        if (tail >= (uint16_t)GKL_RAW_RX_LOG_SIZE) tail = 0u;
 8001800:	8abb      	ldrh	r3, [r7, #20]
 8001802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001806:	d301      	bcc.n	800180c <GKL_RawRxDrain+0x64>
 8001808:	2300      	movs	r3, #0
 800180a:	82bb      	strh	r3, [r7, #20]
    while ((tail != head) && (n < max_len))
 800180c:	8aba      	ldrh	r2, [r7, #20]
 800180e:	8a7b      	ldrh	r3, [r7, #18]
 8001810:	429a      	cmp	r2, r3
 8001812:	d003      	beq.n	800181c <GKL_RawRxDrain+0x74>
 8001814:	8afa      	ldrh	r2, [r7, #22]
 8001816:	88fb      	ldrh	r3, [r7, #6]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3e2      	bcc.n	80017e2 <GKL_RawRxDrain+0x3a>
    }

    link->raw_rx_tail = tail;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	8aba      	ldrh	r2, [r7, #20]
 8001820:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    return n;
 8001824:	8afb      	ldrh	r3, [r7, #22]
}
 8001826:	4618      	mov	r0, r3
 8001828:	371c      	adds	r7, #28
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <GKL_GetAndClearUartError>:

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d002      	beq.n	8001848 <GKL_GetAndClearUartError+0x16>
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d101      	bne.n	800184c <GKL_GetAndClearUartError+0x1a>
 8001848:	2300      	movs	r3, #0
 800184a:	e011      	b.n	8001870 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d101      	bne.n	800185c <GKL_GetAndClearUartError+0x2a>
 8001858:	2300      	movs	r3, #0
 800185a:	e009      	b.n	8001870 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
 8001886:	e00e      	b.n	80018a6 <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	4a0b      	ldr	r2, [pc, #44]	@ (80018b8 <KEYBOARD_Init+0x3c>)
 800188c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	4a0a      	ldr	r2, [pc, #40]	@ (80018bc <KEYBOARD_Init+0x40>)
 8001894:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001898:	2201      	movs	r2, #1
 800189a:	4619      	mov	r1, r3
 800189c:	f009 f882 	bl	800a9a4 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	3301      	adds	r3, #1
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b04      	cmp	r3, #4
 80018aa:	d9ed      	bls.n	8001888 <KEYBOARD_Init+0xc>
    }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	24000000 	.word	0x24000000
 80018bc:	24000014 	.word	0x24000014

080018c0 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018ca:	2300      	movs	r3, #0
 80018cc:	71bb      	strb	r3, [r7, #6]
 80018ce:	e03e      	b.n	800194e <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	4a3a      	ldr	r2, [pc, #232]	@ (80019bc <KEYBOARD_Scan_Process+0xfc>)
 80018d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018d8:	79bb      	ldrb	r3, [r7, #6]
 80018da:	4a39      	ldr	r2, [pc, #228]	@ (80019c0 <KEYBOARD_Scan_Process+0x100>)
 80018dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018e0:	2200      	movs	r2, #0
 80018e2:	4619      	mov	r1, r3
 80018e4:	f009 f85e 	bl	800a9a4 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	717b      	strb	r3, [r7, #5]
 80018ec:	e01a      	b.n	8001924 <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 80018ee:	797b      	ldrb	r3, [r7, #5]
 80018f0:	4a34      	ldr	r2, [pc, #208]	@ (80019c4 <KEYBOARD_Scan_Process+0x104>)
 80018f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018f6:	797b      	ldrb	r3, [r7, #5]
 80018f8:	4933      	ldr	r1, [pc, #204]	@ (80019c8 <KEYBOARD_Scan_Process+0x108>)
 80018fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80018fe:	4619      	mov	r1, r3
 8001900:	4610      	mov	r0, r2
 8001902:	f009 f837 	bl	800a974 <HAL_GPIO_ReadPin>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d108      	bne.n	800191e <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 800190c:	79ba      	ldrb	r2, [r7, #6]
 800190e:	797b      	ldrb	r3, [r7, #5]
 8001910:	492e      	ldr	r1, [pc, #184]	@ (80019cc <KEYBOARD_Scan_Process+0x10c>)
 8001912:	0092      	lsls	r2, r2, #2
 8001914:	440a      	add	r2, r1
 8001916:	4413      	add	r3, r2
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	71fb      	strb	r3, [r7, #7]
                break;
 800191c:	e005      	b.n	800192a <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 800191e:	797b      	ldrb	r3, [r7, #5]
 8001920:	3301      	adds	r3, #1
 8001922:	717b      	strb	r3, [r7, #5]
 8001924:	797b      	ldrb	r3, [r7, #5]
 8001926:	2b03      	cmp	r3, #3
 8001928:	d9e1      	bls.n	80018ee <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 800192a:	79bb      	ldrb	r3, [r7, #6]
 800192c:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <KEYBOARD_Scan_Process+0xfc>)
 800192e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	4a22      	ldr	r2, [pc, #136]	@ (80019c0 <KEYBOARD_Scan_Process+0x100>)
 8001936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800193a:	2201      	movs	r2, #1
 800193c:	4619      	mov	r1, r3
 800193e:	f009 f831 	bl	800a9a4 <HAL_GPIO_WritePin>
        if (current_detected) break;
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d106      	bne.n	8001956 <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001948:	79bb      	ldrb	r3, [r7, #6]
 800194a:	3301      	adds	r3, #1
 800194c:	71bb      	strb	r3, [r7, #6]
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b04      	cmp	r3, #4
 8001952:	d9bd      	bls.n	80018d0 <KEYBOARD_Scan_Process+0x10>
 8001954:	e000      	b.n	8001958 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 8001956:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d01d      	beq.n	800199a <KEYBOARD_Scan_Process+0xda>
 800195e:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <KEYBOARD_Scan_Process+0x110>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	79fa      	ldrb	r2, [r7, #7]
 8001964:	429a      	cmp	r2, r3
 8001966:	d118      	bne.n	800199a <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 8001968:	4b1a      	ldr	r3, [pc, #104]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	3301      	adds	r3, #1
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b18      	ldr	r3, [pc, #96]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 8001972:	701a      	strb	r2, [r3, #0]
 8001974:	4b17      	ldr	r3, [pc, #92]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b02      	cmp	r3, #2
 800197a:	d91b      	bls.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <KEYBOARD_Scan_Process+0x118>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d105      	bne.n	8001992 <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 8001986:	4a15      	ldr	r2, [pc, #84]	@ (80019dc <KEYBOARD_Scan_Process+0x11c>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <KEYBOARD_Scan_Process+0x118>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 8001992:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 8001994:	2203      	movs	r2, #3
 8001996:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 8001998:	e00c      	b.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 80019a0:	4a0b      	ldr	r2, [pc, #44]	@ (80019d0 <KEYBOARD_Scan_Process+0x110>)
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d103      	bne.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <KEYBOARD_Scan_Process+0x118>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
    }
}
 80019b2:	e7ff      	b.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	24000000 	.word	0x24000000
 80019c0:	24000014 	.word	0x24000014
 80019c4:	24000020 	.word	0x24000020
 80019c8:	24000030 	.word	0x24000030
 80019cc:	0801a8c4 	.word	0x0801a8c4
 80019d0:	24001cd7 	.word	0x24001cd7
 80019d4:	24001cd8 	.word	0x24001cd8
 80019d8:	24001cd6 	.word	0x24001cd6
 80019dc:	24001cd5 	.word	0x24001cd5

080019e0 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 80019e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <KEYBOARD_GetKey+0x38>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00c      	beq.n	8001a0a <KEYBOARD_GetKey+0x2a>
 80019f0:	4b0a      	ldr	r3, [pc, #40]	@ (8001a1c <KEYBOARD_GetKey+0x3c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d007      	beq.n	8001a0a <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <KEYBOARD_GetKey+0x3c>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <KEYBOARD_GetKey+0x3c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
        return temp;
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	e000      	b.n	8001a0c <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	24001cd6 	.word	0x24001cd6
 8001a1c:	24001cd5 	.word	0x24001cd5

08001a20 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
/**
  * @brief     
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d101      	bne.n	8001a36 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        KEYBOARD_Scan_Process();
 8001a32:	f7ff ff45 	bl	80018c0 <KEYBOARD_Scan_Process>
    }
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40000400 	.word	0x40000400

08001a44 <System_Log>:

/**
  * @brief    USB CDC ( ,      CPU)
  */
void System_Log(const char* message)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    CDC_LOG_Push(message);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff f845 	bl	8000adc <CDC_LOG_Push>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_UART_TxCpltCallback>:
/**
  * @brief UART TX complete callback
  * @note  USART2/USART3      (GKL     ).
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_TxCpltCallback(huart);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff fdcf 	bl	8001606 <GKL_Global_UART_TxCpltCallback>
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART RX complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_RxCpltCallback(huart);
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff fddd 	bl	8001638 <GKL_Global_UART_RxCpltCallback>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_UART_ErrorCallback>:

/**
  * @brief UART error callback
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_ErrorCallback(huart);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff fe2f 	bl	80016f2 <GKL_Global_UART_ErrorCallback>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
  /*  MPU     */
  MPU_Config();
 8001aa2:	f000 fbb1 	bl	8002208 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001aa6:	4b60      	ldr	r3, [pc, #384]	@ (8001c28 <main+0x18c>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d11b      	bne.n	8001aea <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ab2:	f3bf 8f4f 	dsb	sy
}
 8001ab6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ab8:	f3bf 8f6f 	isb	sy
}
 8001abc:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001abe:	4b5a      	ldr	r3, [pc, #360]	@ (8001c28 <main+0x18c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001ac6:	f3bf 8f4f 	dsb	sy
}
 8001aca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001acc:	f3bf 8f6f 	isb	sy
}
 8001ad0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001ad2:	4b55      	ldr	r3, [pc, #340]	@ (8001c28 <main+0x18c>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	4a54      	ldr	r2, [pc, #336]	@ (8001c28 <main+0x18c>)
 8001ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001adc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ade:	f3bf 8f4f 	dsb	sy
}
 8001ae2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ae4:	f3bf 8f6f 	isb	sy
}
 8001ae8:	e000      	b.n	8001aec <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001aea:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001aec:	4b4e      	ldr	r3, [pc, #312]	@ (8001c28 <main+0x18c>)
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d138      	bne.n	8001b6a <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001af8:	4b4b      	ldr	r3, [pc, #300]	@ (8001c28 <main+0x18c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001b00:	f3bf 8f4f 	dsb	sy
}
 8001b04:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8001b06:	4b48      	ldr	r3, [pc, #288]	@ (8001c28 <main+0x18c>)
 8001b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b0c:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	0b5b      	lsrs	r3, r3, #13
 8001b12:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b16:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	08db      	lsrs	r3, r3, #3
 8001b1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b20:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	015a      	lsls	r2, r3, #5
 8001b26:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001b2a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001b30:	493d      	ldr	r1, [pc, #244]	@ (8001c28 <main+0x18c>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	1e5a      	subs	r2, r3, #1
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1ef      	bne.n	8001b22 <main+0x86>
    } while(sets-- != 0U);
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1e5a      	subs	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e5      	bne.n	8001b18 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001b4c:	f3bf 8f4f 	dsb	sy
}
 8001b50:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001b52:	4b35      	ldr	r3, [pc, #212]	@ (8001c28 <main+0x18c>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	4a34      	ldr	r2, [pc, #208]	@ (8001c28 <main+0x18c>)
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b5e:	f3bf 8f4f 	dsb	sy
}
 8001b62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b64:	f3bf 8f6f 	isb	sy
}
 8001b68:	e000      	b.n	8001b6c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001b6a:	bf00      	nop
  /*     H7 */
  SCB_EnableICache();
  SCB_EnableDCache();

  /*   ,  Flash   Systick. */
  HAL_Init();
 8001b6c:	f005 fcb2 	bl	80074d4 <HAL_Init>

  /*    */
  SystemClock_Config();
 8001b70:	f000 f86e 	bl	8001c50 <SystemClock_Config>

  /*     */
  MX_GPIO_Init();
 8001b74:	f000 fab0 	bl	80020d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b78:	f000 fa6e 	bl	8002058 <MX_DMA_Init>
  MX_I2C1_Init();
 8001b7c:	f000 f8e4 	bl	8001d48 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001b80:	f000 f910 	bl	8001da4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001b84:	f000 f966 	bl	8001e54 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b88:	f000 f9b2 	bl	8001ef0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b8c:	f000 fa00 	bl	8001f90 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b90:	f000 fa30 	bl	8001ff4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001b94:	f017 f87e 	bl	8018c94 <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN 2 */
  CDC_LOG_Init();
 8001b98:	f7fe ff7c 	bl	8000a94 <CDC_LOG_Init>
  HAL_Delay(1000);
 8001b9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ba0:	f005 fd2a 	bl	80075f8 <HAL_Delay>
  System_Log(">>> System Booting...\r\n");
 8001ba4:	4821      	ldr	r0, [pc, #132]	@ (8001c2c <main+0x190>)
 8001ba6:	f7ff ff4d 	bl	8001a44 <System_Log>

  /*         main.h */
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001baa:	2200      	movs	r2, #0
 8001bac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bb0:	481f      	ldr	r0, [pc, #124]	@ (8001c30 <main+0x194>)
 8001bb2:	f008 fef7 	bl	800a9a4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001bb6:	2064      	movs	r0, #100	@ 0x64
 8001bb8:	f005 fd1e 	bl	80075f8 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bc2:	481b      	ldr	r0, [pc, #108]	@ (8001c30 <main+0x194>)
 8001bc4:	f008 feee 	bl	800a9a4 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001bc8:	20c8      	movs	r0, #200	@ 0xc8
 8001bca:	f005 fd15 	bl	80075f8 <HAL_Delay>

  /*  SSD1309 */
  SSD1309_Init();
 8001bce:	f002 ffa5 	bl	8004b1c <SSD1309_Init>

  /*     ( ) */
  SSD1309_Fill(0);
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f002 fffc 	bl	8004bd0 <SSD1309_Fill>
  SSD1309_UpdateScreen();
 8001bd8:	f003 f812 	bl	8004c00 <SSD1309_UpdateScreen>
  HAL_Delay(100);
 8001bdc:	2064      	movs	r0, #100	@ 0x64
 8001bde:	f005 fd0b 	bl	80075f8 <HAL_Delay>

  /*    */
  KEYBOARD_Init();
 8001be2:	f7ff fe4b 	bl	800187c <KEYBOARD_Init>

  /*    */
  SSD1309_SetCursor(30, 10);
 8001be6:	210a      	movs	r1, #10
 8001be8:	201e      	movs	r0, #30
 8001bea:	f003 f863 	bl	8004cb4 <SSD1309_SetCursor>
  SSD1309_WriteString("H750 CONTROL", 1);
 8001bee:	2101      	movs	r1, #1
 8001bf0:	4810      	ldr	r0, [pc, #64]	@ (8001c34 <main+0x198>)
 8001bf2:	f003 f90b 	bl	8004e0c <SSD1309_WriteString>
  SSD1309_SetCursor(30, 30);
 8001bf6:	211e      	movs	r1, #30
 8001bf8:	201e      	movs	r0, #30
 8001bfa:	f003 f85b 	bl	8004cb4 <SSD1309_SetCursor>
  SSD1309_WriteString("STATUS: READY", 1);
 8001bfe:	2101      	movs	r1, #1
 8001c00:	480d      	ldr	r0, [pc, #52]	@ (8001c38 <main+0x19c>)
 8001c02:	f003 f903 	bl	8004e0c <SSD1309_WriteString>
  SSD1309_UpdateScreen();
 8001c06:	f002 fffb 	bl	8004c00 <SSD1309_UpdateScreen>

  System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001c0a:	480c      	ldr	r0, [pc, #48]	@ (8001c3c <main+0x1a0>)
 8001c0c:	f7ff ff1a 	bl	8001a44 <System_Log>

  /*     () */
  HAL_TIM_Base_Start_IT(&htim3);
 8001c10:	480b      	ldr	r0, [pc, #44]	@ (8001c40 <main+0x1a4>)
 8001c12:	f010 fb5b 	bl	80122cc <HAL_TIM_Base_Start_IT>

  /* Application init (protocol plugins + UI + managers)
     NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
  APP_Init(&huart2, &huart3, &hi2c1);
 8001c16:	4a0b      	ldr	r2, [pc, #44]	@ (8001c44 <main+0x1a8>)
 8001c18:	490b      	ldr	r1, [pc, #44]	@ (8001c48 <main+0x1ac>)
 8001c1a:	480c      	ldr	r0, [pc, #48]	@ (8001c4c <main+0x1b0>)
 8001c1c:	f7fe fdc8 	bl	80007b0 <APP_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Run application (USB logging, protocol plugins, UI, managers) */
    APP_Task();
 8001c20:	f7fe fea6 	bl	8000970 <APP_Task>
 8001c24:	e7fc      	b.n	8001c20 <main+0x184>
 8001c26:	bf00      	nop
 8001c28:	e000ed00 	.word	0xe000ed00
 8001c2c:	0801a220 	.word	0x0801a220
 8001c30:	58020400 	.word	0x58020400
 8001c34:	0801a238 	.word	0x0801a238
 8001c38:	0801a248 	.word	0x0801a248
 8001c3c:	0801a258 	.word	0x0801a258
 8001c40:	24001e7c 	.word	0x24001e7c
 8001c44:	24001cdc 	.word	0x24001cdc
 8001c48:	24001f5c 	.word	0x24001f5c
 8001c4c:	24001ec8 	.word	0x24001ec8

08001c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b09c      	sub	sp, #112	@ 0x70
 8001c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5a:	224c      	movs	r2, #76	@ 0x4c
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f017 fd9e 	bl	80197a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	2220      	movs	r2, #32
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f017 fd98 	bl	80197a0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001c70:	2002      	movs	r0, #2
 8001c72:	f00c fcc3 	bl	800e5fc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001c76:	2300      	movs	r3, #0
 8001c78:	603b      	str	r3, [r7, #0]
 8001c7a:	4b31      	ldr	r3, [pc, #196]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	4a30      	ldr	r2, [pc, #192]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001c80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c84:	6193      	str	r3, [r2, #24]
 8001c86:	4b2e      	ldr	r3, [pc, #184]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c8e:	603b      	str	r3, [r7, #0]
 8001c90:	4b2c      	ldr	r3, [pc, #176]	@ (8001d44 <SystemClock_Config+0xf4>)
 8001c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c94:	4a2b      	ldr	r2, [pc, #172]	@ (8001d44 <SystemClock_Config+0xf4>)
 8001c96:	f043 0301 	orr.w	r3, r3, #1
 8001c9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001c9c:	4b29      	ldr	r3, [pc, #164]	@ (8001d44 <SystemClock_Config+0xf4>)
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	603b      	str	r3, [r7, #0]
 8001ca6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001ca8:	bf00      	nop
 8001caa:	4b25      	ldr	r3, [pc, #148]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001cb6:	d1f8      	bne.n	8001caa <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8001cb8:	2321      	movs	r3, #33	@ 0x21
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001cd2:	23c0      	movs	r3, #192	@ 0xc0
 8001cd4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001cda:	230f      	movs	r3, #15
 8001cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001ce2:	2308      	movs	r3, #8
 8001ce4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f00c fccc 	bl	800e690 <HAL_RCC_OscConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001cfe:	f000 faae 	bl	800225e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d02:	233f      	movs	r3, #63	@ 0x3f
 8001d04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d06:	2303      	movs	r3, #3
 8001d08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001d0e:	2308      	movs	r3, #8
 8001d10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001d12:	2340      	movs	r3, #64	@ 0x40
 8001d14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001d16:	2340      	movs	r3, #64	@ 0x40
 8001d18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d1e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001d20:	2340      	movs	r3, #64	@ 0x40
 8001d22:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2104      	movs	r1, #4
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f00d f90b 	bl	800ef44 <HAL_RCC_ClockConfig>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001d34:	f000 fa93 	bl	800225e <Error_Handler>
  }
}
 8001d38:	bf00      	nop
 8001d3a:	3770      	adds	r7, #112	@ 0x70
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	58024800 	.word	0x58024800
 8001d44:	58000400 	.word	0x58000400

08001d48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d4e:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <MX_I2C1_Init+0x54>)
 8001d50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d54:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <MX_I2C1_Init+0x58>)
 8001d56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d84:	f008 fe28 	bl	800a9d8 <HAL_I2C_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d8e:	f000 fa66 	bl	800225e <Error_Handler>
  }
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24001cdc 	.word	0x24001cdc
 8001d9c:	40005400 	.word	0x40005400
 8001da0:	00b03fdb 	.word	0x00b03fdb

08001da4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001da8:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001daa:	4a29      	ldr	r2, [pc, #164]	@ (8001e50 <MX_SPI2_Init+0xac>)
 8001dac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001dae:	4b27      	ldr	r3, [pc, #156]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001db0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001db4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001db6:	4b25      	ldr	r3, [pc, #148]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001db8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dbc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dbe:	4b23      	ldr	r3, [pc, #140]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dc0:	2207      	movs	r2, #7
 8001dc2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dc4:	4b21      	ldr	r3, [pc, #132]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dca:	4b20      	ldr	r3, [pc, #128]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001dd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dd2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001dd6:	619a      	str	r2, [r3, #24]
  /*   32     OLED  */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dda:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dde:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001de0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001de6:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dec:	4b17      	ldr	r3, [pc, #92]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001df2:	4b16      	ldr	r3, [pc, #88]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001df8:	4b14      	ldr	r3, [pc, #80]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dfa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dfe:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e06:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001e18:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001e24:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001e2a:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e38:	f00f fa3c 	bl	80112b4 <HAL_SPI_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001e42:	f000 fa0c 	bl	800225e <Error_Handler>
  }
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	24001d30 	.word	0x24001d30
 8001e50:	40003800 	.word	0x40003800

08001e54 <MX_TIM2_Init>:

/**
  * @brief TIM2 Initialization Function (System Tick replacement/General)
  */
static void MX_TIM2_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5a:	f107 0310 	add.w	r3, r7, #16
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e78:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e7c:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001e80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001e88:	4b18      	ldr	r3, [pc, #96]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e8a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e90:	4b16      	ldr	r3, [pc, #88]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e98:	2280      	movs	r2, #128	@ 0x80
 8001e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e9c:	4813      	ldr	r0, [pc, #76]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e9e:	f010 f9be 	bl	801221e <HAL_TIM_Base_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001ea8:	f000 f9d9 	bl	800225e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eb2:	f107 0310 	add.w	r3, r7, #16
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	480c      	ldr	r0, [pc, #48]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001eba:	f010 fb87 	bl	80125cc <HAL_TIM_ConfigClockSource>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001ec4:	f000 f9cb 	bl	800225e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ed0:	1d3b      	adds	r3, r7, #4
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001ed6:	f010 fdd7 	bl	8012a88 <HAL_TIMEx_MasterConfigSynchronization>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001ee0:	f000 f9bd 	bl	800225e <Error_Handler>
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3720      	adds	r7, #32
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	24001e30 	.word	0x24001e30

08001ef0 <MX_TIM3_Init>:

/**
  * @brief TIM3 Initialization Function (Keyboard Scan Timer)
  */
static void MX_TIM3_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b088      	sub	sp, #32
 8001ef4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f10:	4a1e      	ldr	r2, [pc, #120]	@ (8001f8c <MX_TIM3_Init+0x9c>)
 8001f12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8001f14:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f16:	f240 12df 	movw	r2, #479	@ 0x1df
 8001f1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001f22:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f24:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001f28:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f2a:	4b17      	ldr	r3, [pc, #92]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f30:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f32:	2280      	movs	r2, #128	@ 0x80
 8001f34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f36:	4814      	ldr	r0, [pc, #80]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f38:	f010 f971 	bl	801221e <HAL_TIM_Base_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001f42:	f000 f98c 	bl	800225e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f4c:	f107 0310 	add.w	r3, r7, #16
 8001f50:	4619      	mov	r1, r3
 8001f52:	480d      	ldr	r0, [pc, #52]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f54:	f010 fb3a 	bl	80125cc <HAL_TIM_ConfigClockSource>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001f5e:	f000 f97e 	bl	800225e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f70:	f010 fd8a 	bl	8012a88 <HAL_TIMEx_MasterConfigSynchronization>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001f7a:	f000 f970 	bl	800225e <Error_Handler>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3720      	adds	r7, #32
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	24001e7c 	.word	0x24001e7c
 8001f8c:	40000400 	.word	0x40000400

08001f90 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (System Logs)
  */
static void MX_USART2_UART_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001f94:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001f96:	4a16      	ldr	r2, [pc, #88]	@ (8001ff0 <MX_USART2_UART_Init+0x60>)
 8001f98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f9a:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001f9c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fa0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fa8:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fba:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fcc:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fd8:	4804      	ldr	r0, [pc, #16]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fda:	f010 fe01 	bl	8012be0 <HAL_UART_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001fe4:	f000 f93b 	bl	800225e <Error_Handler>
  }
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	24001ec8 	.word	0x24001ec8
 8001ff0:	40004400 	.word	0x40004400

08001ff4 <MX_USART3_UART_Init>:

/**
  * @brief USART3 Initialization Function (Protocol Traffic)
  */
static void MX_USART3_UART_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001ff8:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8001ffa:	4a16      	ldr	r2, [pc, #88]	@ (8002054 <MX_USART3_UART_Init+0x60>)
 8001ffc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001ffe:	4b14      	ldr	r3, [pc, #80]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002000:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002004:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002012:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002014:	2200      	movs	r2, #0
 8002016:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002018:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800201a:	220c      	movs	r2, #12
 800201c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201e:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002020:	2200      	movs	r2, #0
 8002022:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002024:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002026:	2200      	movs	r2, #0
 8002028:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800202a:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800202c:	2200      	movs	r2, #0
 800202e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002030:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002032:	2200      	movs	r2, #0
 8002034:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002036:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002038:	2200      	movs	r2, #0
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800203c:	4804      	ldr	r0, [pc, #16]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800203e:	f010 fdcf 	bl	8012be0 <HAL_UART_Init>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002048:	f000 f909 	bl	800225e <Error_Handler>
  }
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	24001f5c 	.word	0x24001f5c
 8002054:	40004800 	.word	0x40004800

08002058 <MX_DMA_Init>:

/**
  * @brief Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800205e:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <MX_DMA_Init+0x7c>)
 8002060:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002064:	4a1b      	ldr	r2, [pc, #108]	@ (80020d4 <MX_DMA_Init+0x7c>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800206e:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <MX_DMA_Init+0x7c>)
 8002070:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800207c:	2200      	movs	r2, #0
 800207e:	2102      	movs	r1, #2
 8002080:	200c      	movs	r0, #12
 8002082:	f005 fbc4 	bl	800780e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002086:	200c      	movs	r0, #12
 8002088:	f005 fbdb 	bl	8007842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 800208c:	2200      	movs	r2, #0
 800208e:	2102      	movs	r1, #2
 8002090:	200d      	movs	r0, #13
 8002092:	f005 fbbc 	bl	800780e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002096:	200d      	movs	r0, #13
 8002098:	f005 fbd3 	bl	8007842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 800209c:	2200      	movs	r2, #0
 800209e:	2102      	movs	r1, #2
 80020a0:	200e      	movs	r0, #14
 80020a2:	f005 fbb4 	bl	800780e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80020a6:	200e      	movs	r0, #14
 80020a8:	f005 fbcb 	bl	8007842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 80020ac:	2200      	movs	r2, #0
 80020ae:	2102      	movs	r1, #2
 80020b0:	200f      	movs	r0, #15
 80020b2:	f005 fbac 	bl	800780e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80020b6:	200f      	movs	r0, #15
 80020b8:	f005 fbc3 	bl	8007842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80020bc:	2200      	movs	r2, #0
 80020be:	2102      	movs	r1, #2
 80020c0:	2010      	movs	r0, #16
 80020c2:	f005 fba4 	bl	800780e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80020c6:	2010      	movs	r0, #16
 80020c8:	f005 fbbb 	bl	8007842 <HAL_NVIC_EnableIRQ>
}
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	58024400 	.word	0x58024400

080020d8 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	@ 0x28
 80020dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
 80020ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ee:	4b43      	ldr	r3, [pc, #268]	@ (80021fc <MX_GPIO_Init+0x124>)
 80020f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f4:	4a41      	ldr	r2, [pc, #260]	@ (80021fc <MX_GPIO_Init+0x124>)
 80020f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020fe:	4b3f      	ldr	r3, [pc, #252]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800210c:	4b3b      	ldr	r3, [pc, #236]	@ (80021fc <MX_GPIO_Init+0x124>)
 800210e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002112:	4a3a      	ldr	r2, [pc, #232]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002114:	f043 0304 	orr.w	r3, r3, #4
 8002118:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800211c:	4b37      	ldr	r3, [pc, #220]	@ (80021fc <MX_GPIO_Init+0x124>)
 800211e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	4b34      	ldr	r3, [pc, #208]	@ (80021fc <MX_GPIO_Init+0x124>)
 800212c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002130:	4a32      	ldr	r2, [pc, #200]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002132:	f043 0301 	orr.w	r3, r3, #1
 8002136:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800213a:	4b30      	ldr	r3, [pc, #192]	@ (80021fc <MX_GPIO_Init+0x124>)
 800213c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002148:	4b2c      	ldr	r3, [pc, #176]	@ (80021fc <MX_GPIO_Init+0x124>)
 800214a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800214e:	4a2b      	ldr	r2, [pc, #172]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002158:	4b28      	ldr	r3, [pc, #160]	@ (80021fc <MX_GPIO_Init+0x124>)
 800215a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002166:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800216c:	4a23      	ldr	r2, [pc, #140]	@ (80021fc <MX_GPIO_Init+0x124>)
 800216e:	f043 0310 	orr.w	r3, r3, #16
 8002172:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002176:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	683b      	ldr	r3, [r7, #0]

  /* Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_SET);
 8002184:	2201      	movs	r2, #1
 8002186:	f245 0106 	movw	r1, #20486	@ 0x5006
 800218a:	481d      	ldr	r0, [pc, #116]	@ (8002200 <MX_GPIO_Init+0x128>)
 800218c:	f008 fc0a 	bl	800a9a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 8002190:	2201      	movs	r2, #1
 8002192:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8002196:	481b      	ldr	r0, [pc, #108]	@ (8002204 <MX_GPIO_Init+0x12c>)
 8002198:	f008 fc04 	bl	800a9a4 <HAL_GPIO_WritePin>

  /* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 800219c:	f245 0306 	movw	r3, #20486	@ 0x5006
 80021a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a2:	2301      	movs	r3, #1
 80021a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021aa:	2302      	movs	r3, #2
 80021ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	4812      	ldr	r0, [pc, #72]	@ (8002200 <MX_GPIO_Init+0x128>)
 80021b6:	f008 fa2d 	bl	800a614 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 80021ba:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80021be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c0:	2301      	movs	r3, #1
 80021c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c8:	2302      	movs	r3, #2
 80021ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021cc:	f107 0314 	add.w	r3, r7, #20
 80021d0:	4619      	mov	r1, r3
 80021d2:	480c      	ldr	r0, [pc, #48]	@ (8002204 <MX_GPIO_Init+0x12c>)
 80021d4:	f008 fa1e 	bl	800a614 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 80021d8:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80021dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021de:	2300      	movs	r3, #0
 80021e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021e6:	f107 0314 	add.w	r3, r7, #20
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	@ (8002204 <MX_GPIO_Init+0x12c>)
 80021ee:	f008 fa11 	bl	800a614 <HAL_GPIO_Init>
}
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	@ 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	58024400 	.word	0x58024400
 8002200:	58020400 	.word	0x58020400
 8002204:	58021000 	.word	0x58021000

08002208 <MPU_Config>:

/**
  * @brief MPU Configuration
  */
static void MPU_Config(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800220e:	463b      	mov	r3, r7
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800221a:	f005 fb2d 	bl	8007878 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800221e:	2301      	movs	r3, #1
 8002220:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002222:	2300      	movs	r3, #0
 8002224:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8002226:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 800222a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 800222c:	2312      	movs	r3, #18
 800222e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8002230:	2300      	movs	r3, #0
 8002232:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002234:	2303      	movs	r3, #3
 8002236:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800223c:	2300      	movs	r3, #0
 800223e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002240:	2301      	movs	r3, #1
 8002242:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002244:	2301      	movs	r3, #1
 8002246:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002248:	463b      	mov	r3, r7
 800224a:	4618      	mov	r0, r3
 800224c:	f005 fb4c 	bl	80078e8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002250:	2004      	movs	r0, #4
 8002252:	f005 fb29 	bl	80078a8 <HAL_MPU_Enable>
}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002262:	b672      	cpsid	i
}
 8002264:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
  {
    CDC_LOG_Task();
 8002266:	f7fe fca3 	bl	8000bb0 <CDC_LOG_Task>
 800226a:	e7fc      	b.n	8002266 <Error_Handler+0x8>

0800226c <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00f      	beq.n	800229a <PumpProto_Task+0x2e>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00b      	beq.n	800229a <PumpProto_Task+0x2e>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d006      	beq.n	800229a <PumpProto_Task+0x2e>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6852      	ldr	r2, [r2, #4]
 8002296:	4610      	mov	r0, r2
 8002298:	4798      	blx	r3
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d011      	beq.n	80022d4 <PumpProto_IsIdle+0x32>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00d      	beq.n	80022d4 <PumpProto_IsIdle+0x32>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d008      	beq.n	80022d4 <PumpProto_IsIdle+0x32>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6852      	ldr	r2, [r2, #4]
 80022cc:	4610      	mov	r0, r2
 80022ce:	4798      	blx	r3
 80022d0:	4603      	mov	r3, r0
 80022d2:	e000      	b.n	80022d6 <PumpProto_IsIdle+0x34>
    return false;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	460b      	mov	r3, r1
 80022e8:	70fb      	strb	r3, [r7, #3]
 80022ea:	4613      	mov	r3, r2
 80022ec:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <PumpProto_PollStatus+0x28>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <PumpProto_PollStatus+0x28>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <PumpProto_PollStatus+0x2c>
 8002306:	2302      	movs	r3, #2
 8002308:	e008      	b.n	800231c <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	6850      	ldr	r0, [r2, #4]
 8002314:	78ba      	ldrb	r2, [r7, #2]
 8002316:	78f9      	ldrb	r1, [r7, #3]
 8002318:	4798      	blx	r3
 800231a:	4603      	mov	r3, r0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <PumpProto_PopEvent>:

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d012      	beq.n	800235a <PumpProto_PopEvent+0x36>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00e      	beq.n	800235a <PumpProto_PopEvent+0x36>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	2b00      	cmp	r3, #0
 8002344:	d009      	beq.n	800235a <PumpProto_PopEvent+0x36>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6852      	ldr	r2, [r2, #4]
 8002350:	6839      	ldr	r1, [r7, #0]
 8002352:	4610      	mov	r0, r2
 8002354:	4798      	blx	r3
 8002356:	4603      	mov	r3, r0
 8002358:	e000      	b.n	800235c <PumpProto_PopEvent+0x38>
    return false;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <PumpMgr_Init>:

#include "pump_mgr.h"
#include <string.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d019      	beq.n	80023a8 <PumpMgr_Init+0x44>
    memset(m, 0, sizeof(*m));
 8002374:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8002378:	2100      	movs	r1, #0
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f017 fa10 	bl	80197a0 <memset>
    m->poll_period_ms = poll_period_ms;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	f8c3 22e4 	str.w	r2, [r3, #740]	@ 0x2e4
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 8002388:	2300      	movs	r3, #0
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	e008      	b.n	80023a0 <PumpMgr_Init+0x3c>
    {
        m->next_poll_ms[i] = 0u;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	32ba      	adds	r2, #186	@ 0xba
 8002394:	2100      	movs	r1, #0
 8002396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	3301      	adds	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
 80023a0:	7bfb      	ldrb	r3, [r7, #15]
 80023a2:	2b07      	cmp	r3, #7
 80023a4:	d9f3      	bls.n	800238e <PumpMgr_Init+0x2a>
 80023a6:	e000      	b.n	80023aa <PumpMgr_Init+0x46>
    if (m == NULL) return;
 80023a8:	bf00      	nop
    }
}
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	607a      	str	r2, [r7, #4]
 80023ba:	461a      	mov	r2, r3
 80023bc:	460b      	mov	r3, r1
 80023be:	72fb      	strb	r3, [r7, #11]
 80023c0:	4613      	mov	r3, r2
 80023c2:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <PumpMgr_Add+0x20>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <PumpMgr_Add+0x24>
 80023d0:	2300      	movs	r3, #0
 80023d2:	e060      	b.n	8002496 <PumpMgr_Add+0xe6>
    if (m->count >= (uint8_t)PUMP_MAX_DEVICES) return false;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 80023da:	2b07      	cmp	r3, #7
 80023dc:	d901      	bls.n	80023e2 <PumpMgr_Add+0x32>
 80023de:	2300      	movs	r3, #0
 80023e0:	e059      	b.n	8002496 <PumpMgr_Add+0xe6>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 80023e2:	2300      	movs	r3, #0
 80023e4:	75fb      	strb	r3, [r7, #23]
 80023e6:	e00e      	b.n	8002406 <PumpMgr_Add+0x56>
    {
        if (m->dev[i].id == id) return false;
 80023e8:	7dfb      	ldrb	r3, [r7, #23]
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	215c      	movs	r1, #92	@ 0x5c
 80023ee:	fb01 f303 	mul.w	r3, r1, r3
 80023f2:	4413      	add	r3, r2
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	7afa      	ldrb	r2, [r7, #11]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d101      	bne.n	8002400 <PumpMgr_Add+0x50>
 80023fc:	2300      	movs	r3, #0
 80023fe:	e04a      	b.n	8002496 <PumpMgr_Add+0xe6>
    for (uint8_t i = 0u; i < m->count; i++)
 8002400:	7dfb      	ldrb	r3, [r7, #23]
 8002402:	3301      	adds	r3, #1
 8002404:	75fb      	strb	r3, [r7, #23]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800240c:	7dfa      	ldrb	r2, [r7, #23]
 800240e:	429a      	cmp	r2, r3
 8002410:	d3ea      	bcc.n	80023e8 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->dev[m->count];
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002418:	461a      	mov	r2, r3
 800241a:	235c      	movs	r3, #92	@ 0x5c
 800241c:	fb02 f303 	mul.w	r3, r2, r3
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 8002426:	225c      	movs	r2, #92	@ 0x5c
 8002428:	2100      	movs	r1, #0
 800242a:	6938      	ldr	r0, [r7, #16]
 800242c:	f017 f9b8 	bl	80197a0 <memset>
    d->id = id;
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	7afa      	ldrb	r2, [r7, #11]
 8002434:	701a      	strb	r2, [r3, #0]
    d->proto = proto;
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	605a      	str	r2, [r3, #4]
    d->ctrl_addr = ctrl_addr;
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	7aba      	ldrb	r2, [r7, #10]
 8002440:	721a      	strb	r2, [r3, #8]
    d->slave_addr = slave_addr;
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002448:	725a      	strb	r2, [r3, #9]
    d->price = 0u;
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	2200      	movs	r2, #0
 800244e:	60da      	str	r2, [r3, #12]
    d->status = 0u;
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	2200      	movs	r2, #0
 8002454:	741a      	strb	r2, [r3, #16]
    d->nozzle = 0u;
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	2200      	movs	r2, #0
 800245a:	745a      	strb	r2, [r3, #17]
    d->last_status_ms = 0u;
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	2200      	movs	r2, #0
 8002460:	615a      	str	r2, [r3, #20]
    d->last_error = 0u;
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    d->fail_count = 0u;
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b

    m->next_poll_ms[m->count] = 0u;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002478:	461a      	mov	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	32ba      	adds	r2, #186	@ 0xba
 800247e:	2100      	movs	r1, #0
 8002480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800248a:	3301      	adds	r3, #1
 800248c:	b2da      	uxtb	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
    return true;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 800249e:	b480      	push	{r7}
 80024a0:	b085      	sub	sp, #20
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
 80024a6:	460b      	mov	r3, r1
 80024a8:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <PumpMgr_Get+0x16>
 80024b0:	2300      	movs	r3, #0
 80024b2:	e01d      	b.n	80024f0 <PumpMgr_Get+0x52>
    for (uint8_t i = 0u; i < m->count; i++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]
 80024b8:	e013      	b.n	80024e2 <PumpMgr_Get+0x44>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 80024ba:	7bfb      	ldrb	r3, [r7, #15]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	215c      	movs	r1, #92	@ 0x5c
 80024c0:	fb01 f303 	mul.w	r3, r1, r3
 80024c4:	4413      	add	r3, r2
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	78fa      	ldrb	r2, [r7, #3]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d106      	bne.n	80024dc <PumpMgr_Get+0x3e>
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	225c      	movs	r2, #92	@ 0x5c
 80024d2:	fb02 f303 	mul.w	r3, r2, r3
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	e009      	b.n	80024f0 <PumpMgr_Get+0x52>
    for (uint8_t i = 0u; i < m->count; i++)
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	3301      	adds	r3, #1
 80024e0:	73fb      	strb	r3, [r7, #15]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 80024e8:	7bfa      	ldrb	r2, [r7, #15]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d3e5      	bcc.n	80024ba <PumpMgr_Get+0x1c>
    }
    return NULL;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <PumpMgr_GetConst+0x16>
 800250e:	2300      	movs	r3, #0
 8002510:	e01d      	b.n	800254e <PumpMgr_GetConst+0x52>
    for (uint8_t i = 0u; i < m->count; i++)
 8002512:	2300      	movs	r3, #0
 8002514:	73fb      	strb	r3, [r7, #15]
 8002516:	e013      	b.n	8002540 <PumpMgr_GetConst+0x44>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 8002518:	7bfb      	ldrb	r3, [r7, #15]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	215c      	movs	r1, #92	@ 0x5c
 800251e:	fb01 f303 	mul.w	r3, r1, r3
 8002522:	4413      	add	r3, r2
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	78fa      	ldrb	r2, [r7, #3]
 8002528:	429a      	cmp	r2, r3
 800252a:	d106      	bne.n	800253a <PumpMgr_GetConst+0x3e>
 800252c:	7bfb      	ldrb	r3, [r7, #15]
 800252e:	225c      	movs	r2, #92	@ 0x5c
 8002530:	fb02 f303 	mul.w	r3, r2, r3
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	4413      	add	r3, r2
 8002538:	e009      	b.n	800254e <PumpMgr_GetConst+0x52>
    for (uint8_t i = 0u; i < m->count; i++)
 800253a:	7bfb      	ldrb	r3, [r7, #15]
 800253c:	3301      	adds	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002546:	7bfa      	ldrb	r2, [r7, #15]
 8002548:	429a      	cmp	r2, r3
 800254a:	d3e5      	bcc.n	8002518 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	460b      	mov	r3, r1
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002568:	7afb      	ldrb	r3, [r7, #11]
 800256a:	4619      	mov	r1, r3
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f7ff ff96 	bl	800249e <PumpMgr_Get>
 8002572:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <PumpMgr_SetPrice+0x24>
 800257a:	2300      	movs	r3, #0
 800257c:	e003      	b.n	8002586 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	60da      	str	r2, [r3, #12]
    return true;
 8002584:	2301      	movs	r3, #1
}
 8002586:	4618      	mov	r0, r3
 8002588:	3718      	adds	r7, #24
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <PumpMgr_GetPrice>:

uint32_t PumpMgr_GetPrice(const PumpMgr *m, uint8_t id)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b084      	sub	sp, #16
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	460b      	mov	r3, r1
 8002598:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800259a:	78fb      	ldrb	r3, [r7, #3]
 800259c:	4619      	mov	r1, r3
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff ffac 	bl	80024fc <PumpMgr_GetConst>
 80025a4:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <PumpMgr_GetPrice+0x22>
 80025ac:	2300      	movs	r3, #0
 80025ae:	e001      	b.n	80025b4 <PumpMgr_GetPrice+0x26>
    return d->price;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	68db      	ldr	r3, [r3, #12]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <PumpMgr_SetSlaveAddr>:

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	460b      	mov	r3, r1
 80025c6:	70fb      	strb	r3, [r7, #3]
 80025c8:	4613      	mov	r3, r2
 80025ca:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80025cc:	78fb      	ldrb	r3, [r7, #3]
 80025ce:	4619      	mov	r1, r3
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7ff ff64 	bl	800249e <PumpMgr_Get>
 80025d6:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <PumpMgr_SetSlaveAddr+0x26>
 80025de:	2300      	movs	r3, #0
 80025e0:	e003      	b.n	80025ea <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	78ba      	ldrb	r2, [r7, #2]
 80025e6:	725a      	strb	r2, [r3, #9]
    return true;
 80025e8:	2301      	movs	r3, #1
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <PumpMgr_GetSlaveAddr>:

uint8_t PumpMgr_GetSlaveAddr(const PumpMgr *m, uint8_t id)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b084      	sub	sp, #16
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	460b      	mov	r3, r1
 80025fc:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 80025fe:	78fb      	ldrb	r3, [r7, #3]
 8002600:	4619      	mov	r1, r3
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ff7a 	bl	80024fc <PumpMgr_GetConst>
 8002608:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d101      	bne.n	8002614 <PumpMgr_GetSlaveAddr+0x22>
 8002610:	2300      	movs	r3, #0
 8002612:	e001      	b.n	8002618 <PumpMgr_GetSlaveAddr+0x26>
    return d->slave_addr;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	7a5b      	ldrb	r3, [r3, #9]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <PumpMgr_GetCtrlAddr>:
    d->ctrl_addr = ctrl_addr;
    return true;
}

uint8_t PumpMgr_GetCtrlAddr(const PumpMgr *m, uint8_t id)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	460b      	mov	r3, r1
 800262a:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 800262c:	78fb      	ldrb	r3, [r7, #3]
 800262e:	4619      	mov	r1, r3
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f7ff ff63 	bl	80024fc <PumpMgr_GetConst>
 8002636:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <PumpMgr_GetCtrlAddr+0x22>
 800263e:	2300      	movs	r3, #0
 8002640:	e001      	b.n	8002646 <PumpMgr_GetCtrlAddr+0x26>
    return d->ctrl_addr;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	7a1b      	ldrb	r3, [r3, #8]
}
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <PumpMgr_ClearFail>:

void PumpMgr_ClearFail(PumpMgr *m, uint8_t id)
{
 800264e:	b480      	push	{r7}
 8002650:	b085      	sub	sp, #20
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	460b      	mov	r3, r1
 8002658:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d029      	beq.n	80026b4 <PumpMgr_ClearFail+0x66>
    for (uint8_t i = 0u; i < m->count; i++)
 8002660:	2300      	movs	r3, #0
 8002662:	73fb      	strb	r3, [r7, #15]
 8002664:	e01f      	b.n	80026a6 <PumpMgr_ClearFail+0x58>
    {
        if (m->dev[i].id == id)
 8002666:	7bfb      	ldrb	r3, [r7, #15]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	215c      	movs	r1, #92	@ 0x5c
 800266c:	fb01 f303 	mul.w	r3, r1, r3
 8002670:	4413      	add	r3, r2
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	429a      	cmp	r2, r3
 8002678:	d112      	bne.n	80026a0 <PumpMgr_ClearFail+0x52>
        {
            m->dev[i].last_error = 0u;
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	215c      	movs	r1, #92	@ 0x5c
 8002680:	fb01 f303 	mul.w	r3, r1, r3
 8002684:	4413      	add	r3, r2
 8002686:	335a      	adds	r3, #90	@ 0x5a
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
            m->dev[i].fail_count = 0u;
 800268c:	7bfb      	ldrb	r3, [r7, #15]
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	215c      	movs	r1, #92	@ 0x5c
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	4413      	add	r3, r2
 8002698:	335b      	adds	r3, #91	@ 0x5b
 800269a:	2200      	movs	r2, #0
 800269c:	701a      	strb	r2, [r3, #0]
            return;
 800269e:	e00a      	b.n	80026b6 <PumpMgr_ClearFail+0x68>
    for (uint8_t i = 0u; i < m->count; i++)
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
 80026a2:	3301      	adds	r3, #1
 80026a4:	73fb      	strb	r3, [r7, #15]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 80026ac:	7bfa      	ldrb	r2, [r7, #15]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d3d9      	bcc.n	8002666 <PumpMgr_ClearFail+0x18>
 80026b2:	e000      	b.n	80026b6 <PumpMgr_ClearFail+0x68>
    if (m == NULL) return;
 80026b4:	bf00      	nop
        }
    }
}
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <PumpMgr_RequestPollNow>:

void PumpMgr_RequestPollNow(PumpMgr *m, uint8_t id)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	460b      	mov	r3, r1
 80026ca:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d020      	beq.n	8002714 <PumpMgr_RequestPollNow+0x54>
    uint32_t now = HAL_GetTick();
 80026d2:	f004 ff85 	bl	80075e0 <HAL_GetTick>
 80026d6:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 80026d8:	2300      	movs	r3, #0
 80026da:	73fb      	strb	r3, [r7, #15]
 80026dc:	e013      	b.n	8002706 <PumpMgr_RequestPollNow+0x46>
    {
        if (m->dev[i].id == id)
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	215c      	movs	r1, #92	@ 0x5c
 80026e4:	fb01 f303 	mul.w	r3, r1, r3
 80026e8:	4413      	add	r3, r2
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	78fa      	ldrb	r2, [r7, #3]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d106      	bne.n	8002700 <PumpMgr_RequestPollNow+0x40>
        {
            m->next_poll_ms[i] = now;
 80026f2:	7bfa      	ldrb	r2, [r7, #15]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	32ba      	adds	r2, #186	@ 0xba
 80026f8:	68b9      	ldr	r1, [r7, #8]
 80026fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return;
 80026fe:	e00a      	b.n	8002716 <PumpMgr_RequestPollNow+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	3301      	adds	r3, #1
 8002704:	73fb      	strb	r3, [r7, #15]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	429a      	cmp	r2, r3
 8002710:	d3e5      	bcc.n	80026de <PumpMgr_RequestPollNow+0x1e>
 8002712:	e000      	b.n	8002716 <PumpMgr_RequestPollNow+0x56>
    if (m == NULL) return;
 8002714:	bf00      	nop
        }
    }
}
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <PumpMgr_RequestPollAllNow>:

void PumpMgr_RequestPollAllNow(PumpMgr *m)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d015      	beq.n	8002756 <PumpMgr_RequestPollAllNow+0x3a>
    uint32_t now = HAL_GetTick();
 800272a:	f004 ff59 	bl	80075e0 <HAL_GetTick>
 800272e:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]
 8002734:	e008      	b.n	8002748 <PumpMgr_RequestPollAllNow+0x2c>
    {
        m->next_poll_ms[i] = now;
 8002736:	7bfa      	ldrb	r2, [r7, #15]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	32ba      	adds	r2, #186	@ 0xba
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < m->count; i++)
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	3301      	adds	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800274e:	7bfa      	ldrb	r2, [r7, #15]
 8002750:	429a      	cmp	r2, r3
 8002752:	d3f0      	bcc.n	8002736 <PumpMgr_RequestPollAllNow+0x1a>
 8002754:	e000      	b.n	8002758 <PumpMgr_RequestPollAllNow+0x3c>
    if (m == NULL) return;
 8002756:	bf00      	nop
    }
}
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <pumpmgr_handle_event>:

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b084      	sub	sp, #16
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d04a      	beq.n	8002804 <pumpmgr_handle_event+0xa6>
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d047      	beq.n	8002804 <pumpmgr_handle_event+0xa6>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 8002774:	2300      	movs	r3, #0
 8002776:	73fb      	strb	r3, [r7, #15]
 8002778:	e03d      	b.n	80027f6 <pumpmgr_handle_event+0x98>
    {
        PumpDevice *d = &m->dev[i];
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	225c      	movs	r2, #92	@ 0x5c
 800277e:	fb02 f303 	mul.w	r3, r2, r3
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	4413      	add	r3, r2
 8002786:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	7a1a      	ldrb	r2, [r3, #8]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	785b      	ldrb	r3, [r3, #1]
 8002790:	429a      	cmp	r2, r3
 8002792:	d12d      	bne.n	80027f0 <pumpmgr_handle_event+0x92>
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	7a5a      	ldrb	r2, [r3, #9]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	789b      	ldrb	r3, [r3, #2]
 800279c:	429a      	cmp	r2, r3
 800279e:	d127      	bne.n	80027f0 <pumpmgr_handle_event+0x92>
        {
            if (ev->type == PUMP_EVT_STATUS)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d115      	bne.n	80027d4 <pumpmgr_handle_event+0x76>
            {
                d->status = ev->u.st.status;
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	791a      	ldrb	r2, [r3, #4]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	741a      	strb	r2, [r3, #16]
                d->nozzle = ev->u.st.nozzle;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	795a      	ldrb	r2, [r3, #5]
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	745a      	strb	r2, [r3, #17]
                d->last_status_ms = HAL_GetTick();
 80027b8:	f004 ff12 	bl	80075e0 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	615a      	str	r2, [r3, #20]
                d->last_error = 0u;
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
                d->fail_count = 0u;
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
 80027d2:	e00d      	b.n	80027f0 <pumpmgr_handle_event+0x92>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d109      	bne.n	80027f0 <pumpmgr_handle_event+0x92>
            {
                d->last_error = ev->u.err.error_code;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	791a      	ldrb	r2, [r3, #4]
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
                d->fail_count = ev->u.err.fail_count;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	795a      	ldrb	r2, [r3, #5]
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    for (uint8_t i = 0u; i < m->count; i++)
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
 80027f2:	3301      	adds	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 80027fc:	7bfa      	ldrb	r2, [r7, #15]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d3bb      	bcc.n	800277a <pumpmgr_handle_event+0x1c>
 8002802:	e000      	b.n	8002806 <pumpmgr_handle_event+0xa8>
    if (m == NULL || ev == NULL) return;
 8002804:	bf00      	nop
            }
        }
    }
}
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <PumpMgr_Task>:

void PumpMgr_Task(PumpMgr *m)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b094      	sub	sp, #80	@ 0x50
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 80d0 	beq.w	80029bc <PumpMgr_Task+0x1b0>
    uint32_t now = HAL_GetTick();
 800281c:	f004 fee0 	bl	80075e0 <HAL_GetTick>
 8002820:	6478      	str	r0, [r7, #68]	@ 0x44

    /* Build unique protocol list so we don't call Task/PopEvent multiple times
       for the same protocol instance when multiple pumps share one bus/port. */
    PumpProto *protos[PUMP_MAX_DEVICES];
    uint8_t proto_count = 0u;
 8002822:	2300      	movs	r3, #0
 8002824:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    for (uint8_t i = 0u; i < m->count; i++)
 8002828:	2300      	movs	r3, #0
 800282a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 800282e:	e049      	b.n	80028c4 <PumpMgr_Task+0xb8>
    {
        PumpProto *p = m->dev[i].proto;
 8002830:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	215c      	movs	r1, #92	@ 0x5c
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	4413      	add	r3, r2
 800283e:	3304      	adds	r3, #4
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (p == NULL) continue;
 8002844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002846:	2b00      	cmp	r3, #0
 8002848:	d036      	beq.n	80028b8 <PumpMgr_Task+0xac>

        bool seen = false;
 800284a:	2300      	movs	r3, #0
 800284c:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
        for (uint8_t j = 0u; j < proto_count; j++)
 8002850:	2300      	movs	r3, #0
 8002852:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8002856:	e012      	b.n	800287e <PumpMgr_Task+0x72>
        {
            if (protos[j] == p)
 8002858:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	3350      	adds	r3, #80	@ 0x50
 8002860:	443b      	add	r3, r7
 8002862:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8002866:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002868:	429a      	cmp	r2, r3
 800286a:	d103      	bne.n	8002874 <PumpMgr_Task+0x68>
            {
                seen = true;
 800286c:	2301      	movs	r3, #1
 800286e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                break;
 8002872:	e00a      	b.n	800288a <PumpMgr_Task+0x7e>
        for (uint8_t j = 0u; j < proto_count; j++)
 8002874:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002878:	3301      	adds	r3, #1
 800287a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800287e:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8002882:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002886:	429a      	cmp	r2, r3
 8002888:	d3e6      	bcc.n	8002858 <PumpMgr_Task+0x4c>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MAX_DEVICES)
 800288a:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800288e:	f083 0301 	eor.w	r3, r3, #1
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d010      	beq.n	80028ba <PumpMgr_Task+0xae>
 8002898:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800289c:	2b07      	cmp	r3, #7
 800289e:	d80c      	bhi.n	80028ba <PumpMgr_Task+0xae>
        {
            protos[proto_count++] = p;
 80028a0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80028a4:	1c5a      	adds	r2, r3, #1
 80028a6:	f887 204f 	strb.w	r2, [r7, #79]	@ 0x4f
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	3350      	adds	r3, #80	@ 0x50
 80028ae:	443b      	add	r3, r7
 80028b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80028b2:	f843 2c38 	str.w	r2, [r3, #-56]
 80028b6:	e000      	b.n	80028ba <PumpMgr_Task+0xae>
        if (p == NULL) continue;
 80028b8:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80028ba:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80028be:	3301      	adds	r3, #1
 80028c0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 80028ca:	f897 204e 	ldrb.w	r2, [r7, #78]	@ 0x4e
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d3ae      	bcc.n	8002830 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 80028d2:	2300      	movs	r3, #0
 80028d4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80028d8:	e01f      	b.n	800291a <PumpMgr_Task+0x10e>
    {
        PumpProto *p = protos[i];
 80028da:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	3350      	adds	r3, #80	@ 0x50
 80028e2:	443b      	add	r3, r7
 80028e4:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80028e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        PumpProto_Task(p);
 80028ea:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80028ec:	f7ff fcbe 	bl	800226c <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 80028f0:	e005      	b.n	80028fe <PumpMgr_Task+0xf2>
        {
            pumpmgr_handle_event(m, &ev);
 80028f2:	f107 0308 	add.w	r3, r7, #8
 80028f6:	4619      	mov	r1, r3
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff ff30 	bl	800275e <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 80028fe:	f107 0308 	add.w	r3, r7, #8
 8002902:	4619      	mov	r1, r3
 8002904:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002906:	f7ff fd0d 	bl	8002324 <PumpProto_PopEvent>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d1f0      	bne.n	80028f2 <PumpMgr_Task+0xe6>
    for (uint8_t i = 0u; i < proto_count; i++)
 8002910:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8002914:	3301      	adds	r3, #1
 8002916:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800291a:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800291e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002922:	429a      	cmp	r2, r3
 8002924:	d3d9      	bcc.n	80028da <PumpMgr_Task+0xce>
        }
    }

    /* 2) Periodic polling (round-robin per device, but respecting per-proto busy) */
    for (uint8_t i = 0u; i < m->count; i++)
 8002926:	2300      	movs	r3, #0
 8002928:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800292c:	e03e      	b.n	80029ac <PumpMgr_Task+0x1a0>
    {
        PumpDevice *d = &m->dev[i];
 800292e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8002932:	225c      	movs	r2, #92	@ 0x5c
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	4413      	add	r3, r2
 800293c:	643b      	str	r3, [r7, #64]	@ 0x40
        if (d->proto == NULL) continue;
 800293e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d028      	beq.n	8002998 <PumpMgr_Task+0x18c>

        if (now < m->next_poll_ms[i]) continue;
 8002946:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	32ba      	adds	r2, #186	@ 0xba
 800294e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002952:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002954:	429a      	cmp	r2, r3
 8002956:	d321      	bcc.n	800299c <PumpMgr_Task+0x190>

        if (!PumpProto_IsIdle(d->proto))
 8002958:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fca0 	bl	80022a2 <PumpProto_IsIdle>
 8002962:	4603      	mov	r3, r0
 8002964:	f083 0301 	eor.w	r3, r3, #1
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d118      	bne.n	80029a0 <PumpMgr_Task+0x194>
        {
            /* try later */
            continue;
        }

        (void)PumpProto_PollStatus(d->proto, d->ctrl_addr, d->slave_addr);
 800296e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002970:	6858      	ldr	r0, [r3, #4]
 8002972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002974:	7a19      	ldrb	r1, [r3, #8]
 8002976:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002978:	7a5b      	ldrb	r3, [r3, #9]
 800297a:	461a      	mov	r2, r3
 800297c:	f7ff fcaf 	bl	80022de <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f8d3 12e4 	ldr.w	r1, [r3, #740]	@ 0x2e4
 8002986:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 800298a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800298c:	4419      	add	r1, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	32ba      	adds	r2, #186	@ 0xba
 8002992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002996:	e004      	b.n	80029a2 <PumpMgr_Task+0x196>
        if (d->proto == NULL) continue;
 8002998:	bf00      	nop
 800299a:	e002      	b.n	80029a2 <PumpMgr_Task+0x196>
        if (now < m->next_poll_ms[i]) continue;
 800299c:	bf00      	nop
 800299e:	e000      	b.n	80029a2 <PumpMgr_Task+0x196>
            continue;
 80029a0:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80029a2:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80029a6:	3301      	adds	r3, #1
 80029a8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 80029b2:	f897 204a 	ldrb.w	r2, [r7, #74]	@ 0x4a
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d3b9      	bcc.n	800292e <PumpMgr_Task+0x122>
 80029ba:	e000      	b.n	80029be <PumpMgr_Task+0x1b2>
    if (m == NULL) return;
 80029bc:	bf00      	nop
    }
}
 80029be:	3750      	adds	r7, #80	@ 0x50
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <PumpProto_PresetVolume>:

static inline PumpProtoResult PumpProto_PresetVolume(PumpProto *p, uint8_t ctrl, uint8_t slave, uint8_t nozzle, uint32_t volume_dL, uint16_t price)
{
 80029c4:	b5b0      	push	{r4, r5, r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	4608      	mov	r0, r1
 80029ce:	4611      	mov	r1, r2
 80029d0:	461a      	mov	r2, r3
 80029d2:	4603      	mov	r3, r0
 80029d4:	70fb      	strb	r3, [r7, #3]
 80029d6:	460b      	mov	r3, r1
 80029d8:	70bb      	strb	r3, [r7, #2]
 80029da:	4613      	mov	r3, r2
 80029dc:	707b      	strb	r3, [r7, #1]
    if (p == NULL || p->vt == NULL || p->vt->send_preset_volume == NULL) return PUMP_PROTO_ERR;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d008      	beq.n	80029f6 <PumpProto_PresetVolume+0x32>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d004      	beq.n	80029f6 <PumpProto_PresetVolume+0x32>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <PumpProto_PresetVolume+0x36>
 80029f6:	2302      	movs	r3, #2
 80029f8:	e00e      	b.n	8002a18 <PumpProto_PresetVolume+0x54>
    return p->vt->send_preset_volume(p->ctx, ctrl, slave, nozzle, volume_dL, price);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68dc      	ldr	r4, [r3, #12]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6858      	ldr	r0, [r3, #4]
 8002a04:	787d      	ldrb	r5, [r7, #1]
 8002a06:	78ba      	ldrb	r2, [r7, #2]
 8002a08:	78f9      	ldrb	r1, [r7, #3]
 8002a0a:	8bbb      	ldrh	r3, [r7, #28]
 8002a0c:	9301      	str	r3, [sp, #4]
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	462b      	mov	r3, r5
 8002a14:	47a0      	blx	r4
 8002a16:	4603      	mov	r3, r0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3708      	adds	r7, #8
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bdb0      	pop	{r4, r5, r7, pc}

08002a20 <PumpProto_PresetMoney>:

static inline PumpProtoResult PumpProto_PresetMoney(PumpProto *p, uint8_t ctrl, uint8_t slave, uint8_t nozzle, uint32_t money, uint16_t price)
{
 8002a20:	b5b0      	push	{r4, r5, r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af02      	add	r7, sp, #8
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	4608      	mov	r0, r1
 8002a2a:	4611      	mov	r1, r2
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4603      	mov	r3, r0
 8002a30:	70fb      	strb	r3, [r7, #3]
 8002a32:	460b      	mov	r3, r1
 8002a34:	70bb      	strb	r3, [r7, #2]
 8002a36:	4613      	mov	r3, r2
 8002a38:	707b      	strb	r3, [r7, #1]
    if (p == NULL || p->vt == NULL || p->vt->send_preset_money == NULL) return PUMP_PROTO_ERR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <PumpProto_PresetMoney+0x32>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d004      	beq.n	8002a52 <PumpProto_PresetMoney+0x32>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <PumpProto_PresetMoney+0x36>
 8002a52:	2302      	movs	r3, #2
 8002a54:	e00e      	b.n	8002a74 <PumpProto_PresetMoney+0x54>
    return p->vt->send_preset_money(p->ctx, ctrl, slave, nozzle, money, price);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	691c      	ldr	r4, [r3, #16]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6858      	ldr	r0, [r3, #4]
 8002a60:	787d      	ldrb	r5, [r7, #1]
 8002a62:	78ba      	ldrb	r2, [r7, #2]
 8002a64:	78f9      	ldrb	r1, [r7, #3]
 8002a66:	8bbb      	ldrh	r3, [r7, #28]
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	462b      	mov	r3, r5
 8002a70:	47a0      	blx	r4
 8002a72:	4603      	mov	r3, r0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3708      	adds	r7, #8
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bdb0      	pop	{r4, r5, r7, pc}

08002a7c <PumpProto_Stop>:

static inline PumpProtoResult PumpProto_Stop(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	70fb      	strb	r3, [r7, #3]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_stop == NULL) return PUMP_PROTO_ERR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d008      	beq.n	8002aa4 <PumpProto_Stop+0x28>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d004      	beq.n	8002aa4 <PumpProto_Stop+0x28>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <PumpProto_Stop+0x2c>
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	e008      	b.n	8002aba <PumpProto_Stop+0x3e>
    return p->vt->send_stop(p->ctx, ctrl, slave);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	6850      	ldr	r0, [r2, #4]
 8002ab2:	78ba      	ldrb	r2, [r7, #2]
 8002ab4:	78f9      	ldrb	r1, [r7, #3]
 8002ab6:	4798      	blx	r3
 8002ab8:	4603      	mov	r3, r0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <PumpProto_Resume>:

static inline PumpProtoResult PumpProto_Resume(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	460b      	mov	r3, r1
 8002acc:	70fb      	strb	r3, [r7, #3]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_resume == NULL) return PUMP_PROTO_ERR;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d008      	beq.n	8002aea <PumpProto_Resume+0x28>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d004      	beq.n	8002aea <PumpProto_Resume+0x28>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <PumpProto_Resume+0x2c>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e008      	b.n	8002b00 <PumpProto_Resume+0x3e>
    return p->vt->send_resume(p->ctx, ctrl, slave);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6850      	ldr	r0, [r2, #4]
 8002af8:	78ba      	ldrb	r2, [r7, #2]
 8002afa:	78f9      	ldrb	r1, [r7, #3]
 8002afc:	4798      	blx	r3
 8002afe:	4603      	mov	r3, r0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <PumpProto_End>:

static inline PumpProtoResult PumpProto_End(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	460b      	mov	r3, r1
 8002b12:	70fb      	strb	r3, [r7, #3]
 8002b14:	4613      	mov	r3, r2
 8002b16:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_end == NULL) return PUMP_PROTO_ERR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d008      	beq.n	8002b30 <PumpProto_End+0x28>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d004      	beq.n	8002b30 <PumpProto_End+0x28>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	69db      	ldr	r3, [r3, #28]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d101      	bne.n	8002b34 <PumpProto_End+0x2c>
 8002b30:	2302      	movs	r3, #2
 8002b32:	e008      	b.n	8002b46 <PumpProto_End+0x3e>
    return p->vt->send_end(p->ctx, ctrl, slave);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6850      	ldr	r0, [r2, #4]
 8002b3e:	78ba      	ldrb	r2, [r7, #2]
 8002b40:	78f9      	ldrb	r1, [r7, #3]
 8002b42:	4798      	blx	r3
 8002b44:	4603      	mov	r3, r0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <PumpProto_PollRealtimeVolume>:

static inline PumpProtoResult PumpProto_PollRealtimeVolume(PumpProto *p, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8002b4e:	b590      	push	{r4, r7, lr}
 8002b50:	b083      	sub	sp, #12
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	4608      	mov	r0, r1
 8002b58:	4611      	mov	r1, r2
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	70fb      	strb	r3, [r7, #3]
 8002b60:	460b      	mov	r3, r1
 8002b62:	70bb      	strb	r3, [r7, #2]
 8002b64:	4613      	mov	r3, r2
 8002b66:	707b      	strb	r3, [r7, #1]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_realtime_volume == NULL) return PUMP_PROTO_ERR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d008      	beq.n	8002b80 <PumpProto_PollRealtimeVolume+0x32>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d004      	beq.n	8002b80 <PumpProto_PollRealtimeVolume+0x32>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <PumpProto_PollRealtimeVolume+0x36>
 8002b80:	2302      	movs	r3, #2
 8002b82:	e009      	b.n	8002b98 <PumpProto_PollRealtimeVolume+0x4a>
    return p->vt->send_poll_realtime_volume(p->ctx, ctrl, slave, nozzle);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6a1c      	ldr	r4, [r3, #32]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6858      	ldr	r0, [r3, #4]
 8002b8e:	787b      	ldrb	r3, [r7, #1]
 8002b90:	78ba      	ldrb	r2, [r7, #2]
 8002b92:	78f9      	ldrb	r1, [r7, #3]
 8002b94:	47a0      	blx	r4
 8002b96:	4603      	mov	r3, r0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd90      	pop	{r4, r7, pc}

08002ba0 <PumpProto_PollRealtimeMoney>:

static inline PumpProtoResult PumpProto_PollRealtimeMoney(PumpProto *p, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8002ba0:	b590      	push	{r4, r7, lr}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	4608      	mov	r0, r1
 8002baa:	4611      	mov	r1, r2
 8002bac:	461a      	mov	r2, r3
 8002bae:	4603      	mov	r3, r0
 8002bb0:	70fb      	strb	r3, [r7, #3]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	70bb      	strb	r3, [r7, #2]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	707b      	strb	r3, [r7, #1]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_realtime_money == NULL) return PUMP_PROTO_ERR;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d008      	beq.n	8002bd2 <PumpProto_PollRealtimeMoney+0x32>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d004      	beq.n	8002bd2 <PumpProto_PollRealtimeMoney+0x32>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <PumpProto_PollRealtimeMoney+0x36>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e009      	b.n	8002bea <PumpProto_PollRealtimeMoney+0x4a>
    return p->vt->send_poll_realtime_money(p->ctx, ctrl, slave, nozzle);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6858      	ldr	r0, [r3, #4]
 8002be0:	787b      	ldrb	r3, [r7, #1]
 8002be2:	78ba      	ldrb	r2, [r7, #2]
 8002be4:	78f9      	ldrb	r1, [r7, #3]
 8002be6:	47a0      	blx	r4
 8002be8:	4603      	mov	r3, r0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd90      	pop	{r4, r7, pc}

08002bf2 <PumpProto_ReadTotalizer>:

static inline PumpProtoResult PumpProto_ReadTotalizer(PumpProto *p, uint8_t ctrl, uint8_t slave, uint8_t index)
{
 8002bf2:	b590      	push	{r4, r7, lr}
 8002bf4:	b083      	sub	sp, #12
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
 8002bfa:	4608      	mov	r0, r1
 8002bfc:	4611      	mov	r1, r2
 8002bfe:	461a      	mov	r2, r3
 8002c00:	4603      	mov	r3, r0
 8002c02:	70fb      	strb	r3, [r7, #3]
 8002c04:	460b      	mov	r3, r1
 8002c06:	70bb      	strb	r3, [r7, #2]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	707b      	strb	r3, [r7, #1]
    if (p == NULL || p->vt == NULL || p->vt->send_read_totalizer == NULL) return PUMP_PROTO_ERR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d008      	beq.n	8002c24 <PumpProto_ReadTotalizer+0x32>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d004      	beq.n	8002c24 <PumpProto_ReadTotalizer+0x32>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <PumpProto_ReadTotalizer+0x36>
 8002c24:	2302      	movs	r3, #2
 8002c26:	e009      	b.n	8002c3c <PumpProto_ReadTotalizer+0x4a>
    return p->vt->send_read_totalizer(p->ctx, ctrl, slave, index);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6858      	ldr	r0, [r3, #4]
 8002c32:	787b      	ldrb	r3, [r7, #1]
 8002c34:	78ba      	ldrb	r2, [r7, #2]
 8002c36:	78f9      	ldrb	r1, [r7, #3]
 8002c38:	47a0      	blx	r4
 8002c3a:	4603      	mov	r3, r0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd90      	pop	{r4, r7, pc}

08002c44 <PumpProto_ReadTransaction>:

static inline PumpProtoResult PumpProto_ReadTransaction(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	70fb      	strb	r3, [r7, #3]
 8002c50:	4613      	mov	r3, r2
 8002c52:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_read_transaction == NULL) return PUMP_PROTO_ERR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d008      	beq.n	8002c6c <PumpProto_ReadTransaction+0x28>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d004      	beq.n	8002c6c <PumpProto_ReadTransaction+0x28>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d101      	bne.n	8002c70 <PumpProto_ReadTransaction+0x2c>
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	e008      	b.n	8002c82 <PumpProto_ReadTransaction+0x3e>
    return p->vt->send_read_transaction(p->ctx, ctrl, slave);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6850      	ldr	r0, [r2, #4]
 8002c7a:	78ba      	ldrb	r2, [r7, #2]
 8002c7c:	78f9      	ldrb	r1, [r7, #3]
 8002c7e:	4798      	blx	r3
 8002c80:	4603      	mov	r3, r0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <PumpMgr_PresetVolume>:
 * @param nozzle: Nozzle number (1-9)
 * @param volume_dL: Volume in deciliters (1L = 10dL)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_PresetVolume(PumpMgr *mgr, uint8_t pump_id, uint8_t nozzle, uint32_t volume_dL)
{
 8002c8a:	b590      	push	{r4, r7, lr}
 8002c8c:	b089      	sub	sp, #36	@ 0x24
 8002c8e:	af02      	add	r7, sp, #8
 8002c90:	60f8      	str	r0, [r7, #12]
 8002c92:	607b      	str	r3, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	72fb      	strb	r3, [r7, #11]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	72bb      	strb	r3, [r7, #10]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d005      	beq.n	8002cae <PumpMgr_PresetVolume+0x24>
 8002ca2:	7afb      	ldrb	r3, [r7, #11]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <PumpMgr_PresetVolume+0x24>
 8002ca8:	7afb      	ldrb	r3, [r7, #11]
 8002caa:	2b08      	cmp	r3, #8
 8002cac:	d901      	bls.n	8002cb2 <PumpMgr_PresetVolume+0x28>
 8002cae:	2302      	movs	r3, #2
 8002cb0:	e025      	b.n	8002cfe <PumpMgr_PresetVolume+0x74>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002cb2:	7afb      	ldrb	r3, [r7, #11]
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	225c      	movs	r2, #92	@ 0x5c
 8002cb8:	fb02 f303 	mul.w	r3, r2, r3
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	617b      	str	r3, [r7, #20]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <PumpMgr_PresetVolume+0x44>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	e017      	b.n	8002cfe <PumpMgr_PresetVolume+0x74>
    
    /* Store preset parameters */
    dev->preset_volume_dL = volume_dL;
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	619a      	str	r2, [r3, #24]
    dev->preset_nozzle = nozzle;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	7aba      	ldrb	r2, [r7, #10]
 8002cd8:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Send preset command with current price */
    return PumpProto_PresetVolume(dev->proto, dev->ctrl_addr, dev->slave_addr,
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	6858      	ldr	r0, [r3, #4]
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	7a19      	ldrb	r1, [r3, #8]
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	7a5a      	ldrb	r2, [r3, #9]
                                  nozzle, volume_dL, (uint16_t)dev->price);
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	68db      	ldr	r3, [r3, #12]
    return PumpProto_PresetVolume(dev->proto, dev->ctrl_addr, dev->slave_addr,
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	7abc      	ldrb	r4, [r7, #10]
 8002cf0:	9301      	str	r3, [sp, #4]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	4623      	mov	r3, r4
 8002cf8:	f7ff fe64 	bl	80029c4 <PumpProto_PresetVolume>
 8002cfc:	4603      	mov	r3, r0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	371c      	adds	r7, #28
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd90      	pop	{r4, r7, pc}

08002d06 <PumpMgr_PresetMoney>:
 * @param nozzle: Nozzle number (1-9)
 * @param money: Money amount in smallest units
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_PresetMoney(PumpMgr *mgr, uint8_t pump_id, uint8_t nozzle, uint32_t money)
{
 8002d06:	b590      	push	{r4, r7, lr}
 8002d08:	b089      	sub	sp, #36	@ 0x24
 8002d0a:	af02      	add	r7, sp, #8
 8002d0c:	60f8      	str	r0, [r7, #12]
 8002d0e:	607b      	str	r3, [r7, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	72fb      	strb	r3, [r7, #11]
 8002d14:	4613      	mov	r3, r2
 8002d16:	72bb      	strb	r3, [r7, #10]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d005      	beq.n	8002d2a <PumpMgr_PresetMoney+0x24>
 8002d1e:	7afb      	ldrb	r3, [r7, #11]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d002      	beq.n	8002d2a <PumpMgr_PresetMoney+0x24>
 8002d24:	7afb      	ldrb	r3, [r7, #11]
 8002d26:	2b08      	cmp	r3, #8
 8002d28:	d901      	bls.n	8002d2e <PumpMgr_PresetMoney+0x28>
 8002d2a:	2302      	movs	r3, #2
 8002d2c:	e025      	b.n	8002d7a <PumpMgr_PresetMoney+0x74>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002d2e:	7afb      	ldrb	r3, [r7, #11]
 8002d30:	3b01      	subs	r3, #1
 8002d32:	225c      	movs	r2, #92	@ 0x5c
 8002d34:	fb02 f303 	mul.w	r3, r2, r3
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	617b      	str	r3, [r7, #20]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <PumpMgr_PresetMoney+0x44>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e017      	b.n	8002d7a <PumpMgr_PresetMoney+0x74>
    
    /* Store preset parameters */
    dev->preset_money = money;
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	61da      	str	r2, [r3, #28]
    dev->preset_nozzle = nozzle;
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	7aba      	ldrb	r2, [r7, #10]
 8002d54:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Send preset command with current price */
    return PumpProto_PresetMoney(dev->proto, dev->ctrl_addr, dev->slave_addr,
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	6858      	ldr	r0, [r3, #4]
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	7a19      	ldrb	r1, [r3, #8]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	7a5a      	ldrb	r2, [r3, #9]
                                 nozzle, money, (uint16_t)dev->price);
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	68db      	ldr	r3, [r3, #12]
    return PumpProto_PresetMoney(dev->proto, dev->ctrl_addr, dev->slave_addr,
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	7abc      	ldrb	r4, [r7, #10]
 8002d6c:	9301      	str	r3, [sp, #4]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	4623      	mov	r3, r4
 8002d74:	f7ff fe54 	bl	8002a20 <PumpProto_PresetMoney>
 8002d78:	4603      	mov	r3, r0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	371c      	adds	r7, #28
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd90      	pop	{r4, r7, pc}

08002d82 <PumpMgr_Stop>:
 * @param mgr: Pump manager context
 * @param pump_id: Pump ID (1..N)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_Stop(PumpMgr *mgr, uint8_t pump_id)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b084      	sub	sp, #16
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	70fb      	strb	r3, [r7, #3]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d005      	beq.n	8002da0 <PumpMgr_Stop+0x1e>
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <PumpMgr_Stop+0x1e>
 8002d9a:	78fb      	ldrb	r3, [r7, #3]
 8002d9c:	2b08      	cmp	r3, #8
 8002d9e:	d901      	bls.n	8002da4 <PumpMgr_Stop+0x22>
 8002da0:	2302      	movs	r3, #2
 8002da2:	e017      	b.n	8002dd4 <PumpMgr_Stop+0x52>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002da4:	78fb      	ldrb	r3, [r7, #3]
 8002da6:	3b01      	subs	r3, #1
 8002da8:	225c      	movs	r2, #92	@ 0x5c
 8002daa:	fb02 f303 	mul.w	r3, r2, r3
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	4413      	add	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <PumpMgr_Stop+0x3e>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e009      	b.n	8002dd4 <PumpMgr_Stop+0x52>
    
    return PumpProto_Stop(dev->proto, dev->ctrl_addr, dev->slave_addr);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6858      	ldr	r0, [r3, #4]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	7a19      	ldrb	r1, [r3, #8]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	7a5b      	ldrb	r3, [r3, #9]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	f7ff fe55 	bl	8002a7c <PumpProto_Stop>
 8002dd2:	4603      	mov	r3, r0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <PumpMgr_Resume>:
 * @param mgr: Pump manager context
 * @param pump_id: Pump ID (1..N)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_Resume(PumpMgr *mgr, uint8_t pump_id)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	70fb      	strb	r3, [r7, #3]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d005      	beq.n	8002dfa <PumpMgr_Resume+0x1e>
 8002dee:	78fb      	ldrb	r3, [r7, #3]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <PumpMgr_Resume+0x1e>
 8002df4:	78fb      	ldrb	r3, [r7, #3]
 8002df6:	2b08      	cmp	r3, #8
 8002df8:	d901      	bls.n	8002dfe <PumpMgr_Resume+0x22>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e017      	b.n	8002e2e <PumpMgr_Resume+0x52>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002dfe:	78fb      	ldrb	r3, [r7, #3]
 8002e00:	3b01      	subs	r3, #1
 8002e02:	225c      	movs	r2, #92	@ 0x5c
 8002e04:	fb02 f303 	mul.w	r3, r2, r3
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <PumpMgr_Resume+0x3e>
 8002e16:	2302      	movs	r3, #2
 8002e18:	e009      	b.n	8002e2e <PumpMgr_Resume+0x52>
    
    return PumpProto_Resume(dev->proto, dev->ctrl_addr, dev->slave_addr);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6858      	ldr	r0, [r3, #4]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	7a19      	ldrb	r1, [r3, #8]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	7a5b      	ldrb	r3, [r3, #9]
 8002e26:	461a      	mov	r2, r3
 8002e28:	f7ff fe4b 	bl	8002ac2 <PumpProto_Resume>
 8002e2c:	4603      	mov	r3, r0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}

08002e36 <PumpMgr_End>:
 * @param mgr: Pump manager context
 * @param pump_id: Pump ID (1..N)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_End(PumpMgr *mgr, uint8_t pump_id)
{
 8002e36:	b580      	push	{r7, lr}
 8002e38:	b084      	sub	sp, #16
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
 8002e3e:	460b      	mov	r3, r1
 8002e40:	70fb      	strb	r3, [r7, #3]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <PumpMgr_End+0x1e>
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d002      	beq.n	8002e54 <PumpMgr_End+0x1e>
 8002e4e:	78fb      	ldrb	r3, [r7, #3]
 8002e50:	2b08      	cmp	r3, #8
 8002e52:	d901      	bls.n	8002e58 <PumpMgr_End+0x22>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e017      	b.n	8002e88 <PumpMgr_End+0x52>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002e58:	78fb      	ldrb	r3, [r7, #3]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	225c      	movs	r2, #92	@ 0x5c
 8002e5e:	fb02 f303 	mul.w	r3, r2, r3
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <PumpMgr_End+0x3e>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e009      	b.n	8002e88 <PumpMgr_End+0x52>
    
    return PumpProto_End(dev->proto, dev->ctrl_addr, dev->slave_addr);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6858      	ldr	r0, [r3, #4]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	7a19      	ldrb	r1, [r3, #8]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	7a5b      	ldrb	r3, [r3, #9]
 8002e80:	461a      	mov	r2, r3
 8002e82:	f7ff fe41 	bl	8002b08 <PumpProto_End>
 8002e86:	4603      	mov	r3, r0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <PumpMgr_PollRealtimeVolume>:
 * @param pump_id: Pump ID (1..N)
 * @param nozzle: Nozzle number (1-9)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_PollRealtimeVolume(PumpMgr *mgr, uint8_t pump_id, uint8_t nozzle)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	70fb      	strb	r3, [r7, #3]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	70bb      	strb	r3, [r7, #2]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d005      	beq.n	8002eb2 <PumpMgr_PollRealtimeVolume+0x22>
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d002      	beq.n	8002eb2 <PumpMgr_PollRealtimeVolume+0x22>
 8002eac:	78fb      	ldrb	r3, [r7, #3]
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d901      	bls.n	8002eb6 <PumpMgr_PollRealtimeVolume+0x26>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e017      	b.n	8002ee6 <PumpMgr_PollRealtimeVolume+0x56>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	225c      	movs	r2, #92	@ 0x5c
 8002ebc:	fb02 f303 	mul.w	r3, r2, r3
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <PumpMgr_PollRealtimeVolume+0x42>
 8002ece:	2302      	movs	r3, #2
 8002ed0:	e009      	b.n	8002ee6 <PumpMgr_PollRealtimeVolume+0x56>
    
    return PumpProto_PollRealtimeVolume(dev->proto, dev->ctrl_addr, dev->slave_addr, nozzle);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6858      	ldr	r0, [r3, #4]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	7a19      	ldrb	r1, [r3, #8]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	7a5a      	ldrb	r2, [r3, #9]
 8002ede:	78bb      	ldrb	r3, [r7, #2]
 8002ee0:	f7ff fe35 	bl	8002b4e <PumpProto_PollRealtimeVolume>
 8002ee4:	4603      	mov	r3, r0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3710      	adds	r7, #16
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <PumpMgr_PollRealtimeMoney>:
 * @param pump_id: Pump ID (1..N)
 * @param nozzle: Nozzle number (1-9)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_PollRealtimeMoney(PumpMgr *mgr, uint8_t pump_id, uint8_t nozzle)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b084      	sub	sp, #16
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	70fb      	strb	r3, [r7, #3]
 8002efa:	4613      	mov	r3, r2
 8002efc:	70bb      	strb	r3, [r7, #2]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <PumpMgr_PollRealtimeMoney+0x22>
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d002      	beq.n	8002f10 <PumpMgr_PollRealtimeMoney+0x22>
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	2b08      	cmp	r3, #8
 8002f0e:	d901      	bls.n	8002f14 <PumpMgr_PollRealtimeMoney+0x26>
 8002f10:	2302      	movs	r3, #2
 8002f12:	e017      	b.n	8002f44 <PumpMgr_PollRealtimeMoney+0x56>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	225c      	movs	r2, #92	@ 0x5c
 8002f1a:	fb02 f303 	mul.w	r3, r2, r3
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	4413      	add	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <PumpMgr_PollRealtimeMoney+0x42>
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e009      	b.n	8002f44 <PumpMgr_PollRealtimeMoney+0x56>
    
    return PumpProto_PollRealtimeMoney(dev->proto, dev->ctrl_addr, dev->slave_addr, nozzle);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6858      	ldr	r0, [r3, #4]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	7a19      	ldrb	r1, [r3, #8]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	7a5a      	ldrb	r2, [r3, #9]
 8002f3c:	78bb      	ldrb	r3, [r7, #2]
 8002f3e:	f7ff fe2f 	bl	8002ba0 <PumpProto_PollRealtimeMoney>
 8002f42:	4603      	mov	r3, r0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3710      	adds	r7, #16
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <PumpMgr_ReadTotalizer>:
 * @param pump_id: Pump ID (1..N)
 * @param index: Totalizer index (0-7)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_ReadTotalizer(PumpMgr *mgr, uint8_t pump_id, uint8_t index)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	70fb      	strb	r3, [r7, #3]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	70bb      	strb	r3, [r7, #2]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d005      	beq.n	8002f6e <PumpMgr_ReadTotalizer+0x22>
 8002f62:	78fb      	ldrb	r3, [r7, #3]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d002      	beq.n	8002f6e <PumpMgr_ReadTotalizer+0x22>
 8002f68:	78fb      	ldrb	r3, [r7, #3]
 8002f6a:	2b08      	cmp	r3, #8
 8002f6c:	d901      	bls.n	8002f72 <PumpMgr_ReadTotalizer+0x26>
 8002f6e:	2302      	movs	r3, #2
 8002f70:	e017      	b.n	8002fa2 <PumpMgr_ReadTotalizer+0x56>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002f72:	78fb      	ldrb	r3, [r7, #3]
 8002f74:	3b01      	subs	r3, #1
 8002f76:	225c      	movs	r2, #92	@ 0x5c
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	4413      	add	r3, r2
 8002f80:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <PumpMgr_ReadTotalizer+0x42>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e009      	b.n	8002fa2 <PumpMgr_ReadTotalizer+0x56>
    
    return PumpProto_ReadTotalizer(dev->proto, dev->ctrl_addr, dev->slave_addr, index);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6858      	ldr	r0, [r3, #4]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	7a19      	ldrb	r1, [r3, #8]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	7a5a      	ldrb	r2, [r3, #9]
 8002f9a:	78bb      	ldrb	r3, [r7, #2]
 8002f9c:	f7ff fe29 	bl	8002bf2 <PumpProto_ReadTotalizer>
 8002fa0:	4603      	mov	r3, r0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3710      	adds	r7, #16
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}

08002faa <PumpMgr_ReadTransaction>:
 * @param mgr: Pump manager context
 * @param pump_id: Pump ID (1..N)
 * @return PumpProtoResult
 */
PumpProtoResult PumpMgr_ReadTransaction(PumpMgr *mgr, uint8_t pump_id)
{
 8002faa:	b580      	push	{r7, lr}
 8002fac:	b084      	sub	sp, #16
 8002fae:	af00      	add	r7, sp, #0
 8002fb0:	6078      	str	r0, [r7, #4]
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	70fb      	strb	r3, [r7, #3]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return PUMP_PROTO_ERR;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <PumpMgr_ReadTransaction+0x1e>
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <PumpMgr_ReadTransaction+0x1e>
 8002fc2:	78fb      	ldrb	r3, [r7, #3]
 8002fc4:	2b08      	cmp	r3, #8
 8002fc6:	d901      	bls.n	8002fcc <PumpMgr_ReadTransaction+0x22>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e017      	b.n	8002ffc <PumpMgr_ReadTransaction+0x52>
    
    PumpDevice *dev = &mgr->dev[pump_id - 1u];
 8002fcc:	78fb      	ldrb	r3, [r7, #3]
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	225c      	movs	r2, #92	@ 0x5c
 8002fd2:	fb02 f303 	mul.w	r3, r2, r3
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	4413      	add	r3, r2
 8002fda:	60fb      	str	r3, [r7, #12]
    if (dev->proto == NULL) return PUMP_PROTO_ERR;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <PumpMgr_ReadTransaction+0x3e>
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	e009      	b.n	8002ffc <PumpMgr_ReadTransaction+0x52>
    
    return PumpProto_ReadTransaction(dev->proto, dev->ctrl_addr, dev->slave_addr);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6858      	ldr	r0, [r3, #4]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	7a19      	ldrb	r1, [r3, #8]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	7a5b      	ldrb	r3, [r3, #9]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	f7ff fe25 	bl	8002c44 <PumpProto_ReadTransaction>
 8002ffa:	4603      	mov	r3, r0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <PumpMgr_GetRealtimeVolume>:
 * @param mgr: Pump manager context
 * @param pump_id: Pump ID (1..N)
 * @return Volume in dL, or 0 if no data
 */
uint32_t PumpMgr_GetRealtimeVolume(const PumpMgr *mgr, uint8_t pump_id)
{
 8003004:	b480      	push	{r7}
 8003006:	b083      	sub	sp, #12
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	460b      	mov	r3, r1
 800300e:	70fb      	strb	r3, [r7, #3]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return 0;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d005      	beq.n	8003022 <PumpMgr_GetRealtimeVolume+0x1e>
 8003016:	78fb      	ldrb	r3, [r7, #3]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d002      	beq.n	8003022 <PumpMgr_GetRealtimeVolume+0x1e>
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	2b08      	cmp	r3, #8
 8003020:	d901      	bls.n	8003026 <PumpMgr_GetRealtimeVolume+0x22>
 8003022:	2300      	movs	r3, #0
 8003024:	e008      	b.n	8003038 <PumpMgr_GetRealtimeVolume+0x34>
    return mgr->dev[pump_id - 1u].last_rt_volume_dL;
 8003026:	78fb      	ldrb	r3, [r7, #3]
 8003028:	3b01      	subs	r3, #1
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	215c      	movs	r1, #92	@ 0x5c
 800302e:	fb01 f303 	mul.w	r3, r1, r3
 8003032:	4413      	add	r3, r2
 8003034:	3324      	adds	r3, #36	@ 0x24
 8003036:	681b      	ldr	r3, [r3, #0]
}
 8003038:	4618      	mov	r0, r3
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <PumpMgr_GetRealtimeMoney>:
 * @param mgr: Pump manager context
 * @param pump_id: Pump ID (1..N)
 * @return Money amount, or 0 if no data
 */
uint32_t PumpMgr_GetRealtimeMoney(const PumpMgr *mgr, uint8_t pump_id)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	460b      	mov	r3, r1
 800304e:	70fb      	strb	r3, [r7, #3]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES) return 0;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <PumpMgr_GetRealtimeMoney+0x1e>
 8003056:	78fb      	ldrb	r3, [r7, #3]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d002      	beq.n	8003062 <PumpMgr_GetRealtimeMoney+0x1e>
 800305c:	78fb      	ldrb	r3, [r7, #3]
 800305e:	2b08      	cmp	r3, #8
 8003060:	d901      	bls.n	8003066 <PumpMgr_GetRealtimeMoney+0x22>
 8003062:	2300      	movs	r3, #0
 8003064:	e008      	b.n	8003078 <PumpMgr_GetRealtimeMoney+0x34>
    return mgr->dev[pump_id - 1u].last_rt_money;
 8003066:	78fb      	ldrb	r3, [r7, #3]
 8003068:	3b01      	subs	r3, #1
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	215c      	movs	r1, #92	@ 0x5c
 800306e:	fb01 f303 	mul.w	r3, r1, r3
 8003072:	4413      	add	r3, r2
 8003074:	3328      	adds	r3, #40	@ 0x28
 8003076:	681b      	ldr	r3, [r3, #0]
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <PumpMgr_GetTotalizer>:
 * @param pump_id: Pump ID (1..N)
 * @param index: Totalizer index (0-7)
 * @return Totalizer value in dL, or 0 if no data
 */
uint32_t PumpMgr_GetTotalizer(const PumpMgr *mgr, uint8_t pump_id, uint8_t index)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	70fb      	strb	r3, [r7, #3]
 8003090:	4613      	mov	r3, r2
 8003092:	70bb      	strb	r3, [r7, #2]
    if (mgr == NULL || pump_id == 0 || pump_id > PUMP_MAX_DEVICES || index >= 8) return 0;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d008      	beq.n	80030ac <PumpMgr_GetTotalizer+0x28>
 800309a:	78fb      	ldrb	r3, [r7, #3]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <PumpMgr_GetTotalizer+0x28>
 80030a0:	78fb      	ldrb	r3, [r7, #3]
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d802      	bhi.n	80030ac <PumpMgr_GetTotalizer+0x28>
 80030a6:	78bb      	ldrb	r3, [r7, #2]
 80030a8:	2b07      	cmp	r3, #7
 80030aa:	d901      	bls.n	80030b0 <PumpMgr_GetTotalizer+0x2c>
 80030ac:	2300      	movs	r3, #0
 80030ae:	e00c      	b.n	80030ca <PumpMgr_GetTotalizer+0x46>
    return mgr->dev[pump_id - 1u].totalizer[index];
 80030b0:	78fb      	ldrb	r3, [r7, #3]
 80030b2:	1e5a      	subs	r2, r3, #1
 80030b4:	78b8      	ldrb	r0, [r7, #2]
 80030b6:	6879      	ldr	r1, [r7, #4]
 80030b8:	4613      	mov	r3, r2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	4413      	add	r3, r2
 80030be:	00db      	lsls	r3, r3, #3
 80030c0:	1a9b      	subs	r3, r3, r2
 80030c2:	4403      	add	r3, r0
 80030c4:	330c      	adds	r3, #12
 80030c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	370c      	adds	r7, #12
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	4603      	mov	r3, r0
 80030de:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	3301      	adds	r3, #1
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	b2db      	uxtb	r3, r3
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff ffe5 	bl	80030d6 <q_next>
 800310c:	4603      	mov	r3, r0
 800310e:	461a      	mov	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 8003116:	429a      	cmp	r2, r3
 8003118:	bf0c      	ite	eq
 800311a:	2301      	moveq	r3, #1
 800311c:	2300      	movne	r3, #0
 800311e:	b2db      	uxtb	r3, r3
}
 8003120:	4618      	mov	r0, r3
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 2328 	ldrb.w	r2, [r3, #808]	@ 0x328
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800313c:	429a      	cmp	r2, r3
 800313e:	bf0c      	ite	eq
 8003140:	2301      	moveq	r3, #1
 8003142:	2300      	movne	r3, #0
 8003144:	b2db      	uxtb	r3, r3
}
 8003146:	4618      	mov	r0, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8003152:	b590      	push	{r4, r7, lr}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
 800315a:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d02c      	beq.n	80031bc <q_push+0x6a>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d029      	beq.n	80031bc <q_push+0x6a>
    if (q_is_full(gkl))
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f7ff ffc5 	bl	80030f8 <q_is_full>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d00a      	beq.n	800318a <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800317a:	4618      	mov	r0, r3
 800317c:	f7ff ffab 	bl	80030d6 <q_next>
 8003180:	4603      	mov	r3, r0
 8003182:	461a      	mov	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    }
    gkl->q[gkl->q_head] = *e;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	011b      	lsls	r3, r3, #4
 8003194:	4413      	add	r3, r2
 8003196:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	4614      	mov	r4, r2
 800319e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80031a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    gkl->q_head = q_next(gkl->q_head);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 3328 	ldrb.w	r3, [r3, #808]	@ 0x328
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff ff93 	bl	80030d6 <q_next>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
 80031ba:	e000      	b.n	80031be <q_push+0x6c>
    if (gkl == NULL || e == NULL) return;
 80031bc:	bf00      	nop
}
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd90      	pop	{r4, r7, pc}

080031c4 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 80031c4:	b590      	push	{r4, r7, lr}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d002      	beq.n	80031da <q_pop+0x16>
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d101      	bne.n	80031de <q_pop+0x1a>
 80031da:	2300      	movs	r3, #0
 80031dc:	e020      	b.n	8003220 <q_pop+0x5c>
    if (q_is_empty(gkl)) return false;
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7ff ffa2 	bl	8003128 <q_is_empty>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <q_pop+0x2a>
 80031ea:	2300      	movs	r3, #0
 80031ec:	e018      	b.n	8003220 <q_pop+0x5c>
    *out = gkl->q[gkl->q_tail];
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 80031f4:	6839      	ldr	r1, [r7, #0]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	4413      	add	r3, r2
 80031fc:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8003200:	460c      	mov	r4, r1
 8003202:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003204:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    gkl->q_tail = q_next(gkl->q_tail);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3329 	ldrb.w	r3, [r3, #809]	@ 0x329
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff ff61 	bl	80030d6 <q_next>
 8003214:	4603      	mov	r3, r0
 8003216:	461a      	mov	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    return true;
 800321e:	2301      	movs	r3, #1
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	bd90      	pop	{r4, r7, pc}

08003228 <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b08a      	sub	sp, #40	@ 0x28
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d039      	beq.n	80032aa <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	f107 0318 	add.w	r3, r7, #24
 800323c:	4611      	mov	r1, r2
 800323e:	4618      	mov	r0, r3
 8003240:	f7fe f959 	bl	80014f6 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8003244:	7e7b      	ldrb	r3, [r7, #25]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d031      	beq.n	80032ae <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8003250:	7e7b      	ldrb	r3, [r7, #25]
 8003252:	429a      	cmp	r2, r3
 8003254:	d105      	bne.n	8003262 <maybe_report_error+0x3a>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 232e 	ldrb.w	r2, [r3, #814]	@ 0x32e
 800325c:	7e3b      	ldrb	r3, [r7, #24]
 800325e:	429a      	cmp	r2, r3
 8003260:	d027      	beq.n	80032b2 <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8003262:	7e7a      	ldrb	r2, [r7, #25]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f883 232d 	strb.w	r2, [r3, #813]	@ 0x32d
    gkl->last_reported_failcnt = st.consecutive_fail;
 800326a:	7e3a      	ldrb	r2, [r7, #24]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f883 232e 	strb.w	r2, [r3, #814]	@ 0x32e

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8003272:	f107 0308 	add.w	r3, r7, #8
 8003276:	2210      	movs	r2, #16
 8003278:	2100      	movs	r1, #0
 800327a:	4618      	mov	r0, r3
 800327c:	f016 fa90 	bl	80197a0 <memset>
    ev.type = PUMP_EVT_ERROR;
 8003280:	2302      	movs	r3, #2
 8003282:	723b      	strb	r3, [r7, #8]
    ev.ctrl_addr = gkl->pending_ctrl;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 800328a:	727b      	strb	r3, [r7, #9]
    ev.slave_addr = gkl->pending_slave;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8003292:	72bb      	strb	r3, [r7, #10]
    ev.u.err.error_code = (uint8_t)st.last_error;
 8003294:	7e7b      	ldrb	r3, [r7, #25]
 8003296:	733b      	strb	r3, [r7, #12]
    ev.u.err.fail_count = st.consecutive_fail;
 8003298:	7e3b      	ldrb	r3, [r7, #24]
 800329a:	737b      	strb	r3, [r7, #13]
    q_push(gkl, &ev);
 800329c:	f107 0308 	add.w	r3, r7, #8
 80032a0:	4619      	mov	r1, r3
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7ff ff55 	bl	8003152 <q_push>
 80032a8:	e004      	b.n	80032b4 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 80032aa:	bf00      	nop
 80032ac:	e002      	b.n	80032b4 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 80032ae:	bf00      	nop
 80032b0:	e000      	b.n	80032b4 <maybe_report_error+0x8c>
        return;
 80032b2:	bf00      	nop
}
 80032b4:	3728      	adds	r7, #40	@ 0x28
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
	...

080032bc <gkl_err_str>:

/* ===================== Logging helpers (USB CDC) ===================== */

static const char* gkl_err_str(GKL_Result e)
{
 80032bc:	b480      	push	{r7}
 80032be:	b083      	sub	sp, #12
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	71fb      	strb	r3, [r7, #7]
    switch (e)
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d823      	bhi.n	8003314 <gkl_err_str+0x58>
 80032cc:	a201      	add	r2, pc, #4	@ (adr r2, 80032d4 <gkl_err_str+0x18>)
 80032ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032d2:	bf00      	nop
 80032d4:	080032f9 	.word	0x080032f9
 80032d8:	08003315 	.word	0x08003315
 80032dc:	08003315 	.word	0x08003315
 80032e0:	08003301 	.word	0x08003301
 80032e4:	080032fd 	.word	0x080032fd
 80032e8:	08003309 	.word	0x08003309
 80032ec:	0800330d 	.word	0x0800330d
 80032f0:	08003311 	.word	0x08003311
 80032f4:	08003305 	.word	0x08003305
    {
        case GKL_OK: return "OK";
 80032f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003324 <gkl_err_str+0x68>)
 80032fa:	e00c      	b.n	8003316 <gkl_err_str+0x5a>
        case GKL_ERR_PARAM: return "PARAM";
 80032fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003328 <gkl_err_str+0x6c>)
 80032fe:	e00a      	b.n	8003316 <gkl_err_str+0x5a>
        case GKL_ERR_BUSY: return "BUSY";
 8003300:	4b0a      	ldr	r3, [pc, #40]	@ (800332c <gkl_err_str+0x70>)
 8003302:	e008      	b.n	8003316 <gkl_err_str+0x5a>
        case GKL_ERR_UART: return "UART";
 8003304:	4b0a      	ldr	r3, [pc, #40]	@ (8003330 <gkl_err_str+0x74>)
 8003306:	e006      	b.n	8003316 <gkl_err_str+0x5a>
        case GKL_ERR_TIMEOUT: return "TIMEOUT";
 8003308:	4b0a      	ldr	r3, [pc, #40]	@ (8003334 <gkl_err_str+0x78>)
 800330a:	e004      	b.n	8003316 <gkl_err_str+0x5a>
        case GKL_ERR_CRC: return "CRC";
 800330c:	4b0a      	ldr	r3, [pc, #40]	@ (8003338 <gkl_err_str+0x7c>)
 800330e:	e002      	b.n	8003316 <gkl_err_str+0x5a>
        case GKL_ERR_FORMAT: return "FORMAT";
 8003310:	4b0a      	ldr	r3, [pc, #40]	@ (800333c <gkl_err_str+0x80>)
 8003312:	e000      	b.n	8003316 <gkl_err_str+0x5a>
        default: return "ERR";
 8003314:	4b0a      	ldr	r3, [pc, #40]	@ (8003340 <gkl_err_str+0x84>)
    }
}
 8003316:	4618      	mov	r0, r3
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	0801a284 	.word	0x0801a284
 8003328:	0801a288 	.word	0x0801a288
 800332c:	0801a290 	.word	0x0801a290
 8003330:	0801a298 	.word	0x0801a298
 8003334:	0801a2a0 	.word	0x0801a2a0
 8003338:	0801a2a8 	.word	0x0801a2a8
 800333c:	0801a2ac 	.word	0x0801a2ac
 8003340:	0801a2b4 	.word	0x0801a2b4

08003344 <gkl_append_token>:

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d02b      	beq.n	80033b0 <gkl_append_token+0x6c>
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d028      	beq.n	80033b0 <gkl_append_token+0x6c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d025      	beq.n	80033b0 <gkl_append_token+0x6c>
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d022      	beq.n	80033b0 <gkl_append_token+0x6c>
    while (*t)
 800336a:	e014      	b.n	8003396 <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	3301      	adds	r3, #1
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	429a      	cmp	r2, r3
 8003376:	d913      	bls.n	80033a0 <gkl_append_token+0x5c>
        out[*pos] = *t;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4413      	add	r3, r2
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	7812      	ldrb	r2, [r2, #0]
 8003384:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	1c5a      	adds	r2, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	601a      	str	r2, [r3, #0]
        t++;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	3301      	adds	r3, #1
 8003394:	603b      	str	r3, [r7, #0]
    while (*t)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1e6      	bne.n	800336c <gkl_append_token+0x28>
 800339e:	e000      	b.n	80033a2 <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 80033a0:	bf00      	nop
    }
    out[*pos] = 0;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4413      	add	r3, r2
 80033aa:	2200      	movs	r2, #0
 80033ac:	701a      	strb	r2, [r3, #0]
 80033ae:	e000      	b.n	80033b2 <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 80033b0:	bf00      	nop
}
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
 80033c8:	70fb      	strb	r3, [r7, #3]
    switch (b)
 80033ca:	78fb      	ldrb	r3, [r7, #3]
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d827      	bhi.n	8003420 <gkl_append_byte_token+0x64>
 80033d0:	a201      	add	r2, pc, #4	@ (adr r2, 80033d8 <gkl_append_byte_token+0x1c>)
 80033d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d6:	bf00      	nop
 80033d8:	080033f7 	.word	0x080033f7
 80033dc:	08003405 	.word	0x08003405
 80033e0:	080033e9 	.word	0x080033e9
 80033e4:	08003413 	.word	0x08003413
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 80033e8:	4b26      	ldr	r3, [pc, #152]	@ (8003484 <gkl_append_byte_token+0xc8>)
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	68b9      	ldr	r1, [r7, #8]
 80033ee:	68f8      	ldr	r0, [r7, #12]
 80033f0:	f7ff ffa8 	bl	8003344 <gkl_append_token>
 80033f4:	e043      	b.n	800347e <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 80033f6:	4b24      	ldr	r3, [pc, #144]	@ (8003488 <gkl_append_byte_token+0xcc>)
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	68b9      	ldr	r1, [r7, #8]
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff ffa1 	bl	8003344 <gkl_append_token>
 8003402:	e03c      	b.n	800347e <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8003404:	4b21      	ldr	r3, [pc, #132]	@ (800348c <gkl_append_byte_token+0xd0>)
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	68b9      	ldr	r1, [r7, #8]
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f7ff ff9a 	bl	8003344 <gkl_append_token>
 8003410:	e035      	b.n	800347e <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 8003412:	4b1f      	ldr	r3, [pc, #124]	@ (8003490 <gkl_append_byte_token+0xd4>)
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	68b9      	ldr	r1, [r7, #8]
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f7ff ff93 	bl	8003344 <gkl_append_token>
 800341e:	e02e      	b.n	800347e <gkl_append_byte_token+0xc2>
        default: break;
 8003420:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8003422:	78fb      	ldrb	r3, [r7, #3]
 8003424:	2b1f      	cmp	r3, #31
 8003426:	d91a      	bls.n	800345e <gkl_append_byte_token+0xa2>
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	2b7e      	cmp	r3, #126	@ 0x7e
 800342c:	d817      	bhi.n	800345e <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	3301      	adds	r3, #1
 8003434:	68ba      	ldr	r2, [r7, #8]
 8003436:	429a      	cmp	r2, r3
 8003438:	d920      	bls.n	800347c <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4413      	add	r3, r2
 8003442:	78fa      	ldrb	r2, [r7, #3]
 8003444:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	1c5a      	adds	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4413      	add	r3, r2
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
        }
        return;
 800345c:	e00e      	b.n	800347c <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 800345e:	78fb      	ldrb	r3, [r7, #3]
 8003460:	f107 0010 	add.w	r0, r7, #16
 8003464:	4a0b      	ldr	r2, [pc, #44]	@ (8003494 <gkl_append_byte_token+0xd8>)
 8003466:	2108      	movs	r1, #8
 8003468:	f016 f964 	bl	8019734 <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 800346c:	f107 0310 	add.w	r3, r7, #16
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	68b9      	ldr	r1, [r7, #8]
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f7ff ff65 	bl	8003344 <gkl_append_token>
 800347a:	e000      	b.n	800347e <gkl_append_byte_token+0xc2>
        return;
 800347c:	bf00      	nop
}
 800347e:	3718      	adds	r7, #24
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	0801a2b8 	.word	0x0801a2b8
 8003488:	0801a2c0 	.word	0x0801a2c0
 800348c:	0801a2c8 	.word	0x0801a2c8
 8003490:	0801a2d0 	.word	0x0801a2d0
 8003494:	0801a2d8 	.word	0x0801a2d8

08003498 <gkl_format_hex_bytes>:

static void gkl_format_hex_bytes(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	460b      	mov	r3, r1
 80034a6:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d037      	beq.n	800351e <gkl_format_hex_bytes+0x86>
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d034      	beq.n	800351e <gkl_format_hex_bytes+0x86>
    out[0] = 0;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d030      	beq.n	8003522 <gkl_format_hex_bytes+0x8a>
 80034c0:	7afb      	ldrb	r3, [r7, #11]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d02d      	beq.n	8003522 <gkl_format_hex_bytes+0x8a>

    size_t pos = 0u;
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0u; i < len; i++)
 80034ca:	2300      	movs	r3, #0
 80034cc:	74fb      	strb	r3, [r7, #19]
 80034ce:	e019      	b.n	8003504 <gkl_format_hex_bytes+0x6c>
    {
        if ((pos + 4u) >= outsz) break;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	3304      	adds	r3, #4
 80034d4:	683a      	ldr	r2, [r7, #0]
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d919      	bls.n	800350e <gkl_format_hex_bytes+0x76>
        pos += (size_t)snprintf(&out[pos], outsz - pos, "%02X ", (unsigned)bytes[i]);
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	18d0      	adds	r0, r2, r3
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	1ad1      	subs	r1, r2, r3
 80034e6:	7cfb      	ldrb	r3, [r7, #19]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	4413      	add	r3, r2
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	4a0f      	ldr	r2, [pc, #60]	@ (800352c <gkl_format_hex_bytes+0x94>)
 80034f0:	f016 f920 	bl	8019734 <sniprintf>
 80034f4:	4603      	mov	r3, r0
 80034f6:	461a      	mov	r2, r3
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	4413      	add	r3, r2
 80034fc:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0u; i < len; i++)
 80034fe:	7cfb      	ldrb	r3, [r7, #19]
 8003500:	3301      	adds	r3, #1
 8003502:	74fb      	strb	r3, [r7, #19]
 8003504:	7cfa      	ldrb	r2, [r7, #19]
 8003506:	7afb      	ldrb	r3, [r7, #11]
 8003508:	429a      	cmp	r2, r3
 800350a:	d3e1      	bcc.n	80034d0 <gkl_format_hex_bytes+0x38>
 800350c:	e000      	b.n	8003510 <gkl_format_hex_bytes+0x78>
        if ((pos + 4u) >= outsz) break;
 800350e:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	3b01      	subs	r3, #1
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	4413      	add	r3, r2
 8003518:	2200      	movs	r2, #0
 800351a:	701a      	strb	r2, [r3, #0]
 800351c:	e002      	b.n	8003524 <gkl_format_hex_bytes+0x8c>
    if (out == NULL || outsz == 0u) return;
 800351e:	bf00      	nop
 8003520:	e000      	b.n	8003524 <gkl_format_hex_bytes+0x8c>
    if (bytes == NULL || len == 0u) return;
 8003522:	bf00      	nop
}
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	0801a2e0 	.word	0x0801a2e0

08003530 <gkl_format_frame_bytes>:

static void gkl_format_frame_bytes(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	607a      	str	r2, [r7, #4]
 800353a:	603b      	str	r3, [r7, #0]
 800353c:	460b      	mov	r3, r1
 800353e:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d02f      	beq.n	80035a6 <gkl_format_frame_bytes+0x76>
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d02c      	beq.n	80035a6 <gkl_format_frame_bytes+0x76>
    out[0] = 0;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d028      	beq.n	80035aa <gkl_format_frame_bytes+0x7a>
 8003558:	7afb      	ldrb	r3, [r7, #11]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d025      	beq.n	80035aa <gkl_format_frame_bytes+0x7a>

    size_t pos = 0u;
 800355e:	2300      	movs	r3, #0
 8003560:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8003562:	2300      	movs	r3, #0
 8003564:	75fb      	strb	r3, [r7, #23]
 8003566:	e011      	b.n	800358c <gkl_format_frame_bytes+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8003568:	7dfb      	ldrb	r3, [r7, #23]
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	4413      	add	r3, r2
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	f107 0210 	add.w	r2, r7, #16
 8003574:	6839      	ldr	r1, [r7, #0]
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7ff ff20 	bl	80033bc <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	3301      	adds	r3, #1
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d907      	bls.n	8003596 <gkl_format_frame_bytes+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	3301      	adds	r3, #1
 800358a:	75fb      	strb	r3, [r7, #23]
 800358c:	7dfa      	ldrb	r2, [r7, #23]
 800358e:	7afb      	ldrb	r3, [r7, #11]
 8003590:	429a      	cmp	r2, r3
 8003592:	d3e9      	bcc.n	8003568 <gkl_format_frame_bytes+0x38>
 8003594:	e000      	b.n	8003598 <gkl_format_frame_bytes+0x68>
        if ((pos + 1u) >= outsz) break;
 8003596:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	3b01      	subs	r3, #1
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	4413      	add	r3, r2
 80035a0:	2200      	movs	r2, #0
 80035a2:	701a      	strb	r2, [r3, #0]
 80035a4:	e002      	b.n	80035ac <gkl_format_frame_bytes+0x7c>
    if (out == NULL || outsz == 0u) return;
 80035a6:	bf00      	nop
 80035a8:	e000      	b.n	80035ac <gkl_format_frame_bytes+0x7c>
    if (bytes == NULL || len == 0u) return;
 80035aa:	bf00      	nop
}
 80035ac:	3718      	adds	r7, #24
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b0d4      	sub	sp, #336	@ 0x150
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80035be:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035c2:	6018      	str	r0, [r3, #0]
 80035c4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80035c8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80035cc:	6019      	str	r1, [r3, #0]
    if (line == NULL) return;
 80035ce:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80035d2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d032      	beq.n	8003642 <gkl_log_line+0x8e>

    if (gkl && gkl->tag[0] != 0)
 80035dc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80035e0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d023      	beq.n	8003632 <gkl_log_line+0x7e>
 80035ea:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80035ee:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01a      	beq.n	8003632 <gkl_log_line+0x7e>
    {
        char buf[320];
        (void)snprintf(buf, sizeof(buf), "%s %s", gkl->tag, line);
 80035fc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003600:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f503 7228 	add.w	r2, r3, #672	@ 0x2a0
 800360a:	f107 0008 	add.w	r0, r7, #8
 800360e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003612:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	4613      	mov	r3, r2
 800361c:	4a0b      	ldr	r2, [pc, #44]	@ (800364c <gkl_log_line+0x98>)
 800361e:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8003622:	f016 f887 	bl	8019734 <sniprintf>
        CDC_LOG_Push(buf);
 8003626:	f107 0308 	add.w	r3, r7, #8
 800362a:	4618      	mov	r0, r3
 800362c:	f7fd fa56 	bl	8000adc <CDC_LOG_Push>
    {
 8003630:	e008      	b.n	8003644 <gkl_log_line+0x90>
    }
    else
    {
        CDC_LOG_Push(line);
 8003632:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8003636:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800363a:	6818      	ldr	r0, [r3, #0]
 800363c:	f7fd fa4e 	bl	8000adc <CDC_LOG_Push>
 8003640:	e000      	b.n	8003644 <gkl_log_line+0x90>
    if (line == NULL) return;
 8003642:	bf00      	nop
    }
}
 8003644:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	0801a2e8 	.word	0x0801a2e8

08003650 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8003650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003654:	f5ad 7d68 	sub.w	sp, sp, #928	@ 0x3a0
 8003658:	af06      	add	r7, sp, #24
 800365a:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 800365e:	f5a3 7361 	sub.w	r3, r3, #900	@ 0x384
 8003662:	6018      	str	r0, [r3, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003664:	f507 7362 	add.w	r3, r7, #904	@ 0x388
 8003668:	f5a3 7361 	sub.w	r3, r3, #900	@ 0x384
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
    if (gkl == NULL) return;
 8003672:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 8201 	beq.w	8003a7e <gkl_task+0x42e>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 800367c:	2300      	movs	r3, #0
 800367e:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8003682:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8003686:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 800368a:	4611      	mov	r1, r2
 800368c:	4618      	mov	r0, r3
 800368e:	f7fe f8d0 	bl	8001832 <GKL_GetAndClearUartError>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00e      	beq.n	80036b6 <gkl_task+0x66>
        {
            char l[80];
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
 8003698:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 800369c:	f507 70f6 	add.w	r0, r7, #492	@ 0x1ec
 80036a0:	4ac5      	ldr	r2, [pc, #788]	@ (80039b8 <gkl_task+0x368>)
 80036a2:	2150      	movs	r1, #80	@ 0x50
 80036a4:	f016 f846 	bl	8019734 <sniprintf>
            gkl_log_line(gkl, l);
 80036a8:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 80036ac:	4619      	mov	r1, r3
 80036ae:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 80036b2:	f7ff ff7f 	bl	80035b4 <gkl_log_line>
        }

        if (gkl->link.raw_rx_overflow)
 80036b6:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80036ba:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d06a      	beq.n	800379a <gkl_task+0x14a>
        {
            gkl->link.raw_rx_overflow = 0u;
 80036c4:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, "RAW_RX overflow\r\n");
 80036ce:	49bb      	ldr	r1, [pc, #748]	@ (80039bc <gkl_task+0x36c>)
 80036d0:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 80036d4:	f7ff ff6e 	bl	80035b4 <gkl_log_line>
        }

        uint8_t tmp[48];
        uint16_t n;
        while ((n = GKL_RawRxDrain(&gkl->link, tmp, (uint16_t)sizeof(tmp))) != 0u)
 80036d8:	e05f      	b.n	800379a <gkl_task+0x14a>
        {
            char line[240];
            size_t pos = 0u;
 80036da:	2300      	movs	r3, #0
 80036dc:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
            pos += (size_t)snprintf(&line[pos], sizeof(line) - pos, "RAW_RX ");
 80036e0:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 80036e4:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80036e8:	18d0      	adds	r0, r2, r3
 80036ea:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 80036ee:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80036f2:	4ab3      	ldr	r2, [pc, #716]	@ (80039c0 <gkl_task+0x370>)
 80036f4:	4619      	mov	r1, r3
 80036f6:	f016 f81d 	bl	8019734 <sniprintf>
 80036fa:	4603      	mov	r3, r0
 80036fc:	461a      	mov	r2, r3
 80036fe:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8003702:	4413      	add	r3, r2
 8003704:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
            for (uint16_t i = 0u; i < n && (pos + 4u) < sizeof(line); i++)
 8003708:	2300      	movs	r3, #0
 800370a:	f8a7 3382 	strh.w	r3, [r7, #898]	@ 0x382
 800370e:	e01e      	b.n	800374e <gkl_task+0xfe>
            {
                pos += (size_t)snprintf(&line[pos], sizeof(line) - pos, "%02X ", (unsigned)tmp[i]);
 8003710:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 8003714:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8003718:	18d0      	adds	r0, r2, r3
 800371a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 800371e:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 8003722:	f8b7 3382 	ldrh.w	r3, [r7, #898]	@ 0x382
 8003726:	f507 7262 	add.w	r2, r7, #904	@ 0x388
 800372a:	f5a2 7223 	sub.w	r2, r2, #652	@ 0x28c
 800372e:	5cd3      	ldrb	r3, [r2, r3]
 8003730:	4aa4      	ldr	r2, [pc, #656]	@ (80039c4 <gkl_task+0x374>)
 8003732:	f015 ffff 	bl	8019734 <sniprintf>
 8003736:	4603      	mov	r3, r0
 8003738:	461a      	mov	r2, r3
 800373a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 800373e:	4413      	add	r3, r2
 8003740:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
            for (uint16_t i = 0u; i < n && (pos + 4u) < sizeof(line); i++)
 8003744:	f8b7 3382 	ldrh.w	r3, [r7, #898]	@ 0x382
 8003748:	3301      	adds	r3, #1
 800374a:	f8a7 3382 	strh.w	r3, [r7, #898]	@ 0x382
 800374e:	f8b7 2382 	ldrh.w	r2, [r7, #898]	@ 0x382
 8003752:	f8b7 3376 	ldrh.w	r3, [r7, #886]	@ 0x376
 8003756:	429a      	cmp	r2, r3
 8003758:	d204      	bcs.n	8003764 <gkl_task+0x114>
 800375a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 800375e:	3304      	adds	r3, #4
 8003760:	2bef      	cmp	r3, #239	@ 0xef
 8003762:	d9d5      	bls.n	8003710 <gkl_task+0xc0>
            }
            pos += (size_t)snprintf(&line[pos], sizeof(line) - pos, "\r\n");
 8003764:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 8003768:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 800376c:	18d0      	adds	r0, r2, r3
 800376e:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8003772:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8003776:	4a94      	ldr	r2, [pc, #592]	@ (80039c8 <gkl_task+0x378>)
 8003778:	4619      	mov	r1, r3
 800377a:	f015 ffdb 	bl	8019734 <sniprintf>
 800377e:	4603      	mov	r3, r0
 8003780:	461a      	mov	r2, r3
 8003782:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8003786:	4413      	add	r3, r2
 8003788:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
            gkl_log_line(gkl, line);
 800378c:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 8003790:	4619      	mov	r1, r3
 8003792:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8003796:	f7ff ff0d 	bl	80035b4 <gkl_log_line>
        while ((n = GKL_RawRxDrain(&gkl->link, tmp, (uint16_t)sizeof(tmp))) != 0u)
 800379a:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 800379e:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 80037a2:	2230      	movs	r2, #48	@ 0x30
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fd ffff 	bl	80017a8 <GKL_RawRxDrain>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f8a7 3376 	strh.w	r3, [r7, #886]	@ 0x376
 80037b0:	f8b7 3376 	ldrh.w	r3, [r7, #886]	@ 0x376
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d190      	bne.n	80036da <gkl_task+0x8a>
        }
    }

    GKL_Task(&gkl->link);
 80037b8:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fd fee7 	bl	8001590 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 80037c2:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fd fe44 	bl	8001454 <GKL_HasResponse>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	f000 8100 	beq.w	80039d4 <gkl_task+0x384>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 80037d4:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80037d8:	f507 7255 	add.w	r2, r7, #852	@ 0x354
 80037dc:	4611      	mov	r1, r2
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fd fe50 	bl	8001484 <GKL_GetResponse>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f000 80e0 	beq.w	80039ac <gkl_task+0x35c>
        {
#if (PUMP_GKL_TRACE_FRAMES)
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 80037ec:	2300      	movs	r3, #0
 80037ee:	f887 3375 	strb.w	r3, [r7, #885]	@ 0x375
            raw[0] = GKL_STX;
 80037f2:	2302      	movs	r3, #2
 80037f4:	f887 3338 	strb.w	r3, [r7, #824]	@ 0x338
            raw[1] = fr.ctrl;
 80037f8:	f897 3354 	ldrb.w	r3, [r7, #852]	@ 0x354
 80037fc:	f887 3339 	strb.w	r3, [r7, #825]	@ 0x339
            raw[2] = fr.slave;
 8003800:	f897 3355 	ldrb.w	r3, [r7, #853]	@ 0x355
 8003804:	f887 333a 	strb.w	r3, [r7, #826]	@ 0x33a
            raw[3] = (uint8_t)fr.cmd;
 8003808:	f897 3356 	ldrb.w	r3, [r7, #854]	@ 0x356
 800380c:	f887 333b 	strb.w	r3, [r7, #827]	@ 0x33b
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3381 	strb.w	r3, [r7, #897]	@ 0x381
 8003816:	e013      	b.n	8003840 <gkl_task+0x1f0>
            {
                raw[4u + i] = fr.data[i];
 8003818:	f897 2381 	ldrb.w	r2, [r7, #897]	@ 0x381
 800381c:	f897 3381 	ldrb.w	r3, [r7, #897]	@ 0x381
 8003820:	3304      	adds	r3, #4
 8003822:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 8003826:	443a      	add	r2, r7
 8003828:	f812 2c31 	ldrb.w	r2, [r2, #-49]
 800382c:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 8003830:	443b      	add	r3, r7
 8003832:	f803 2c50 	strb.w	r2, [r3, #-80]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8003836:	f897 3381 	ldrb.w	r3, [r7, #897]	@ 0x381
 800383a:	3301      	adds	r3, #1
 800383c:	f887 3381 	strb.w	r3, [r7, #897]	@ 0x381
 8003840:	f897 336d 	ldrb.w	r3, [r7, #877]	@ 0x36d
 8003844:	f897 2381 	ldrb.w	r2, [r7, #897]	@ 0x381
 8003848:	429a      	cmp	r2, r3
 800384a:	d3e5      	bcc.n	8003818 <gkl_task+0x1c8>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 800384c:	f897 336d 	ldrb.w	r3, [r7, #877]	@ 0x36d
 8003850:	3305      	adds	r3, #5
 8003852:	f887 3375 	strb.w	r3, [r7, #885]	@ 0x375
            uint8_t c = 0u;
 8003856:	2300      	movs	r3, #0
 8003858:	f887 3380 	strb.w	r3, [r7, #896]	@ 0x380
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 800385c:	2301      	movs	r3, #1
 800385e:	f887 337f 	strb.w	r3, [r7, #895]	@ 0x37f
 8003862:	e010      	b.n	8003886 <gkl_task+0x236>
 8003864:	f897 337f 	ldrb.w	r3, [r7, #895]	@ 0x37f
 8003868:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 800386c:	443b      	add	r3, r7
 800386e:	f813 2c50 	ldrb.w	r2, [r3, #-80]
 8003872:	f897 3380 	ldrb.w	r3, [r7, #896]	@ 0x380
 8003876:	4053      	eors	r3, r2
 8003878:	f887 3380 	strb.w	r3, [r7, #896]	@ 0x380
 800387c:	f897 337f 	ldrb.w	r3, [r7, #895]	@ 0x37f
 8003880:	3301      	adds	r3, #1
 8003882:	f887 337f 	strb.w	r3, [r7, #895]	@ 0x37f
 8003886:	f897 3375 	ldrb.w	r3, [r7, #885]	@ 0x375
 800388a:	3b01      	subs	r3, #1
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f897 237f 	ldrb.w	r2, [r7, #895]	@ 0x37f
 8003892:	429a      	cmp	r2, r3
 8003894:	d3e6      	bcc.n	8003864 <gkl_task+0x214>
            raw[raw_len - 1u] = c;
 8003896:	f897 3375 	ldrb.w	r3, [r7, #885]	@ 0x375
 800389a:	3b01      	subs	r3, #1
 800389c:	f503 7362 	add.w	r3, r3, #904	@ 0x388
 80038a0:	443b      	add	r3, r7
 80038a2:	f897 2380 	ldrb.w	r2, [r7, #896]	@ 0x380
 80038a6:	f803 2c50 	strb.w	r2, [r3, #-80]

            char fstr[240];
            gkl_format_frame_bytes(raw, raw_len, fstr, sizeof(fstr));
 80038aa:	f107 020c 	add.w	r2, r7, #12
 80038ae:	f897 1375 	ldrb.w	r1, [r7, #885]	@ 0x375
 80038b2:	f507 704e 	add.w	r0, r7, #824	@ 0x338
 80038b6:	23f0      	movs	r3, #240	@ 0xf0
 80038b8:	f7ff fe3a 	bl	8003530 <gkl_format_frame_bytes>
            char l[300];
            char hstr[240];
            gkl_format_hex_bytes(raw, raw_len, hstr, sizeof(hstr));
 80038bc:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 80038c0:	f897 1375 	ldrb.w	r1, [r7, #885]	@ 0x375
 80038c4:	f507 704e 	add.w	r0, r7, #824	@ 0x338
 80038c8:	23f0      	movs	r3, #240	@ 0xf0
 80038ca:	f7ff fde5 	bl	8003498 <gkl_format_hex_bytes>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
 80038ce:	f107 020c 	add.w	r2, r7, #12
 80038d2:	f507 70f6 	add.w	r0, r7, #492	@ 0x1ec
 80038d6:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	4613      	mov	r3, r2
 80038de:	4a3b      	ldr	r2, [pc, #236]	@ (80039cc <gkl_task+0x37c>)
 80038e0:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80038e4:	f015 ff26 	bl	8019734 <sniprintf>
            gkl_log_line(gkl, l);
 80038e8:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 80038ec:	4619      	mov	r1, r3
 80038ee:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 80038f2:	f7ff fe5f 	bl	80035b4 <gkl_log_line>
#endif

            if (gkl->no_connect_latched)
 80038f6:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80038fa:	f893 332f 	ldrb.w	r3, [r3, #815]	@ 0x32f
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d009      	beq.n	8003916 <gkl_task+0x2c6>
            {
                gkl->no_connect_latched = 0u;
 8003902:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8003906:	2200      	movs	r2, #0
 8003908:	f883 232f 	strb.w	r2, [r3, #815]	@ 0x32f
                gkl_log_line(gkl, "LINK OK\r\n");
 800390c:	4930      	ldr	r1, [pc, #192]	@ (80039d0 <gkl_task+0x380>)
 800390e:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8003912:	f7ff fe4f 	bl	80035b4 <gkl_log_line>
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8003916:	f897 3356 	ldrb.w	r3, [r7, #854]	@ 0x356
 800391a:	2b53      	cmp	r3, #83	@ 0x53
 800391c:	d146      	bne.n	80039ac <gkl_task+0x35c>
 800391e:	f897 336d 	ldrb.w	r3, [r7, #877]	@ 0x36d
 8003922:	2b01      	cmp	r3, #1
 8003924:	d942      	bls.n	80039ac <gkl_task+0x35c>
            {
                uint8_t st = fr.data[0];
 8003926:	f897 3357 	ldrb.w	r3, [r7, #855]	@ 0x357
 800392a:	f887 337e 	strb.w	r3, [r7, #894]	@ 0x37e
                uint8_t noz = fr.data[1];
 800392e:	f897 3358 	ldrb.w	r3, [r7, #856]	@ 0x358
 8003932:	f887 337d 	strb.w	r3, [r7, #893]	@ 0x37d

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8003936:	f897 337e 	ldrb.w	r3, [r7, #894]	@ 0x37e
 800393a:	2b2f      	cmp	r3, #47	@ 0x2f
 800393c:	d908      	bls.n	8003950 <gkl_task+0x300>
 800393e:	f897 337e 	ldrb.w	r3, [r7, #894]	@ 0x37e
 8003942:	2b39      	cmp	r3, #57	@ 0x39
 8003944:	d804      	bhi.n	8003950 <gkl_task+0x300>
 8003946:	f897 337e 	ldrb.w	r3, [r7, #894]	@ 0x37e
 800394a:	3b30      	subs	r3, #48	@ 0x30
 800394c:	f887 337e 	strb.w	r3, [r7, #894]	@ 0x37e
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8003950:	f897 337d 	ldrb.w	r3, [r7, #893]	@ 0x37d
 8003954:	2b2f      	cmp	r3, #47	@ 0x2f
 8003956:	d908      	bls.n	800396a <gkl_task+0x31a>
 8003958:	f897 337d 	ldrb.w	r3, [r7, #893]	@ 0x37d
 800395c:	2b39      	cmp	r3, #57	@ 0x39
 800395e:	d804      	bhi.n	800396a <gkl_task+0x31a>
 8003960:	f897 337d 	ldrb.w	r3, [r7, #893]	@ 0x37d
 8003964:	3b30      	subs	r3, #48	@ 0x30
 8003966:	f887 337d 	strb.w	r3, [r7, #893]	@ 0x37d

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 800396a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 800396e:	2210      	movs	r2, #16
 8003970:	2100      	movs	r1, #0
 8003972:	4618      	mov	r0, r3
 8003974:	f015 ff14 	bl	80197a0 <memset>
                ev.type = PUMP_EVT_STATUS;
 8003978:	2301      	movs	r3, #1
 800397a:	f887 3328 	strb.w	r3, [r7, #808]	@ 0x328
                ev.ctrl_addr = fr.ctrl;
 800397e:	f897 3354 	ldrb.w	r3, [r7, #852]	@ 0x354
 8003982:	f887 3329 	strb.w	r3, [r7, #809]	@ 0x329
                ev.slave_addr = fr.slave;
 8003986:	f897 3355 	ldrb.w	r3, [r7, #853]	@ 0x355
 800398a:	f887 332a 	strb.w	r3, [r7, #810]	@ 0x32a
                ev.u.st.status = st;
 800398e:	f897 337e 	ldrb.w	r3, [r7, #894]	@ 0x37e
 8003992:	f887 332c 	strb.w	r3, [r7, #812]	@ 0x32c
                ev.u.st.nozzle = noz;
 8003996:	f897 337d 	ldrb.w	r3, [r7, #893]	@ 0x37d
 800399a:	f887 332d 	strb.w	r3, [r7, #813]	@ 0x32d
                q_push(gkl, &ev);
 800399e:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80039a2:	4619      	mov	r1, r3
 80039a4:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 80039a8:	f7ff fbd3 	bl	8003152 <q_push>
            }
        }
        gkl->pending = 0u;
 80039ac:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
 80039b6:	e063      	b.n	8003a80 <gkl_task+0x430>
 80039b8:	0801a2f0 	.word	0x0801a2f0
 80039bc:	0801a304 	.word	0x0801a304
 80039c0:	0801a318 	.word	0x0801a318
 80039c4:	0801a2e0 	.word	0x0801a2e0
 80039c8:	0801a320 	.word	0x0801a320
 80039cc:	0801a324 	.word	0x0801a324
 80039d0:	0801a338 	.word	0x0801a338
        return;
    }

    if (gkl->pending)
 80039d4:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 80039d8:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d04f      	beq.n	8003a80 <gkl_task+0x430>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 80039e0:	f8d7 2378 	ldr.w	r2, [r7, #888]	@ 0x378
 80039e4:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 80039e8:	4611      	mov	r1, r2
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fd fd83 	bl	80014f6 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 80039f0:	f897 3319 	ldrb.w	r3, [r7, #793]	@ 0x319
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d043      	beq.n	8003a80 <gkl_task+0x430>
        {
            maybe_report_error(gkl);
 80039f8:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 80039fc:	f7ff fc14 	bl	8003228 <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8003a00:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 8003a04:	2b09      	cmp	r3, #9
 8003a06:	d934      	bls.n	8003a72 <gkl_task+0x422>
 8003a08:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8003a0c:	f893 332f 	ldrb.w	r3, [r3, #815]	@ 0x32f
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d12e      	bne.n	8003a72 <gkl_task+0x422>
            {
                gkl->no_connect_latched = 1u;
 8003a14:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8003a18:	2201      	movs	r2, #1
 8003a1a:	f883 232f 	strb.w	r2, [r3, #815]	@ 0x32f
                char l[128];
                (void)snprintf(l, sizeof(l),
                               "No Connect!! fail=%u err=%s rx=%u len=%u last=0x%02X tot=%lu/%lu\r\n",
                               (unsigned)st.consecutive_fail,
 8003a1e:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
                (void)snprintf(l, sizeof(l),
 8003a22:	4698      	mov	r8, r3
 8003a24:	f897 3319 	ldrb.w	r3, [r7, #793]	@ 0x319
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7ff fc47 	bl	80032bc <gkl_err_str>
 8003a2e:	4601      	mov	r1, r0
                               gkl_err_str(st.last_error),
                               (unsigned)st.rx_seen_since_tx,
 8003a30:	f897 331b 	ldrb.w	r3, [r7, #795]	@ 0x31b
                (void)snprintf(l, sizeof(l),
 8003a34:	461c      	mov	r4, r3
                               (unsigned)st.rx_len,
 8003a36:	f897 331d 	ldrb.w	r3, [r7, #797]	@ 0x31d
                (void)snprintf(l, sizeof(l),
 8003a3a:	461d      	mov	r5, r3
                               (unsigned)st.last_rx_byte,
 8003a3c:	f897 331c 	ldrb.w	r3, [r7, #796]	@ 0x31c
                (void)snprintf(l, sizeof(l),
 8003a40:	461e      	mov	r6, r3
                               (unsigned long)st.rx_total_bytes,
 8003a42:	f8d7 3320 	ldr.w	r3, [r7, #800]	@ 0x320
                               (unsigned long)st.rx_total_frames);
 8003a46:	f8d7 2324 	ldr.w	r2, [r7, #804]	@ 0x324
                (void)snprintf(l, sizeof(l),
 8003a4a:	f507 70f6 	add.w	r0, r7, #492	@ 0x1ec
 8003a4e:	9205      	str	r2, [sp, #20]
 8003a50:	9304      	str	r3, [sp, #16]
 8003a52:	9603      	str	r6, [sp, #12]
 8003a54:	9502      	str	r5, [sp, #8]
 8003a56:	9401      	str	r4, [sp, #4]
 8003a58:	9100      	str	r1, [sp, #0]
 8003a5a:	4643      	mov	r3, r8
 8003a5c:	4a0b      	ldr	r2, [pc, #44]	@ (8003a8c <gkl_task+0x43c>)
 8003a5e:	2180      	movs	r1, #128	@ 0x80
 8003a60:	f015 fe68 	bl	8019734 <sniprintf>
                gkl_log_line(gkl, l);
 8003a64:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8003a6e:	f7ff fda1 	bl	80035b4 <gkl_log_line>
            }
            gkl->pending = 0u;
 8003a72:	f8d7 3378 	ldr.w	r3, [r7, #888]	@ 0x378
 8003a76:	2200      	movs	r2, #0
 8003a78:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
 8003a7c:	e000      	b.n	8003a80 <gkl_task+0x430>
    if (gkl == NULL) return;
 8003a7e:	bf00      	nop
        }
    }
}
 8003a80:	f507 7762 	add.w	r7, r7, #904	@ 0x388
 8003a84:	46bd      	mov	sp, r7
 8003a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a8a:	bf00      	nop
 8003a8c:	0801a344 	.word	0x0801a344

08003a90 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d101      	bne.n	8003aa6 <gkl_is_idle+0x16>
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e00c      	b.n	8003ac0 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 8003aa6:	69fa      	ldr	r2, [r7, #28]
 8003aa8:	f107 030c 	add.w	r3, r7, #12
 8003aac:	4611      	mov	r1, r2
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fd fd21 	bl	80014f6 <GKL_GetStats>
 8003ab4:	7bbb      	ldrb	r3, [r7, #14]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	bf0c      	ite	eq
 8003aba:	2301      	moveq	r3, #1
 8003abc:	2300      	movne	r3, #0
 8003abe:	b2db      	uxtb	r3, r3
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3720      	adds	r7, #32
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	f5ad 7d56 	sub.w	sp, sp, #856	@ 0x358
 8003ace:	af04      	add	r7, sp, #16
 8003ad0:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003ad4:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8003ad8:	6018      	str	r0, [r3, #0]
 8003ada:	4608      	mov	r0, r1
 8003adc:	4611      	mov	r1, r2
 8003ade:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003ae2:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003aee:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8003af2:	460a      	mov	r2, r1
 8003af4:	701a      	strb	r2, [r3, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8003af6:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003afa:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8003b04:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <gkl_send_poll_status+0x48>
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	e08b      	b.n	8003c28 <gkl_send_poll_status+0x160>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8003b10:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8003b14:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003b18:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8003b1c:	781a      	ldrb	r2, [r3, #0]
 8003b1e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003b22:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 8003b26:	7819      	ldrb	r1, [r3, #0]
 8003b28:	2353      	movs	r3, #83	@ 0x53
 8003b2a:	9302      	str	r3, [sp, #8]
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	2300      	movs	r3, #0
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	2353      	movs	r3, #83	@ 0x53
 8003b36:	f7fd fbde 	bl	80012f6 <GKL_Send>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8003b40:	f897 3343 	ldrb.w	r3, [r7, #835]	@ 0x343
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d101      	bne.n	8003b4c <gkl_send_poll_status+0x84>
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e06d      	b.n	8003c28 <gkl_send_poll_status+0x160>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003b4c:	f897 3343 	ldrb.w	r3, [r7, #835]	@ 0x343
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <gkl_send_poll_status+0x90>
 8003b54:	2302      	movs	r3, #2
 8003b56:	e067      	b.n	8003c28 <gkl_send_poll_status+0x160>

#if (PUMP_GKL_TRACE_FRAMES)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	f887 3327 	strb.w	r3, [r7, #807]	@ 0x327
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 8003b5e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003b62:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8003b66:	7819      	ldrb	r1, [r3, #0]
 8003b68:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003b6c:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 8003b70:	7818      	ldrb	r0, [r3, #0]
 8003b72:	f207 3327 	addw	r3, r7, #807	@ 0x327
 8003b76:	9302      	str	r3, [sp, #8]
 8003b78:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8003b7c:	9301      	str	r3, [sp, #4]
 8003b7e:	2300      	movs	r3, #0
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	2300      	movs	r3, #0
 8003b84:	2253      	movs	r2, #83	@ 0x53
 8003b86:	f7fd fb4a 	bl	800121e <GKL_BuildFrame>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d125      	bne.n	8003bdc <gkl_send_poll_status+0x114>
    {
        char fstr[240];
        gkl_format_frame_bytes(raw, raw_len, fstr, sizeof(fstr));
 8003b90:	f897 1327 	ldrb.w	r1, [r7, #807]	@ 0x327
 8003b94:	f107 0208 	add.w	r2, r7, #8
 8003b98:	f507 704a 	add.w	r0, r7, #808	@ 0x328
 8003b9c:	23f0      	movs	r3, #240	@ 0xf0
 8003b9e:	f7ff fcc7 	bl	8003530 <gkl_format_frame_bytes>
        char l[300];
        char hstr[240];
        gkl_format_hex_bytes(raw, raw_len, hstr, sizeof(hstr));
 8003ba2:	f897 1327 	ldrb.w	r1, [r7, #807]	@ 0x327
 8003ba6:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8003baa:	f507 704a 	add.w	r0, r7, #808	@ 0x328
 8003bae:	23f0      	movs	r3, #240	@ 0xf0
 8003bb0:	f7ff fc72 	bl	8003498 <gkl_format_hex_bytes>
        (void)snprintf(l, sizeof(l), "TX %s | HEX: %s\r\n", fstr, hstr);
 8003bb4:	f107 0208 	add.w	r2, r7, #8
 8003bb8:	f507 70f4 	add.w	r0, r7, #488	@ 0x1e8
 8003bbc:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8003c34 <gkl_send_poll_status+0x16c>)
 8003bc6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8003bca:	f015 fdb3 	bl	8019734 <sniprintf>
        gkl_log_line(gkl, l);
 8003bce:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 8003bd8:	f7ff fcec 	bl	80035b4 <gkl_log_line>
    }
#endif

    gkl->pending = 1u;
 8003bdc:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
    gkl->pending_ctrl = ctrl_addr;
 8003be6:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003bea:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8003bee:	f2a2 3245 	subw	r2, r2, #837	@ 0x345
 8003bf2:	7812      	ldrb	r2, [r2, #0]
 8003bf4:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    gkl->pending_slave = slave_addr;
 8003bf8:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003bfc:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8003c00:	f2a2 3246 	subw	r2, r2, #838	@ 0x346
 8003c04:	7812      	ldrb	r2, [r2, #0]
 8003c06:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8003c0a:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 8003c0e:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 8003c12:	4611      	mov	r1, r2
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7fd fc6e 	bl	80014f6 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 8003c1a:	f8d7 231c 	ldr.w	r2, [r7, #796]	@ 0x31c
 8003c1e:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003c22:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338

    return PUMP_PROTO_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f507 7752 	add.w	r7, r7, #840	@ 0x348
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	0801a388 	.word	0x0801a388

08003c38 <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 8003c46:	6839      	ldr	r1, [r7, #0]
 8003c48:	68f8      	ldr	r0, [r7, #12]
 8003c4a:	f7ff fabb 	bl	80031c4 <q_pop>
 8003c4e:	4603      	mov	r3, r0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d02f      	beq.n	8003cc8 <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 8003c68:	f44f 7250 	mov.w	r2, #832	@ 0x340
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f015 fd96 	bl	80197a0 <memset>
    gkl->q_head = 0u;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2328 	strb.w	r2, [r3, #808]	@ 0x328
    gkl->q_tail = 0u;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2329 	strb.w	r2, [r3, #809]	@ 0x329
    gkl->pending = 0u;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
    gkl->pending_ctrl = 0u;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    gkl->pending_slave = 0u;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
    gkl->last_reported_err = GKL_OK;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 232d 	strb.w	r2, [r3, #813]	@ 0x32d
    gkl->last_reported_failcnt = 0u;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 232e 	strb.w	r2, [r3, #814]	@ 0x32e
    gkl->no_connect_latched = 0u;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 232f 	strb.w	r2, [r3, #815]	@ 0x32f

    gkl->tag[0] = 0;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6839      	ldr	r1, [r7, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fd fa51 	bl	8001168 <GKL_Init>
 8003cc6:	e000      	b.n	8003cca <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 8003cc8:	bf00      	nop
}
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d029      	beq.n	8003d34 <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d104      	bne.n	8003cf0 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 8003cee:	e022      	b.n	8003d36 <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003cf4:	e00d      	b.n	8003d12 <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	7819      	ldrb	r1, [r3, #0]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003d08:	460a      	mov	r2, r1
 8003d0a:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b06      	cmp	r3, #6
 8003d16:	d805      	bhi.n	8003d24 <PumpProtoGKL_SetTag+0x54>
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4413      	add	r3, r2
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1e8      	bne.n	8003cf6 <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4413      	add	r3, r2
 8003d2a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003d2e:	2200      	movs	r2, #0
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	e000      	b.n	8003d36 <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 8003d34:	bf00      	nop
}
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d006      	beq.n	8003d5e <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a06      	ldr	r2, [pc, #24]	@ (8003d6c <PumpProtoGKL_Bind+0x2c>)
 8003d54:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	683a      	ldr	r2, [r7, #0]
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	e000      	b.n	8003d60 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 8003d5e:	bf00      	nop
}
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	0801a8d8 	.word	0x0801a8d8

08003d70 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b089      	sub	sp, #36	@ 0x24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003d80:	2300      	movs	r3, #0
 8003d82:	61bb      	str	r3, [r7, #24]
 8003d84:	e021      	b.n	8003dca <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	69bb      	ldr	r3, [r7, #24]
 8003d8a:	4413      	add	r3, r2
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	4053      	eors	r3, r2
 8003d94:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003d96:	2300      	movs	r3, #0
 8003d98:	75fb      	strb	r3, [r7, #23]
 8003d9a:	e010      	b.n	8003dbe <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d005      	beq.n	8003db2 <crc32_update+0x42>
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	085a      	lsrs	r2, r3, #1
 8003daa:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <crc32_update+0x70>)
 8003dac:	4053      	eors	r3, r2
 8003dae:	61fb      	str	r3, [r7, #28]
 8003db0:	e002      	b.n	8003db8 <crc32_update+0x48>
            else        c = (c >> 1);
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	085b      	lsrs	r3, r3, #1
 8003db6:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	75fb      	strb	r3, [r7, #23]
 8003dbe:	7dfb      	ldrb	r3, [r7, #23]
 8003dc0:	2b07      	cmp	r3, #7
 8003dc2:	d9eb      	bls.n	8003d9c <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	61bb      	str	r3, [r7, #24]
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d3d9      	bcc.n	8003d86 <crc32_update+0x16>
        }
    }
    return c;
 8003dd2:	69fb      	ldr	r3, [r7, #28]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3724      	adds	r7, #36	@ 0x24
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	edb88320 	.word	0xedb88320

08003de4 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295
 8003df2:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 8003df4:	683a      	ldr	r2, [r7, #0]
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f7ff ffb9 	bl	8003d70 <crc32_update>
 8003dfe:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	43db      	mvns	r3, r3
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}

08003e0c <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	b21a      	sxth	r2, r3
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	b21b      	sxth	r3, r3
 8003e22:	021b      	lsls	r3, r3, #8
 8003e24:	b21b      	sxth	r3, r3
 8003e26:	4313      	orrs	r3, r2
 8003e28:	b21b      	sxth	r3, r3
 8003e2a:	b29b      	uxth	r3, r3
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <wr_u16_le>:

static void wr_u16_le(uint8_t *p, uint16_t v)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	460b      	mov	r3, r1
 8003e42:	807b      	strh	r3, [r7, #2]
    p[0] = (uint8_t)(v & 0xFFu);
 8003e44:	887b      	ldrh	r3, [r7, #2]
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003e4c:	887b      	ldrh	r3, [r7, #2]
 8003e4e:	0a1b      	lsrs	r3, r3, #8
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3301      	adds	r3, #1
 8003e56:	b2d2      	uxtb	r2, r2
 8003e58:	701a      	strb	r2, [r3, #0]
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <rd_u32_le>:

static uint32_t rd_u32_le(const uint8_t *p)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b083      	sub	sp, #12
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3301      	adds	r3, #1
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003e7c:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	3302      	adds	r3, #2
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 8003e86:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3303      	adds	r3, #3
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003e90:	4313      	orrs	r3, r2
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <wr_u32_le>:

static void wr_u32_le(uint8_t *p, uint32_t v)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b083      	sub	sp, #12
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
 8003ea6:	6039      	str	r1, [r7, #0]
    p[0] = (uint8_t)(v & 0xFFu);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	0a1a      	lsrs	r2, r3, #8
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	701a      	strb	r2, [r3, #0]
    p[2] = (uint8_t)((v >> 16) & 0xFFu);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	0c1a      	lsrs	r2, r3, #16
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	b2d2      	uxtb	r2, r2
 8003ec6:	701a      	strb	r2, [r3, #0]
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	0e1a      	lsrs	r2, r3, #24
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	3303      	adds	r3, #3
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <eeprom_read_block>:

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af04      	add	r7, sp, #16
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	607a      	str	r2, [r7, #4]
 8003eea:	461a      	mov	r2, r3
 8003eec:	460b      	mov	r3, r1
 8003eee:	817b      	strh	r3, [r7, #10]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d005      	beq.n	8003f06 <eeprom_read_block+0x26>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <eeprom_read_block+0x26>
 8003f00:	893b      	ldrh	r3, [r7, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <eeprom_read_block+0x2a>
 8003f06:	2300      	movs	r3, #0
 8003f08:	e011      	b.n	8003f2e <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 8003f0a:	897a      	ldrh	r2, [r7, #10]
 8003f0c:	2332      	movs	r3, #50	@ 0x32
 8003f0e:	9302      	str	r3, [sp, #8]
 8003f10:	893b      	ldrh	r3, [r7, #8]
 8003f12:	9301      	str	r3, [sp, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	9300      	str	r3, [sp, #0]
 8003f18:	2302      	movs	r3, #2
 8003f1a:	21a0      	movs	r1, #160	@ 0xa0
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f006 fdf7 	bl	800ab10 <HAL_I2C_Mem_Read>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <eeprom_read_block+0x4e>
    }
    return false;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
	...

08003f38 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b08f      	sub	sp, #60	@ 0x3c
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d005      	beq.n	8003f56 <parse_slot+0x1e>
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d002      	beq.n	8003f56 <parse_slot+0x1e>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <parse_slot+0x22>
 8003f56:	2300      	movs	r3, #0
 8003f58:	e0a6      	b.n	80040a8 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f7ff ff83 	bl	8003e66 <rd_u32_le>
 8003f60:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3304      	adds	r3, #4
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff ff50 	bl	8003e0c <rd_u16_le>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	3306      	adds	r3, #6
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff ff49 	bl	8003e0c <rd_u16_le>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3308      	adds	r3, #8
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7ff ff6f 	bl	8003e66 <rd_u32_le>
 8003f88:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	330c      	adds	r3, #12
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff ff69 	bl	8003e66 <rd_u32_le>
 8003f94:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 8003f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f98:	4a45      	ldr	r2, [pc, #276]	@ (80040b0 <parse_slot+0x178>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d001      	beq.n	8003fa2 <parse_slot+0x6a>
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	e082      	b.n	80040a8 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003fa2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d001      	beq.n	8003fac <parse_slot+0x74>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	e07d      	b.n	80040a8 <parse_slot+0x170>
    if (plen == 0u) return false;
 8003fac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <parse_slot+0x7e>
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e078      	b.n	80040a8 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 8003fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fb8:	3310      	adds	r3, #16
 8003fba:	2b80      	cmp	r3, #128	@ 0x80
 8003fbc:	d901      	bls.n	8003fc2 <parse_slot+0x8a>
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	e072      	b.n	80040a8 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	3310      	adds	r3, #16
 8003fc6:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 8003fc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fca:	4619      	mov	r1, r3
 8003fcc:	69b8      	ldr	r0, [r7, #24]
 8003fce:	f7ff ff09 	bl	8003de4 <crc32_calc>
 8003fd2:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003fd4:	697a      	ldr	r2, [r7, #20]
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d001      	beq.n	8003fe0 <parse_slot+0xa8>
 8003fdc:	2300      	movs	r3, #0
 8003fde:	e063      	b.n	80040a8 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 8003fe0:	2222      	movs	r2, #34	@ 0x22
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	68b8      	ldr	r0, [r7, #8]
 8003fe6:	f015 fbdb 	bl	80197a0 <memset>

    uint8_t pump_count = payload[0];
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 8003ff2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <parse_slot+0xc6>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	e054      	b.n	80040a8 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003ffe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004002:	2b08      	cmp	r3, #8
 8004004:	d902      	bls.n	800400c <parse_slot+0xd4>
 8004006:	2308      	movs	r3, #8
 8004008:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 800400c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	3301      	adds	r3, #1
 8004014:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 8004016:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	429a      	cmp	r2, r3
 800401c:	d901      	bls.n	8004022 <parse_slot+0xea>
 800401e:	2300      	movs	r3, #0
 8004020:	e042      	b.n	80040a8 <parse_slot+0x170>

    out->pump_count = pump_count;
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004028:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 800402a:	2301      	movs	r3, #1
 800402c:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800402e:	2300      	movs	r3, #0
 8004030:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004034:	e02e      	b.n	8004094 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	441a      	add	r2, r3
 800403c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004040:	7811      	ldrb	r1, [r2, #0]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	460a      	mov	r2, r1
 800404a:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 800404c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800404e:	3301      	adds	r3, #1
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	441a      	add	r2, r3
 8004054:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004058:	7811      	ldrb	r1, [r2, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	009b      	lsls	r3, r3, #2
 800405e:	4413      	add	r3, r2
 8004060:	460a      	mov	r2, r1
 8004062:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 8004064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004066:	3302      	adds	r3, #2
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	4413      	add	r3, r2
 800406c:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8004070:	4618      	mov	r0, r3
 8004072:	f7ff fecb 	bl	8003e0c <rd_u16_le>
 8004076:	4603      	mov	r3, r0
 8004078:	4619      	mov	r1, r3
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	00a3      	lsls	r3, r4, #2
 800407e:	4413      	add	r3, r2
 8004080:	460a      	mov	r2, r1
 8004082:	809a      	strh	r2, [r3, #4]
        off += 4u;
 8004084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004086:	3304      	adds	r3, #4
 8004088:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800408a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800408e:	3301      	adds	r3, #1
 8004090:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004094:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004098:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800409c:	429a      	cmp	r2, r3
 800409e:	d3ca      	bcc.n	8004036 <parse_slot+0xfe>
    }

    *out_seq = seq;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a3a      	ldr	r2, [r7, #32]
 80040a4:	601a      	str	r2, [r3, #0]
    return true;
 80040a6:	2301      	movs	r3, #1
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	373c      	adds	r7, #60	@ 0x3c
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd90      	pop	{r4, r7, pc}
 80040b0:	53455431 	.word	0x53455431

080040b4 <build_slot_image>:

static void build_slot_image(const Settings *s, uint32_t seq, uint8_t *slot_out)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b0a4      	sub	sp, #144	@ 0x90
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
    memset(slot_out, 0xFF, SETTINGS_SLOT_SIZE);
 80040c0:	2280      	movs	r2, #128	@ 0x80
 80040c2:	21ff      	movs	r1, #255	@ 0xff
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f015 fb6b 	bl	80197a0 <memset>

    /* Build payload */
    uint8_t payload[SETTINGS_SLOT_SIZE - 16u];
    memset(payload, 0, sizeof(payload));
 80040ca:	f107 0310 	add.w	r3, r7, #16
 80040ce:	2270      	movs	r2, #112	@ 0x70
 80040d0:	2100      	movs	r1, #0
 80040d2:	4618      	mov	r0, r3
 80040d4:	f015 fb64 	bl	80197a0 <memset>

    uint8_t count = s->data.pump_count;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	791b      	ldrb	r3, [r3, #4]
 80040dc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count == 0u) count = 1u;
 80040e0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d102      	bne.n	80040ee <build_slot_image+0x3a>
 80040e8:	2301      	movs	r3, #1
 80040ea:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 80040ee:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80040f2:	2b08      	cmp	r3, #8
 80040f4:	d902      	bls.n	80040fc <build_slot_image+0x48>
 80040f6:	2308      	movs	r3, #8
 80040f8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    payload[0] = count;
 80040fc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8004100:	743b      	strb	r3, [r7, #16]
    uint32_t poff = 1u;
 8004102:	2301      	movs	r3, #1
 8004104:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    for (uint8_t i = 0; i < count; i++)
 8004108:	2300      	movs	r3, #0
 800410a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800410e:	e034      	b.n	800417a <build_slot_image+0xc6>
    {
        payload[poff + 0u] = s->data.pump[i].ctrl_addr;
 8004110:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	7999      	ldrb	r1, [r3, #6]
 800411c:	f107 0210 	add.w	r2, r7, #16
 8004120:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004124:	4413      	add	r3, r2
 8004126:	460a      	mov	r2, r1
 8004128:	701a      	strb	r2, [r3, #0]
        payload[poff + 1u] = s->data.pump[i].slave_addr;
 800412a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800412e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004132:	3201      	adds	r2, #1
 8004134:	68f9      	ldr	r1, [r7, #12]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	440b      	add	r3, r1
 800413a:	79d9      	ldrb	r1, [r3, #7]
 800413c:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 8004140:	443b      	add	r3, r7
 8004142:	460a      	mov	r2, r1
 8004144:	f803 2c80 	strb.w	r2, [r3, #-128]
        wr_u16_le(&payload[poff + 2u], s->data.pump[i].price);
 8004148:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800414c:	3302      	adds	r3, #2
 800414e:	f107 0210 	add.w	r2, r7, #16
 8004152:	18d0      	adds	r0, r2, r3
 8004154:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	891b      	ldrh	r3, [r3, #8]
 8004160:	4619      	mov	r1, r3
 8004162:	f7ff fe69 	bl	8003e38 <wr_u16_le>
        poff += 4u;
 8004166:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800416a:	3304      	adds	r3, #4
 800416c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint8_t i = 0; i < count; i++)
 8004170:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8004174:	3301      	adds	r3, #1
 8004176:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800417a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800417e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8004182:	429a      	cmp	r2, r3
 8004184:	d3c4      	bcc.n	8004110 <build_slot_image+0x5c>
    }

    uint16_t payload_len = (uint16_t)poff;
 8004186:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800418a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint32_t crc = crc32_calc(payload, payload_len);
 800418e:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8004192:	f107 0310 	add.w	r3, r7, #16
 8004196:	4611      	mov	r1, r2
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fe23 	bl	8003de4 <crc32_calc>
 800419e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    /* Header */
    wr_u32_le(&slot_out[0], SETTINGS_MAGIC);
 80041a2:	4916      	ldr	r1, [pc, #88]	@ (80041fc <build_slot_image+0x148>)
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7ff fe7a 	bl	8003e9e <wr_u32_le>
    wr_u16_le(&slot_out[4], (uint16_t)SETTINGS_VERSION);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	3304      	adds	r3, #4
 80041ae:	2101      	movs	r1, #1
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff fe41 	bl	8003e38 <wr_u16_le>
    wr_u16_le(&slot_out[6], payload_len);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3306      	adds	r3, #6
 80041ba:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 80041be:	4611      	mov	r1, r2
 80041c0:	4618      	mov	r0, r3
 80041c2:	f7ff fe39 	bl	8003e38 <wr_u16_le>
    wr_u32_le(&slot_out[8], seq);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	3308      	adds	r3, #8
 80041ca:	68b9      	ldr	r1, [r7, #8]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7ff fe66 	bl	8003e9e <wr_u32_le>
    wr_u32_le(&slot_out[12], crc);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	330c      	adds	r3, #12
 80041d6:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fe5f 	bl	8003e9e <wr_u32_le>

    memcpy(&slot_out[16], payload, payload_len);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	3310      	adds	r3, #16
 80041e4:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 80041e8:	f107 0110 	add.w	r1, r7, #16
 80041ec:	4618      	mov	r0, r3
 80041ee:	f015 fb1f 	bl	8019830 <memcpy>
}
 80041f2:	bf00      	nop
 80041f4:	3790      	adds	r7, #144	@ 0x90
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	53455431 	.word	0x53455431

08004200 <clamp_data>:

static void clamp_data(SettingsData *d)
{
 8004200:	b480      	push	{r7}
 8004202:	b085      	sub	sp, #20
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d043      	beq.n	8004296 <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d102      	bne.n	800421c <clamp_data+0x1c>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2201      	movs	r2, #1
 800421a:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	2b08      	cmp	r3, #8
 8004222:	d902      	bls.n	800422a <clamp_data+0x2a>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2208      	movs	r2, #8
 8004228:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 800422a:	2300      	movs	r3, #0
 800422c:	73fb      	strb	r3, [r7, #15]
 800422e:	e02c      	b.n	800428a <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 8004230:	7bfb      	ldrb	r3, [r7, #15]
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4413      	add	r3, r2
 8004238:	78db      	ldrb	r3, [r3, #3]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d105      	bne.n	800424a <clamp_data+0x4a>
 800423e:	7bfb      	ldrb	r3, [r7, #15]
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4413      	add	r3, r2
 8004246:	2201      	movs	r2, #1
 8004248:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4413      	add	r3, r2
 8004252:	78db      	ldrb	r3, [r3, #3]
 8004254:	2b20      	cmp	r3, #32
 8004256:	d905      	bls.n	8004264 <clamp_data+0x64>
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	2220      	movs	r2, #32
 8004262:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 8004264:	7bfb      	ldrb	r3, [r7, #15]
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	889b      	ldrh	r3, [r3, #4]
 800426e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004272:	4293      	cmp	r3, r2
 8004274:	d906      	bls.n	8004284 <clamp_data+0x84>
 8004276:	7bfb      	ldrb	r3, [r7, #15]
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004282:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8004284:	7bfb      	ldrb	r3, [r7, #15]
 8004286:	3301      	adds	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	7bfa      	ldrb	r2, [r7, #15]
 8004290:	429a      	cmp	r2, r3
 8004292:	d3cd      	bcc.n	8004230 <clamp_data+0x30>
 8004294:	e000      	b.n	8004298 <clamp_data+0x98>
    if (d == NULL) return;
 8004296:	bf00      	nop
    }
}
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr

080042a2 <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b082      	sub	sp, #8
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d03c      	beq.n	800432a <Settings_Defaults+0x88>

    memset(&s->data, 0, sizeof(s->data));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3304      	adds	r3, #4
 80042b4:	2222      	movs	r2, #34	@ 0x22
 80042b6:	2100      	movs	r1, #0
 80042b8:	4618      	mov	r0, r3
 80042ba:	f015 fa71 	bl	80197a0 <memset>
    s->data.pump_count = 2u;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2202      	movs	r2, #2
 80042c2:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	629a      	str	r2, [r3, #40]	@ 0x28
    s->last_slot = 0u;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    s->save_state = SETTINGS_SAVE_IDLE;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    s->wr_active = 0u;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    clamp_data(&s->data);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff ff6c 	bl	8004200 <clamp_data>
 8004328:	e000      	b.n	800432c <Settings_Defaults+0x8a>
    if (s == NULL) return;
 800432a:	bf00      	nop
}
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
	...

08004334 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b082      	sub	sp, #8
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00e      	beq.n	8004362 <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 8004344:	22c0      	movs	r2, #192	@ 0xc0
 8004346:	2100      	movs	r1, #0
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f015 fa29 	bl	80197a0 <memset>

    s->hi2c = hi2c;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 8004354:	4a05      	ldr	r2, [pc, #20]	@ (800436c <Settings_Init+0x38>)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7ff ffa1 	bl	80042a2 <Settings_Defaults>
 8004360:	e000      	b.n	8004364 <Settings_Init+0x30>
    if (s == NULL) return;
 8004362:	bf00      	nop
}
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	240021d0 	.word	0x240021d0

08004370 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 8004370:	b5b0      	push	{r4, r5, r7, lr}
 8004372:	b0d8      	sub	sp, #352	@ 0x160
 8004374:	af00      	add	r7, sp, #0
 8004376:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800437a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800437e:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 8004380:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004384:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d007      	beq.n	800439e <Settings_Load+0x2e>
 800438e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004392:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <Settings_Load+0x32>
 800439e:	2300      	movs	r3, #0
 80043a0:	e0f8      	b.n	8004594 <Settings_Load+0x224>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 80043a2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80043a6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	6818      	ldr	r0, [r3, #0]
 80043ae:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80043b2:	2380      	movs	r3, #128	@ 0x80
 80043b4:	2100      	movs	r1, #0
 80043b6:	f7ff fd93 	bl	8003ee0 <eeprom_read_block>
 80043ba:	4603      	mov	r3, r0
 80043bc:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 80043c0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80043c4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6818      	ldr	r0, [r3, #0]
 80043cc:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 80043d0:	2380      	movs	r3, #128	@ 0x80
 80043d2:	2180      	movs	r1, #128	@ 0x80
 80043d4:	f7ff fd84 	bl	8003ee0 <eeprom_read_block>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 80043de:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80043e2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80043e6:	2200      	movs	r2, #0
 80043e8:	601a      	str	r2, [r3, #0]
 80043ea:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80043ee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80043f2:	2200      	movs	r2, #0
 80043f4:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 80043f6:	2300      	movs	r3, #0
 80043f8:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    bool v1 = false;
 80043fc:	2300      	movs	r3, #0
 80043fe:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 8004402:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00b      	beq.n	8004422 <Settings_Load+0xb2>
 800440a:	f107 0210 	add.w	r2, r7, #16
 800440e:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8004412:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004416:	4618      	mov	r0, r3
 8004418:	f7ff fd8e 	bl	8003f38 <parse_slot>
 800441c:	4603      	mov	r3, r0
 800441e:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 8004422:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00b      	beq.n	8004442 <Settings_Load+0xd2>
 800442a:	f107 020c 	add.w	r2, r7, #12
 800442e:	f107 0114 	add.w	r1, r7, #20
 8004432:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff fd7e 	bl	8003f38 <parse_slot>
 800443c:	4603      	mov	r3, r0
 800443e:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (!v0 && !v1)
 8004442:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004446:	f083 0301 	eor.w	r3, r3, #1
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00f      	beq.n	8004470 <Settings_Load+0x100>
 8004450:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8004454:	f083 0301 	eor.w	r3, r3, #1
 8004458:	b2db      	uxtb	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d008      	beq.n	8004470 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 800445e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004462:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004466:	6818      	ldr	r0, [r3, #0]
 8004468:	f7ff ff1b 	bl	80042a2 <Settings_Defaults>
        return false;
 800446c:	2300      	movs	r3, #0
 800446e:	e091      	b.n	8004594 <Settings_Load+0x224>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 8004470:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8004474:	2b00      	cmp	r3, #0
 8004476:	d037      	beq.n	80044e8 <Settings_Load+0x178>
 8004478:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 800447c:	f083 0301 	eor.w	r3, r3, #1
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10b      	bne.n	800449e <Settings_Load+0x12e>
 8004486:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800448a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004494:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	429a      	cmp	r2, r3
 800449c:	d324      	bcc.n	80044e8 <Settings_Load+0x178>
    {
        s->data = d0;
 800449e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80044a2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80044ac:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80044b0:	1d1c      	adds	r4, r3, #4
 80044b2:	4615      	mov	r5, r2
 80044b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80044ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80044bc:	682b      	ldr	r3, [r5, #0]
 80044be:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 80044c0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80044c4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80044ce:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 0u;
 80044d6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80044da:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80044e6:	e023      	b.n	8004530 <Settings_Load+0x1c0>
    }
    else
    {
        s->data = d1;
 80044e8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80044ec:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80044f6:	f5a2 72a6 	sub.w	r2, r2, #332	@ 0x14c
 80044fa:	1d1c      	adds	r4, r3, #4
 80044fc:	4615      	mov	r5, r2
 80044fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004502:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004504:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004506:	682b      	ldr	r3, [r5, #0]
 8004508:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 800450a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800450e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004518:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 1u;
 8004520:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004524:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    }

    clamp_data(&s->data);
 8004530:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004534:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	3304      	adds	r3, #4
 800453c:	4618      	mov	r0, r3
 800453e:	f7ff fe5f 	bl	8004200 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8004542:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004546:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8004552:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004556:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    s->wr_active = 0u;
 8004562:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004566:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8004572:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004576:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8004582:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004586:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    return true;
 8004592:	2301      	movs	r3, #1
}
 8004594:	4618      	mov	r0, r3
 8004596:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800459a:	46bd      	mov	sp, r7
 800459c:	bdb0      	pop	{r4, r5, r7, pc}

0800459e <Settings_GetSaveState>:

SettingsSaveState Settings_GetSaveState(const Settings *s)
{
 800459e:	b480      	push	{r7}
 80045a0:	b083      	sub	sp, #12
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
    if (s == NULL) return SETTINGS_SAVE_ERROR;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <Settings_GetSaveState+0x12>
 80045ac:	2303      	movs	r3, #3
 80045ae:	e003      	b.n	80045b8 <Settings_GetSaveState+0x1a>
    return s->save_state;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80045b6:	b2db      	uxtb	r3, r3
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <Settings_GetSaveError>:

uint8_t Settings_GetSaveError(const Settings *s)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
    if (s == NULL) return 0xFFu;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <Settings_GetSaveError+0x12>
 80045d2:	23ff      	movs	r3, #255	@ 0xff
 80045d4:	e003      	b.n	80045de <Settings_GetSaveError+0x1a>
    return s->save_error;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80045dc:	b2db      	uxtb	r3, r3
}
 80045de:	4618      	mov	r0, r3
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <Settings_RequestSave>:

bool Settings_RequestSave(Settings *s)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return false;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d003      	beq.n	8004600 <Settings_RequestSave+0x16>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <Settings_RequestSave+0x1a>
 8004600:	2300      	movs	r3, #0
 8004602:	e052      	b.n	80046aa <Settings_RequestSave+0xc0>
    if (s->wr_active) return false;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <Settings_RequestSave+0x2a>
 8004610:	2300      	movs	r3, #0
 8004612:	e04a      	b.n	80046aa <Settings_RequestSave+0xc0>

    clamp_data(&s->data);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3304      	adds	r3, #4
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff fdf1 	bl	8004200 <clamp_data>

    uint8_t next_slot = (s->last_slot == 0u) ? 1u : 0u;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <Settings_RequestSave+0x42>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <Settings_RequestSave+0x44>
 800462c:	2300      	movs	r3, #0
 800462e:	73fb      	strb	r3, [r7, #15]
    uint16_t base = (next_slot == 0u) ? (uint16_t)SETTINGS_SLOT0_ADDR : (uint16_t)SETTINGS_SLOT1_ADDR;
 8004630:	7bfb      	ldrb	r3, [r7, #15]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <Settings_RequestSave+0x50>
 8004636:	2300      	movs	r3, #0
 8004638:	e000      	b.n	800463c <Settings_RequestSave+0x52>
 800463a:	2380      	movs	r3, #128	@ 0x80
 800463c:	81bb      	strh	r3, [r7, #12]

    uint32_t new_seq = s->seq + 1u;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004642:	3301      	adds	r3, #1
 8004644:	60bb      	str	r3, [r7, #8]
    build_slot_image(s, new_seq, s->wr_buf);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	3340      	adds	r3, #64	@ 0x40
 800464a:	461a      	mov	r2, r3
 800464c:	68b9      	ldr	r1, [r7, #8]
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7ff fd30 	bl	80040b4 <build_slot_image>

    s->wr_active = 1u;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    s->wr_base = base;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	89ba      	ldrh	r2, [r7, #12]
 8004670:	865a      	strh	r2, [r3, #50]	@ 0x32
    s->wr_off = 0u;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	869a      	strh	r2, [r3, #52]	@ 0x34
    s->wr_len = SETTINGS_SLOT_SIZE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2280      	movs	r2, #128	@ 0x80
 800467c:	86da      	strh	r2, [r3, #54]	@ 0x36
    s->wr_chunk = 0u;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	871a      	strh	r2, [r3, #56]	@ 0x38

    s->wr_ready_start_ms = 0u;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	63da      	str	r2, [r3, #60]	@ 0x3c

    s->save_state = SETTINGS_SAVE_BUSY;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    /* Temporarily store planned slot in save_error high bit (internal), finalized on success */
    s->save_error = (uint8_t)(next_slot & 0x01u);
 800469a:	7bfb      	ldrb	r3, [r7, #15]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	b2da      	uxtb	r2, r3
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    return true;
 80046a8:	2301      	movs	r3, #1
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <min_u16>:

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	4603      	mov	r3, r0
 80046ba:	460a      	mov	r2, r1
 80046bc:	80fb      	strh	r3, [r7, #6]
 80046be:	4613      	mov	r3, r2
 80046c0:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 80046c2:	88ba      	ldrh	r2, [r7, #4]
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	4293      	cmp	r3, r2
 80046c8:	bf28      	it	cs
 80046ca:	4613      	movcs	r3, r2
 80046cc:	b29b      	uxth	r3, r3
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <Settings_Task>:

void Settings_Task(Settings *s)
{
 80046da:	b580      	push	{r7, lr}
 80046dc:	b08a      	sub	sp, #40	@ 0x28
 80046de:	af02      	add	r7, sp, #8
 80046e0:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 80b9 	beq.w	800485c <Settings_Task+0x182>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 80b4 	beq.w	800485c <Settings_Task+0x182>
    if (!s->wr_active) return;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f000 80af 	beq.w	8004860 <Settings_Task+0x186>

    uint32_t now = HAL_GetTick();
 8004702:	f002 ff6d 	bl	80075e0 <HAL_GetTick>
 8004706:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b00      	cmp	r3, #0
 8004712:	f040 80a7 	bne.w	8004864 <Settings_Task+0x18a>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d030      	beq.n	8004784 <Settings_Task+0xaa>
    {
        if (s->wr_ready_start_ms == 0u)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004726:	2b00      	cmp	r3, #0
 8004728:	d102      	bne.n	8004730 <Settings_Task+0x56>
        {
            s->wr_ready_start_ms = now;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	69ba      	ldr	r2, [r7, #24]
 800472e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6818      	ldr	r0, [r3, #0]
 8004734:	2302      	movs	r3, #2
 8004736:	2201      	movs	r2, #1
 8004738:	21a0      	movs	r1, #160	@ 0xa0
 800473a:	f006 fb8d 	bl	800ae58 <HAL_I2C_IsDeviceReady>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d107      	bne.n	8004754 <Settings_Task+0x7a>
        {
            s->wr_wait_ready = 0u;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            s->wr_ready_start_ms = 0u;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004752:	e017      	b.n	8004784 <Settings_Task+0xaa>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004758:	69ba      	ldr	r2, [r7, #24]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b32      	cmp	r3, #50	@ 0x32
 800475e:	f240 8083 	bls.w	8004868 <Settings_Task+0x18e>
            {
                s->wr_active = 0u;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                s->wr_wait_ready = 0u;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                s->save_state = SETTINGS_SAVE_ERROR;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2203      	movs	r2, #3
 8004776:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                s->save_error = 1u; /* ready timeout */
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            }
            return;
 8004782:	e071      	b.n	8004868 <Settings_Task+0x18e>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800478c:	429a      	cmp	r2, r3
 800478e:	d31c      	bcc.n	80047ca <Settings_Task+0xf0>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8004796:	b2db      	uxtb	r3, r3
 8004798:	f003 0301 	and.w	r3, r3, #1
 800479c:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	7bfa      	ldrb	r2, [r7, #15]
 80047a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        s->seq = s->seq + 1u;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047aa:	1c5a      	adds	r2, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	629a      	str	r2, [r3, #40]	@ 0x28

        s->wr_active = 0u;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_OK;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 0u;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 80047c8:	e04f      	b.n	800486a <Settings_Task+0x190>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80047d2:	4413      	add	r3, r2
 80047d4:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 80047e2:	8afb      	ldrh	r3, [r7, #22]
 80047e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047e8:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 80047ea:	8a7b      	ldrh	r3, [r7, #18]
 80047ec:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80047f0:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 80047f2:	8aba      	ldrh	r2, [r7, #20]
 80047f4:	8a3b      	ldrh	r3, [r7, #16]
 80047f6:	4611      	mov	r1, r2
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7ff ff5a 	bl	80046b2 <min_u16>
 80047fe:	4603      	mov	r3, r0
 8004800:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8004802:	8bfb      	ldrh	r3, [r7, #30]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <Settings_Task+0x132>
 8004808:	8abb      	ldrh	r3, [r7, #20]
 800480a:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	8bfa      	ldrh	r2, [r7, #30]
 8004810:	871a      	strh	r2, [r3, #56]	@ 0x38

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 800481a:	3340      	adds	r3, #64	@ 0x40
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	4413      	add	r3, r2
 8004820:	8af9      	ldrh	r1, [r7, #22]
 8004822:	8bfa      	ldrh	r2, [r7, #30]
 8004824:	9201      	str	r2, [sp, #4]
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	2302      	movs	r3, #2
 800482a:	460a      	mov	r2, r1
 800482c:	21a0      	movs	r1, #160	@ 0xa0
 800482e:	f006 fa89 	bl	800ad44 <HAL_I2C_Mem_Write_IT>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00c      	beq.n	8004852 <Settings_Task+0x178>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_ERROR;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2203      	movs	r2, #3
 8004844:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 2u; /* HAL write start error */
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2202      	movs	r2, #2
 800484c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 8004850:	e00b      	b.n	800486a <Settings_Task+0x190>
    }

    s->wr_inflight = 1u;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800485a:	e006      	b.n	800486a <Settings_Task+0x190>
    if (s == NULL || s->hi2c == NULL) return;
 800485c:	bf00      	nop
 800485e:	e004      	b.n	800486a <Settings_Task+0x190>
    if (!s->wr_active) return;
 8004860:	bf00      	nop
 8004862:	e002      	b.n	800486a <Settings_Task+0x190>
        return;
 8004864:	bf00      	nop
 8004866:	e000      	b.n	800486a <Settings_Task+0x190>
            return;
 8004868:	bf00      	nop
}
 800486a:	3720      	adds	r7, #32
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <Settings_CaptureFromPumpMgr>:
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
    }
}

void Settings_CaptureFromPumpMgr(Settings *s, const PumpMgr *m)
{
 8004870:	b590      	push	{r4, r7, lr}
 8004872:	b087      	sub	sp, #28
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d056      	beq.n	800492e <Settings_CaptureFromPumpMgr+0xbe>
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d053      	beq.n	800492e <Settings_CaptureFromPumpMgr+0xbe>

    uint8_t count = m->count;
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 800488c:	75fb      	strb	r3, [r7, #23]
    if (count == 0u) count = 1u;
 800488e:	7dfb      	ldrb	r3, [r7, #23]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d101      	bne.n	8004898 <Settings_CaptureFromPumpMgr+0x28>
 8004894:	2301      	movs	r3, #1
 8004896:	75fb      	strb	r3, [r7, #23]
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 8004898:	7dfb      	ldrb	r3, [r7, #23]
 800489a:	2b08      	cmp	r3, #8
 800489c:	d901      	bls.n	80048a2 <Settings_CaptureFromPumpMgr+0x32>
 800489e:	2308      	movs	r3, #8
 80048a0:	75fb      	strb	r3, [r7, #23]

    s->data.pump_count = count;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	7dfa      	ldrb	r2, [r7, #23]
 80048a6:	711a      	strb	r2, [r3, #4]

    for (uint8_t i = 0u; i < count; i++)
 80048a8:	2300      	movs	r3, #0
 80048aa:	75bb      	strb	r3, [r7, #22]
 80048ac:	e035      	b.n	800491a <Settings_CaptureFromPumpMgr+0xaa>
    {
        uint8_t id = (uint8_t)(i + 1u);
 80048ae:	7dbb      	ldrb	r3, [r7, #22]
 80048b0:	3301      	adds	r3, #1
 80048b2:	73fb      	strb	r3, [r7, #15]
        s->data.pump[i].ctrl_addr  = PumpMgr_GetCtrlAddr(m, id);
 80048b4:	7dbc      	ldrb	r4, [r7, #22]
 80048b6:	7bfb      	ldrb	r3, [r7, #15]
 80048b8:	4619      	mov	r1, r3
 80048ba:	6838      	ldr	r0, [r7, #0]
 80048bc:	f7fd feb0 	bl	8002620 <PumpMgr_GetCtrlAddr>
 80048c0:	4603      	mov	r3, r0
 80048c2:	4619      	mov	r1, r3
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	00a3      	lsls	r3, r4, #2
 80048c8:	4413      	add	r3, r2
 80048ca:	460a      	mov	r2, r1
 80048cc:	719a      	strb	r2, [r3, #6]
        s->data.pump[i].slave_addr = PumpMgr_GetSlaveAddr(m, id);
 80048ce:	7dbc      	ldrb	r4, [r7, #22]
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
 80048d2:	4619      	mov	r1, r3
 80048d4:	6838      	ldr	r0, [r7, #0]
 80048d6:	f7fd fe8c 	bl	80025f2 <PumpMgr_GetSlaveAddr>
 80048da:	4603      	mov	r3, r0
 80048dc:	4619      	mov	r1, r3
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	00a3      	lsls	r3, r4, #2
 80048e2:	4413      	add	r3, r2
 80048e4:	460a      	mov	r2, r1
 80048e6:	71da      	strb	r2, [r3, #7]
        uint32_t pr = PumpMgr_GetPrice(m, id);
 80048e8:	7bfb      	ldrb	r3, [r7, #15]
 80048ea:	4619      	mov	r1, r3
 80048ec:	6838      	ldr	r0, [r7, #0]
 80048ee:	f7fd fe4e 	bl	800258e <PumpMgr_GetPrice>
 80048f2:	6138      	str	r0, [r7, #16]
        if (pr > 9999u) pr = 9999u;
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d902      	bls.n	8004904 <Settings_CaptureFromPumpMgr+0x94>
 80048fe:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004902:	613b      	str	r3, [r7, #16]
        s->data.pump[i].price = (uint16_t)pr;
 8004904:	7dbb      	ldrb	r3, [r7, #22]
 8004906:	693a      	ldr	r2, [r7, #16]
 8004908:	b291      	uxth	r1, r2
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	460a      	mov	r2, r1
 8004912:	811a      	strh	r2, [r3, #8]
    for (uint8_t i = 0u; i < count; i++)
 8004914:	7dbb      	ldrb	r3, [r7, #22]
 8004916:	3301      	adds	r3, #1
 8004918:	75bb      	strb	r3, [r7, #22]
 800491a:	7dba      	ldrb	r2, [r7, #22]
 800491c:	7dfb      	ldrb	r3, [r7, #23]
 800491e:	429a      	cmp	r2, r3
 8004920:	d3c5      	bcc.n	80048ae <Settings_CaptureFromPumpMgr+0x3e>
    }

    clamp_data(&s->data);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	3304      	adds	r3, #4
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fc6a 	bl	8004200 <clamp_data>
 800492c:	e000      	b.n	8004930 <Settings_CaptureFromPumpMgr+0xc0>
    if (s == NULL || m == NULL) return;
 800492e:	bf00      	nop
}
 8004930:	371c      	adds	r7, #28
 8004932:	46bd      	mov	sp, r7
 8004934:	bd90      	pop	{r4, r7, pc}

08004936 <Settings_SetPumpPrice>:

bool Settings_SetPumpPrice(Settings *s, uint8_t pump_index, uint16_t price)
{
 8004936:	b480      	push	{r7}
 8004938:	b083      	sub	sp, #12
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
 800493e:	460b      	mov	r3, r1
 8004940:	70fb      	strb	r3, [r7, #3]
 8004942:	4613      	mov	r3, r2
 8004944:	803b      	strh	r3, [r7, #0]
    if (s == NULL) return false;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d101      	bne.n	8004950 <Settings_SetPumpPrice+0x1a>
 800494c:	2300      	movs	r3, #0
 800494e:	e015      	b.n	800497c <Settings_SetPumpPrice+0x46>
    if (pump_index >= s->data.pump_count) return false;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	791b      	ldrb	r3, [r3, #4]
 8004954:	78fa      	ldrb	r2, [r7, #3]
 8004956:	429a      	cmp	r2, r3
 8004958:	d301      	bcc.n	800495e <Settings_SetPumpPrice+0x28>
 800495a:	2300      	movs	r3, #0
 800495c:	e00e      	b.n	800497c <Settings_SetPumpPrice+0x46>
    if (price > 9999u) price = 9999u;
 800495e:	883b      	ldrh	r3, [r7, #0]
 8004960:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004964:	4293      	cmp	r3, r2
 8004966:	d902      	bls.n	800496e <Settings_SetPumpPrice+0x38>
 8004968:	f242 730f 	movw	r3, #9999	@ 0x270f
 800496c:	803b      	strh	r3, [r7, #0]

    s->data.pump[pump_index].price = price;
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	4413      	add	r3, r2
 8004976:	883a      	ldrh	r2, [r7, #0]
 8004978:	811a      	strh	r2, [r3, #8]
    return true;
 800497a:	2301      	movs	r3, #1
}
 800497c:	4618      	mov	r0, r3
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <Settings_SetPumpSlaveAddr>:

bool Settings_SetPumpSlaveAddr(Settings *s, uint8_t pump_index, uint8_t slave_addr)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	460b      	mov	r3, r1
 8004992:	70fb      	strb	r3, [r7, #3]
 8004994:	4613      	mov	r3, r2
 8004996:	70bb      	strb	r3, [r7, #2]
    if (s == NULL) return false;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <Settings_SetPumpSlaveAddr+0x1a>
 800499e:	2300      	movs	r3, #0
 80049a0:	e017      	b.n	80049d2 <Settings_SetPumpSlaveAddr+0x4a>
    if (pump_index >= s->data.pump_count) return false;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	791b      	ldrb	r3, [r3, #4]
 80049a6:	78fa      	ldrb	r2, [r7, #3]
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d301      	bcc.n	80049b0 <Settings_SetPumpSlaveAddr+0x28>
 80049ac:	2300      	movs	r3, #0
 80049ae:	e010      	b.n	80049d2 <Settings_SetPumpSlaveAddr+0x4a>

    if (slave_addr < 1u) slave_addr = 1u;
 80049b0:	78bb      	ldrb	r3, [r7, #2]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d101      	bne.n	80049ba <Settings_SetPumpSlaveAddr+0x32>
 80049b6:	2301      	movs	r3, #1
 80049b8:	70bb      	strb	r3, [r7, #2]
    if (slave_addr > 32u) slave_addr = 32u;
 80049ba:	78bb      	ldrb	r3, [r7, #2]
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d901      	bls.n	80049c4 <Settings_SetPumpSlaveAddr+0x3c>
 80049c0:	2320      	movs	r3, #32
 80049c2:	70bb      	strb	r3, [r7, #2]

    s->data.pump[pump_index].slave_addr = slave_addr;
 80049c4:	78fb      	ldrb	r3, [r7, #3]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	4413      	add	r3, r2
 80049cc:	78ba      	ldrb	r2, [r7, #2]
 80049ce:	71da      	strb	r2, [r3, #7]
    return true;
 80049d0:	2301      	movs	r3, #1
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	370c      	adds	r7, #12
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
	...

080049e0 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 80049e8:	4b1c      	ldr	r3, [pc, #112]	@ (8004a5c <HAL_I2C_MemTxCpltCallback+0x7c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d02a      	beq.n	8004a4a <HAL_I2C_MemTxCpltCallback+0x6a>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d027      	beq.n	8004a4a <HAL_I2C_MemTxCpltCallback+0x6a>
    if (hi2c != s->hi2c) return;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d124      	bne.n	8004a4e <HAL_I2C_MemTxCpltCallback+0x6e>

    if (s->wr_active && s->wr_inflight)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d01f      	beq.n	8004a50 <HAL_I2C_MemTxCpltCallback+0x70>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d019      	beq.n	8004a50 <HAL_I2C_MemTxCpltCallback+0x70>
    {
        s->wr_inflight = 0u;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004a2c:	4413      	add	r3, r2
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	869a      	strh	r2, [r3, #52]	@ 0x34
        s->wr_chunk = 0u;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	871a      	strh	r2, [r3, #56]	@ 0x38

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->wr_ready_start_ms = 0u;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a48:	e002      	b.n	8004a50 <HAL_I2C_MemTxCpltCallback+0x70>
    if (s == NULL || hi2c == NULL) return;
 8004a4a:	bf00      	nop
 8004a4c:	e000      	b.n	8004a50 <HAL_I2C_MemTxCpltCallback+0x70>
    if (hi2c != s->hi2c) return;
 8004a4e:	bf00      	nop
    }
}
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	240021d0 	.word	0x240021d0

08004a60 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b085      	sub	sp, #20
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004a68:	4b18      	ldr	r3, [pc, #96]	@ (8004acc <HAL_I2C_ErrorCallback+0x6c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d022      	beq.n	8004aba <HAL_I2C_ErrorCallback+0x5a>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d01f      	beq.n	8004aba <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != s->hi2c) return;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d11c      	bne.n	8004abe <HAL_I2C_ErrorCallback+0x5e>

    if (s->wr_active)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d017      	beq.n	8004ac0 <HAL_I2C_ErrorCallback+0x60>
    {
        s->wr_active = 0u;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->wr_inflight = 0u;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_wait_ready = 0u;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->save_state = SETTINGS_SAVE_ERROR;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2203      	movs	r2, #3
 8004aac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 3u; /* HAL I2C error */
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2203      	movs	r2, #3
 8004ab4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8004ab8:	e002      	b.n	8004ac0 <HAL_I2C_ErrorCallback+0x60>
    if (s == NULL || hi2c == NULL) return;
 8004aba:	bf00      	nop
 8004abc:	e000      	b.n	8004ac0 <HAL_I2C_ErrorCallback+0x60>
    if (hi2c != s->hi2c) return;
 8004abe:	bf00      	nop
    }
}
 8004ac0:	3714      	adds	r7, #20
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	240021d0 	.word	0x240021d0

08004ad0 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 8004ada:	2200      	movs	r2, #0
 8004adc:	2102      	movs	r1, #2
 8004ade:	480d      	ldr	r0, [pc, #52]	@ (8004b14 <SSD1309_WriteCommand+0x44>)
 8004ae0:	f005 ff60 	bl	800a9a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004aea:	480a      	ldr	r0, [pc, #40]	@ (8004b14 <SSD1309_WriteCommand+0x44>)
 8004aec:	f005 ff5a 	bl	800a9a4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8004af0:	1df9      	adds	r1, r7, #7
 8004af2:	f04f 33ff 	mov.w	r3, #4294967295
 8004af6:	2201      	movs	r2, #1
 8004af8:	4807      	ldr	r0, [pc, #28]	@ (8004b18 <SSD1309_WriteCommand+0x48>)
 8004afa:	f00c fcff 	bl	80114fc <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8004afe:	2201      	movs	r2, #1
 8004b00:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004b04:	4803      	ldr	r0, [pc, #12]	@ (8004b14 <SSD1309_WriteCommand+0x44>)
 8004b06:	f005 ff4d 	bl	800a9a4 <HAL_GPIO_WritePin>
}
 8004b0a:	bf00      	nop
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	58020400 	.word	0x58020400
 8004b18:	24001d30 	.word	0x24001d30

08004b1c <SSD1309_Init>:

void SSD1309_Init(void) {
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8004b20:	2200      	movs	r2, #0
 8004b22:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004b26:	4829      	ldr	r0, [pc, #164]	@ (8004bcc <SSD1309_Init+0xb0>)
 8004b28:	f005 ff3c 	bl	800a9a4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004b2c:	2032      	movs	r0, #50	@ 0x32
 8004b2e:	f002 fd63 	bl	80075f8 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8004b32:	2201      	movs	r2, #1
 8004b34:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004b38:	4824      	ldr	r0, [pc, #144]	@ (8004bcc <SSD1309_Init+0xb0>)
 8004b3a:	f005 ff33 	bl	800a9a4 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004b3e:	2032      	movs	r0, #50	@ 0x32
 8004b40:	f002 fd5a 	bl	80075f8 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 8004b44:	20ae      	movs	r0, #174	@ 0xae
 8004b46:	f7ff ffc3 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 8004b4a:	2020      	movs	r0, #32
 8004b4c:	f7ff ffc0 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8004b50:	2000      	movs	r0, #0
 8004b52:	f7ff ffbd 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 8004b56:	20a1      	movs	r0, #161	@ 0xa1
 8004b58:	f7ff ffba 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004b5c:	20c8      	movs	r0, #200	@ 0xc8
 8004b5e:	f7ff ffb7 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004b62:	20a8      	movs	r0, #168	@ 0xa8
 8004b64:	f7ff ffb4 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 8004b68:	203f      	movs	r0, #63	@ 0x3f
 8004b6a:	f7ff ffb1 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004b6e:	20d3      	movs	r0, #211	@ 0xd3
 8004b70:	f7ff ffae 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7ff ffab 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 8004b7a:	20d5      	movs	r0, #213	@ 0xd5
 8004b7c:	f7ff ffa8 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004b80:	2080      	movs	r0, #128	@ 0x80
 8004b82:	f7ff ffa5 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 8004b86:	20d9      	movs	r0, #217	@ 0xd9
 8004b88:	f7ff ffa2 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004b8c:	2022      	movs	r0, #34	@ 0x22
 8004b8e:	f7ff ff9f 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 8004b92:	20da      	movs	r0, #218	@ 0xda
 8004b94:	f7ff ff9c 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 8004b98:	2012      	movs	r0, #18
 8004b9a:	f7ff ff99 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 8004b9e:	20db      	movs	r0, #219	@ 0xdb
 8004ba0:	f7ff ff96 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 8004ba4:	2020      	movs	r0, #32
 8004ba6:	f7ff ff93 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 8004baa:	208d      	movs	r0, #141	@ 0x8d
 8004bac:	f7ff ff90 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 8004bb0:	2014      	movs	r0, #20
 8004bb2:	f7ff ff8d 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 8004bb6:	20af      	movs	r0, #175	@ 0xaf
 8004bb8:	f7ff ff8a 	bl	8004ad0 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	f000 f807 	bl	8004bd0 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 8004bc2:	f000 f81d 	bl	8004c00 <SSD1309_UpdateScreen>
}
 8004bc6:	bf00      	nop
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	58020400 	.word	0x58020400

08004bd0 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 8004bda:	79fb      	ldrb	r3, [r7, #7]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <SSD1309_Fill+0x14>
 8004be0:	23ff      	movs	r3, #255	@ 0xff
 8004be2:	e000      	b.n	8004be6 <SSD1309_Fill+0x16>
 8004be4:	2300      	movs	r3, #0
 8004be6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004bea:	4619      	mov	r1, r3
 8004bec:	4803      	ldr	r0, [pc, #12]	@ (8004bfc <SSD1309_Fill+0x2c>)
 8004bee:	f014 fdd7 	bl	80197a0 <memset>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	240021e0 	.word	0x240021e0

08004c00 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 8004c06:	2021      	movs	r0, #33	@ 0x21
 8004c08:	f7ff ff62 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004c0c:	2000      	movs	r0, #0
 8004c0e:	f7ff ff5f 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 8004c12:	207f      	movs	r0, #127	@ 0x7f
 8004c14:	f7ff ff5c 	bl	8004ad0 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 8004c18:	2022      	movs	r0, #34	@ 0x22
 8004c1a:	f7ff ff59 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004c1e:	2000      	movs	r0, #0
 8004c20:	f7ff ff56 	bl	8004ad0 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 8004c24:	2007      	movs	r0, #7
 8004c26:	f7ff ff53 	bl	8004ad0 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	2102      	movs	r1, #2
 8004c2e:	481d      	ldr	r0, [pc, #116]	@ (8004ca4 <SSD1309_UpdateScreen+0xa4>)
 8004c30:	f005 feb8 	bl	800a9a4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004c34:	2200      	movs	r2, #0
 8004c36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004c3a:	481a      	ldr	r0, [pc, #104]	@ (8004ca4 <SSD1309_UpdateScreen+0xa4>)
 8004c3c:	f005 feb2 	bl	800a9a4 <HAL_GPIO_WritePin>
 8004c40:	4b19      	ldr	r3, [pc, #100]	@ (8004ca8 <SSD1309_UpdateScreen+0xa8>)
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c48:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	dd1d      	ble.n	8004c8c <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f003 021f 	and.w	r2, r3, #31
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	4413      	add	r3, r2
 8004c5a:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004c60:	f3bf 8f4f 	dsb	sy
}
 8004c64:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004c66:	4a11      	ldr	r2, [pc, #68]	@ (8004cac <SSD1309_UpdateScreen+0xac>)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	3320      	adds	r3, #32
 8004c72:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	3b20      	subs	r3, #32
 8004c78:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	dcf2      	bgt.n	8004c66 <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004c80:	f3bf 8f4f 	dsb	sy
}
 8004c84:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004c86:	f3bf 8f6f 	isb	sy
}
 8004c8a:	bf00      	nop
}
 8004c8c:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8004c8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c92:	4905      	ldr	r1, [pc, #20]	@ (8004ca8 <SSD1309_UpdateScreen+0xa8>)
 8004c94:	4806      	ldr	r0, [pc, #24]	@ (8004cb0 <SSD1309_UpdateScreen+0xb0>)
 8004c96:	f00c fe1f 	bl	80118d8 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	58020400 	.word	0x58020400
 8004ca8:	240021e0 	.word	0x240021e0
 8004cac:	e000ed00 	.word	0xe000ed00
 8004cb0:	24001d30 	.word	0x24001d30

08004cb4 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	4603      	mov	r3, r0
 8004cbc:	460a      	mov	r2, r1
 8004cbe:	71fb      	strb	r3, [r7, #7]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 8004cc4:	4a05      	ldr	r2, [pc, #20]	@ (8004cdc <SSD1309_SetCursor+0x28>)
 8004cc6:	79fb      	ldrb	r3, [r7, #7]
 8004cc8:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 8004cca:	4a05      	ldr	r2, [pc, #20]	@ (8004ce0 <SSD1309_SetCursor+0x2c>)
 8004ccc:	79bb      	ldrb	r3, [r7, #6]
 8004cce:	7013      	strb	r3, [r2, #0]
}
 8004cd0:	bf00      	nop
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr
 8004cdc:	240025e0 	.word	0x240025e0
 8004ce0:	240025e1 	.word	0x240025e1

08004ce4 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	4603      	mov	r3, r0
 8004cec:	460a      	mov	r2, r1
 8004cee:	71fb      	strb	r3, [r7, #7]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 8004cf4:	79fb      	ldrb	r3, [r7, #7]
 8004cf6:	2b1f      	cmp	r3, #31
 8004cf8:	d979      	bls.n	8004dee <SSD1309_WriteChar+0x10a>
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	2b7e      	cmp	r3, #126	@ 0x7e
 8004cfe:	d876      	bhi.n	8004dee <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 8004d00:	2300      	movs	r3, #0
 8004d02:	73fb      	strb	r3, [r7, #15]
 8004d04:	e069      	b.n	8004dda <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 8004d06:	79fb      	ldrb	r3, [r7, #7]
 8004d08:	f1a3 0220 	sub.w	r2, r3, #32
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	441a      	add	r2, r3
 8004d12:	7bfb      	ldrb	r3, [r7, #15]
 8004d14:	4413      	add	r3, r2
 8004d16:	4a39      	ldr	r2, [pc, #228]	@ (8004dfc <SSD1309_WriteChar+0x118>)
 8004d18:	5cd3      	ldrb	r3, [r2, r3]
 8004d1a:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	73bb      	strb	r3, [r7, #14]
 8004d20:	e055      	b.n	8004dce <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 8004d22:	7b7a      	ldrb	r2, [r7, #13]
 8004d24:	7bbb      	ldrb	r3, [r7, #14]
 8004d26:	fa42 f303 	asr.w	r3, r2, r3
 8004d2a:	f003 0301 	and.w	r3, r3, #1
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d04a      	beq.n	8004dc8 <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 8004d32:	4b33      	ldr	r3, [pc, #204]	@ (8004e00 <SSD1309_WriteChar+0x11c>)
 8004d34:	781a      	ldrb	r2, [r3, #0]
 8004d36:	7bfb      	ldrb	r3, [r7, #15]
 8004d38:	4413      	add	r3, r2
 8004d3a:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 8004d3c:	4b31      	ldr	r3, [pc, #196]	@ (8004e04 <SSD1309_WriteChar+0x120>)
 8004d3e:	781a      	ldrb	r2, [r3, #0]
 8004d40:	7bbb      	ldrb	r3, [r7, #14]
 8004d42:	4413      	add	r3, r2
 8004d44:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 8004d46:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	db3c      	blt.n	8004dc8 <SSD1309_WriteChar+0xe4>
 8004d4e:	7afb      	ldrb	r3, [r7, #11]
 8004d50:	2b3f      	cmp	r3, #63	@ 0x3f
 8004d52:	d839      	bhi.n	8004dc8 <SSD1309_WriteChar+0xe4>
                    if (color)
 8004d54:	79bb      	ldrb	r3, [r7, #6]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d01a      	beq.n	8004d90 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 8004d5a:	7b3a      	ldrb	r2, [r7, #12]
 8004d5c:	7afb      	ldrb	r3, [r7, #11]
 8004d5e:	08db      	lsrs	r3, r3, #3
 8004d60:	b2d8      	uxtb	r0, r3
 8004d62:	4603      	mov	r3, r0
 8004d64:	01db      	lsls	r3, r3, #7
 8004d66:	4413      	add	r3, r2
 8004d68:	4a27      	ldr	r2, [pc, #156]	@ (8004e08 <SSD1309_WriteChar+0x124>)
 8004d6a:	5cd3      	ldrb	r3, [r2, r3]
 8004d6c:	b25a      	sxtb	r2, r3
 8004d6e:	7afb      	ldrb	r3, [r7, #11]
 8004d70:	f003 0307 	and.w	r3, r3, #7
 8004d74:	2101      	movs	r1, #1
 8004d76:	fa01 f303 	lsl.w	r3, r1, r3
 8004d7a:	b25b      	sxtb	r3, r3
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	b259      	sxtb	r1, r3
 8004d80:	7b3a      	ldrb	r2, [r7, #12]
 8004d82:	4603      	mov	r3, r0
 8004d84:	01db      	lsls	r3, r3, #7
 8004d86:	4413      	add	r3, r2
 8004d88:	b2c9      	uxtb	r1, r1
 8004d8a:	4a1f      	ldr	r2, [pc, #124]	@ (8004e08 <SSD1309_WriteChar+0x124>)
 8004d8c:	54d1      	strb	r1, [r2, r3]
 8004d8e:	e01b      	b.n	8004dc8 <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004d90:	7b3a      	ldrb	r2, [r7, #12]
 8004d92:	7afb      	ldrb	r3, [r7, #11]
 8004d94:	08db      	lsrs	r3, r3, #3
 8004d96:	b2d8      	uxtb	r0, r3
 8004d98:	4603      	mov	r3, r0
 8004d9a:	01db      	lsls	r3, r3, #7
 8004d9c:	4413      	add	r3, r2
 8004d9e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e08 <SSD1309_WriteChar+0x124>)
 8004da0:	5cd3      	ldrb	r3, [r2, r3]
 8004da2:	b25a      	sxtb	r2, r3
 8004da4:	7afb      	ldrb	r3, [r7, #11]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	2101      	movs	r1, #1
 8004dac:	fa01 f303 	lsl.w	r3, r1, r3
 8004db0:	b25b      	sxtb	r3, r3
 8004db2:	43db      	mvns	r3, r3
 8004db4:	b25b      	sxtb	r3, r3
 8004db6:	4013      	ands	r3, r2
 8004db8:	b259      	sxtb	r1, r3
 8004dba:	7b3a      	ldrb	r2, [r7, #12]
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	01db      	lsls	r3, r3, #7
 8004dc0:	4413      	add	r3, r2
 8004dc2:	b2c9      	uxtb	r1, r1
 8004dc4:	4a10      	ldr	r2, [pc, #64]	@ (8004e08 <SSD1309_WriteChar+0x124>)
 8004dc6:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 8004dc8:	7bbb      	ldrb	r3, [r7, #14]
 8004dca:	3301      	adds	r3, #1
 8004dcc:	73bb      	strb	r3, [r7, #14]
 8004dce:	7bbb      	ldrb	r3, [r7, #14]
 8004dd0:	2b07      	cmp	r3, #7
 8004dd2:	d9a6      	bls.n	8004d22 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 8004dd4:	7bfb      	ldrb	r3, [r7, #15]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	73fb      	strb	r3, [r7, #15]
 8004dda:	7bfb      	ldrb	r3, [r7, #15]
 8004ddc:	2b04      	cmp	r3, #4
 8004dde:	d992      	bls.n	8004d06 <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8004de0:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <SSD1309_WriteChar+0x11c>)
 8004de2:	781b      	ldrb	r3, [r3, #0]
 8004de4:	3306      	adds	r3, #6
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	4b05      	ldr	r3, [pc, #20]	@ (8004e00 <SSD1309_WriteChar+0x11c>)
 8004dea:	701a      	strb	r2, [r3, #0]
 8004dec:	e000      	b.n	8004df0 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 8004dee:	bf00      	nop
}
 8004df0:	3714      	adds	r7, #20
 8004df2:	46bd      	mov	sp, r7
 8004df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df8:	4770      	bx	lr
 8004dfa:	bf00      	nop
 8004dfc:	0801a90c 	.word	0x0801a90c
 8004e00:	240025e0 	.word	0x240025e0
 8004e04:	240025e1 	.word	0x240025e1
 8004e08:	240021e0 	.word	0x240021e0

08004e0c <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b082      	sub	sp, #8
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	460b      	mov	r3, r1
 8004e16:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004e18:	e008      	b.n	8004e2c <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	1c5a      	adds	r2, r3, #1
 8004e1e:	607a      	str	r2, [r7, #4]
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	78fa      	ldrb	r2, [r7, #3]
 8004e24:	4611      	mov	r1, r2
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff ff5c 	bl	8004ce4 <SSD1309_WriteChar>
    while (*str) {
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d1f2      	bne.n	8004e1a <SSD1309_WriteString+0xe>
    }
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
	...

08004e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e46:	4b0a      	ldr	r3, [pc, #40]	@ (8004e70 <HAL_MspInit+0x30>)
 8004e48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e4c:	4a08      	ldr	r2, [pc, #32]	@ (8004e70 <HAL_MspInit+0x30>)
 8004e4e:	f043 0302 	orr.w	r3, r3, #2
 8004e52:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004e56:	4b06      	ldr	r3, [pc, #24]	@ (8004e70 <HAL_MspInit+0x30>)
 8004e58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	607b      	str	r3, [r7, #4]
 8004e62:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	58024400 	.word	0x58024400

08004e74 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b0ba      	sub	sp, #232	@ 0xe8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e7c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004e80:	2200      	movs	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	605a      	str	r2, [r3, #4]
 8004e86:	609a      	str	r2, [r3, #8]
 8004e88:	60da      	str	r2, [r3, #12]
 8004e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004e8c:	f107 0310 	add.w	r3, r7, #16
 8004e90:	22c0      	movs	r2, #192	@ 0xc0
 8004e92:	2100      	movs	r1, #0
 8004e94:	4618      	mov	r0, r3
 8004e96:	f014 fc83 	bl	80197a0 <memset>
  if(hi2c->Instance==I2C1)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a2e      	ldr	r2, [pc, #184]	@ (8004f58 <HAL_I2C_MspInit+0xe4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d155      	bne.n	8004f50 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004ea4:	f04f 0208 	mov.w	r2, #8
 8004ea8:	f04f 0300 	mov.w	r3, #0
 8004eac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004eb6:	f107 0310 	add.w	r3, r7, #16
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f00a fbce 	bl	800f65c <HAL_RCCEx_PeriphCLKConfig>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004ec6:	f7fd f9ca 	bl	800225e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eca:	4b24      	ldr	r3, [pc, #144]	@ (8004f5c <HAL_I2C_MspInit+0xe8>)
 8004ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ed0:	4a22      	ldr	r2, [pc, #136]	@ (8004f5c <HAL_I2C_MspInit+0xe8>)
 8004ed2:	f043 0302 	orr.w	r3, r3, #2
 8004ed6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004eda:	4b20      	ldr	r3, [pc, #128]	@ (8004f5c <HAL_I2C_MspInit+0xe8>)
 8004edc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004ee8:	23c0      	movs	r3, #192	@ 0xc0
 8004eea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004eee:	2312      	movs	r3, #18
 8004ef0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004efa:	2302      	movs	r3, #2
 8004efc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004f00:	2304      	movs	r3, #4
 8004f02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f06:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	4814      	ldr	r0, [pc, #80]	@ (8004f60 <HAL_I2C_MspInit+0xec>)
 8004f0e:	f005 fb81 	bl	800a614 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004f12:	4b12      	ldr	r3, [pc, #72]	@ (8004f5c <HAL_I2C_MspInit+0xe8>)
 8004f14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f18:	4a10      	ldr	r2, [pc, #64]	@ (8004f5c <HAL_I2C_MspInit+0xe8>)
 8004f1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004f1e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004f22:	4b0e      	ldr	r3, [pc, #56]	@ (8004f5c <HAL_I2C_MspInit+0xe8>)
 8004f24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004f2c:	60bb      	str	r3, [r7, #8]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8004f30:	2200      	movs	r2, #0
 8004f32:	210c      	movs	r1, #12
 8004f34:	201f      	movs	r0, #31
 8004f36:	f002 fc6a 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004f3a:	201f      	movs	r0, #31
 8004f3c:	f002 fc81 	bl	8007842 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8004f40:	2200      	movs	r2, #0
 8004f42:	210c      	movs	r1, #12
 8004f44:	2020      	movs	r0, #32
 8004f46:	f002 fc62 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004f4a:	2020      	movs	r0, #32
 8004f4c:	f002 fc79 	bl	8007842 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004f50:	bf00      	nop
 8004f52:	37e8      	adds	r7, #232	@ 0xe8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40005400 	.word	0x40005400
 8004f5c:	58024400 	.word	0x58024400
 8004f60:	58020400 	.word	0x58020400

08004f64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b0ba      	sub	sp, #232	@ 0xe8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	605a      	str	r2, [r3, #4]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004f7c:	f107 0310 	add.w	r3, r7, #16
 8004f80:	22c0      	movs	r2, #192	@ 0xc0
 8004f82:	2100      	movs	r1, #0
 8004f84:	4618      	mov	r0, r3
 8004f86:	f014 fc0b 	bl	80197a0 <memset>
  if(hspi->Instance==SPI2)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a41      	ldr	r2, [pc, #260]	@ (8005094 <HAL_SPI_MspInit+0x130>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d17b      	bne.n	800508c <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004f94:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004f98:	f04f 0300 	mov.w	r3, #0
 8004f9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004fa4:	f107 0310 	add.w	r3, r7, #16
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f00a fb57 	bl	800f65c <HAL_RCCEx_PeriphCLKConfig>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d001      	beq.n	8004fb8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004fb4:	f7fd f953 	bl	800225e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004fb8:	4b37      	ldr	r3, [pc, #220]	@ (8005098 <HAL_SPI_MspInit+0x134>)
 8004fba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fbe:	4a36      	ldr	r2, [pc, #216]	@ (8005098 <HAL_SPI_MspInit+0x134>)
 8004fc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004fc8:	4b33      	ldr	r3, [pc, #204]	@ (8005098 <HAL_SPI_MspInit+0x134>)
 8004fca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fd6:	4b30      	ldr	r3, [pc, #192]	@ (8005098 <HAL_SPI_MspInit+0x134>)
 8004fd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fdc:	4a2e      	ldr	r2, [pc, #184]	@ (8005098 <HAL_SPI_MspInit+0x134>)
 8004fde:	f043 0302 	orr.w	r3, r3, #2
 8004fe2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004fe6:	4b2c      	ldr	r3, [pc, #176]	@ (8005098 <HAL_SPI_MspInit+0x134>)
 8004fe8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	60bb      	str	r3, [r7, #8]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8004ff4:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004ff8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005002:	2300      	movs	r3, #0
 8005004:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005008:	2302      	movs	r3, #2
 800500a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800500e:	2305      	movs	r3, #5
 8005010:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005014:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8005018:	4619      	mov	r1, r3
 800501a:	4820      	ldr	r0, [pc, #128]	@ (800509c <HAL_SPI_MspInit+0x138>)
 800501c:	f005 fafa 	bl	800a614 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8005020:	4b1f      	ldr	r3, [pc, #124]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005022:	4a20      	ldr	r2, [pc, #128]	@ (80050a4 <HAL_SPI_MspInit+0x140>)
 8005024:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8005026:	4b1e      	ldr	r3, [pc, #120]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005028:	2228      	movs	r2, #40	@ 0x28
 800502a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800502c:	4b1c      	ldr	r3, [pc, #112]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 800502e:	2240      	movs	r2, #64	@ 0x40
 8005030:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005032:	4b1b      	ldr	r3, [pc, #108]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005034:	2200      	movs	r2, #0
 8005036:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005038:	4b19      	ldr	r3, [pc, #100]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 800503a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800503e:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005040:	4b17      	ldr	r3, [pc, #92]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005042:	2200      	movs	r2, #0
 8005044:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005046:	4b16      	ldr	r3, [pc, #88]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005048:	2200      	movs	r2, #0
 800504a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800504c:	4b14      	ldr	r3, [pc, #80]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 800504e:	2200      	movs	r2, #0
 8005050:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005052:	4b13      	ldr	r3, [pc, #76]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005054:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005058:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800505a:	4b11      	ldr	r3, [pc, #68]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 800505c:	2200      	movs	r2, #0
 800505e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8005060:	480f      	ldr	r0, [pc, #60]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005062:	f002 fc81 	bl	8007968 <HAL_DMA_Init>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 800506c:	f7fd f8f7 	bl	800225e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a0b      	ldr	r2, [pc, #44]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005074:	679a      	str	r2, [r3, #120]	@ 0x78
 8005076:	4a0a      	ldr	r2, [pc, #40]	@ (80050a0 <HAL_SPI_MspInit+0x13c>)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 800507c:	2200      	movs	r2, #0
 800507e:	2102      	movs	r1, #2
 8005080:	2024      	movs	r0, #36	@ 0x24
 8005082:	f002 fbc4 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8005086:	2024      	movs	r0, #36	@ 0x24
 8005088:	f002 fbdb 	bl	8007842 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800508c:	bf00      	nop
 800508e:	37e8      	adds	r7, #232	@ 0xe8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	40003800 	.word	0x40003800
 8005098:	58024400 	.word	0x58024400
 800509c:	58020400 	.word	0x58020400
 80050a0:	24001db8 	.word	0x24001db8
 80050a4:	40020088 	.word	0x40020088

080050a8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b8:	d117      	bne.n	80050ea <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80050ba:	4b1c      	ldr	r3, [pc, #112]	@ (800512c <HAL_TIM_Base_MspInit+0x84>)
 80050bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050c0:	4a1a      	ldr	r2, [pc, #104]	@ (800512c <HAL_TIM_Base_MspInit+0x84>)
 80050c2:	f043 0301 	orr.w	r3, r3, #1
 80050c6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80050ca:	4b18      	ldr	r3, [pc, #96]	@ (800512c <HAL_TIM_Base_MspInit+0x84>)
 80050cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050d0:	f003 0301 	and.w	r3, r3, #1
 80050d4:	60fb      	str	r3, [r7, #12]
 80050d6:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 80050d8:	2200      	movs	r2, #0
 80050da:	210a      	movs	r1, #10
 80050dc:	201c      	movs	r0, #28
 80050de:	f002 fb96 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80050e2:	201c      	movs	r0, #28
 80050e4:	f002 fbad 	bl	8007842 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80050e8:	e01b      	b.n	8005122 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a10      	ldr	r2, [pc, #64]	@ (8005130 <HAL_TIM_Base_MspInit+0x88>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d116      	bne.n	8005122 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80050f4:	4b0d      	ldr	r3, [pc, #52]	@ (800512c <HAL_TIM_Base_MspInit+0x84>)
 80050f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80050fa:	4a0c      	ldr	r2, [pc, #48]	@ (800512c <HAL_TIM_Base_MspInit+0x84>)
 80050fc:	f043 0302 	orr.w	r3, r3, #2
 8005100:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005104:	4b09      	ldr	r3, [pc, #36]	@ (800512c <HAL_TIM_Base_MspInit+0x84>)
 8005106:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	60bb      	str	r3, [r7, #8]
 8005110:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8005112:	2200      	movs	r2, #0
 8005114:	2101      	movs	r1, #1
 8005116:	201d      	movs	r0, #29
 8005118:	f002 fb79 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800511c:	201d      	movs	r0, #29
 800511e:	f002 fb90 	bl	8007842 <HAL_NVIC_EnableIRQ>
}
 8005122:	bf00      	nop
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	58024400 	.word	0x58024400
 8005130:	40000400 	.word	0x40000400

08005134 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b0bc      	sub	sp, #240	@ 0xf0
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800513c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	605a      	str	r2, [r3, #4]
 8005146:	609a      	str	r2, [r3, #8]
 8005148:	60da      	str	r2, [r3, #12]
 800514a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800514c:	f107 0318 	add.w	r3, r7, #24
 8005150:	22c0      	movs	r2, #192	@ 0xc0
 8005152:	2100      	movs	r1, #0
 8005154:	4618      	mov	r0, r3
 8005156:	f014 fb23 	bl	80197a0 <memset>
  if(huart->Instance==USART2)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a58      	ldr	r2, [pc, #352]	@ (80052c0 <HAL_UART_MspInit+0x18c>)
 8005160:	4293      	cmp	r3, r2
 8005162:	f040 80bb 	bne.w	80052dc <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005166:	f04f 0202 	mov.w	r2, #2
 800516a:	f04f 0300 	mov.w	r3, #0
 800516e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005172:	2300      	movs	r3, #0
 8005174:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005178:	f107 0318 	add.w	r3, r7, #24
 800517c:	4618      	mov	r0, r3
 800517e:	f00a fa6d 	bl	800f65c <HAL_RCCEx_PeriphCLKConfig>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8005188:	f7fd f869 	bl	800225e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800518c:	4b4d      	ldr	r3, [pc, #308]	@ (80052c4 <HAL_UART_MspInit+0x190>)
 800518e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005192:	4a4c      	ldr	r2, [pc, #304]	@ (80052c4 <HAL_UART_MspInit+0x190>)
 8005194:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005198:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800519c:	4b49      	ldr	r3, [pc, #292]	@ (80052c4 <HAL_UART_MspInit+0x190>)
 800519e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80051a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051a6:	617b      	str	r3, [r7, #20]
 80051a8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051aa:	4b46      	ldr	r3, [pc, #280]	@ (80052c4 <HAL_UART_MspInit+0x190>)
 80051ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051b0:	4a44      	ldr	r2, [pc, #272]	@ (80052c4 <HAL_UART_MspInit+0x190>)
 80051b2:	f043 0301 	orr.w	r3, r3, #1
 80051b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80051ba:	4b42      	ldr	r3, [pc, #264]	@ (80052c4 <HAL_UART_MspInit+0x190>)
 80051bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	613b      	str	r3, [r7, #16]
 80051c6:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80051c8:	230c      	movs	r3, #12
 80051ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051ce:	2302      	movs	r3, #2
 80051d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051d4:	2300      	movs	r3, #0
 80051d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80051da:	2302      	movs	r3, #2
 80051dc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80051e0:	2307      	movs	r3, #7
 80051e2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051e6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80051ea:	4619      	mov	r1, r3
 80051ec:	4836      	ldr	r0, [pc, #216]	@ (80052c8 <HAL_UART_MspInit+0x194>)
 80051ee:	f005 fa11 	bl	800a614 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 80051f2:	4b36      	ldr	r3, [pc, #216]	@ (80052cc <HAL_UART_MspInit+0x198>)
 80051f4:	4a36      	ldr	r2, [pc, #216]	@ (80052d0 <HAL_UART_MspInit+0x19c>)
 80051f6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80051f8:	4b34      	ldr	r3, [pc, #208]	@ (80052cc <HAL_UART_MspInit+0x198>)
 80051fa:	222b      	movs	r2, #43	@ 0x2b
 80051fc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80051fe:	4b33      	ldr	r3, [pc, #204]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005200:	2200      	movs	r2, #0
 8005202:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005204:	4b31      	ldr	r3, [pc, #196]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005206:	2200      	movs	r2, #0
 8005208:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800520a:	4b30      	ldr	r3, [pc, #192]	@ (80052cc <HAL_UART_MspInit+0x198>)
 800520c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005210:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005212:	4b2e      	ldr	r3, [pc, #184]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005214:	2200      	movs	r2, #0
 8005216:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005218:	4b2c      	ldr	r3, [pc, #176]	@ (80052cc <HAL_UART_MspInit+0x198>)
 800521a:	2200      	movs	r2, #0
 800521c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800521e:	4b2b      	ldr	r3, [pc, #172]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005220:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005224:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005226:	4b29      	ldr	r3, [pc, #164]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005228:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800522c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800522e:	4b27      	ldr	r3, [pc, #156]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005230:	2200      	movs	r2, #0
 8005232:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005234:	4825      	ldr	r0, [pc, #148]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005236:	f002 fb97 	bl	8007968 <HAL_DMA_Init>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8005240:	f7fd f80d 	bl	800225e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a21      	ldr	r2, [pc, #132]	@ (80052cc <HAL_UART_MspInit+0x198>)
 8005248:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800524c:	4a1f      	ldr	r2, [pc, #124]	@ (80052cc <HAL_UART_MspInit+0x198>)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8005252:	4b20      	ldr	r3, [pc, #128]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005254:	4a20      	ldr	r2, [pc, #128]	@ (80052d8 <HAL_UART_MspInit+0x1a4>)
 8005256:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8005258:	4b1e      	ldr	r3, [pc, #120]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 800525a:	222c      	movs	r2, #44	@ 0x2c
 800525c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800525e:	4b1d      	ldr	r3, [pc, #116]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005260:	2240      	movs	r2, #64	@ 0x40
 8005262:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005264:	4b1b      	ldr	r3, [pc, #108]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005266:	2200      	movs	r2, #0
 8005268:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800526a:	4b1a      	ldr	r3, [pc, #104]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 800526c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005270:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005272:	4b18      	ldr	r3, [pc, #96]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005274:	2200      	movs	r2, #0
 8005276:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005278:	4b16      	ldr	r3, [pc, #88]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 800527a:	2200      	movs	r2, #0
 800527c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800527e:	4b15      	ldr	r3, [pc, #84]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005280:	2200      	movs	r2, #0
 8005282:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005284:	4b13      	ldr	r3, [pc, #76]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005286:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800528a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800528c:	4b11      	ldr	r3, [pc, #68]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 800528e:	2200      	movs	r2, #0
 8005290:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005292:	4810      	ldr	r0, [pc, #64]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 8005294:	f002 fb68 	bl	8007968 <HAL_DMA_Init>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 800529e:	f7fc ffde 	bl	800225e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a0b      	ldr	r2, [pc, #44]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 80052a6:	67da      	str	r2, [r3, #124]	@ 0x7c
 80052a8:	4a0a      	ldr	r2, [pc, #40]	@ (80052d4 <HAL_UART_MspInit+0x1a0>)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80052ae:	2200      	movs	r2, #0
 80052b0:	2102      	movs	r1, #2
 80052b2:	2026      	movs	r0, #38	@ 0x26
 80052b4:	f002 faab 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80052b8:	2026      	movs	r0, #38	@ 0x26
 80052ba:	f002 fac2 	bl	8007842 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80052be:	e0c0      	b.n	8005442 <HAL_UART_MspInit+0x30e>
 80052c0:	40004400 	.word	0x40004400
 80052c4:	58024400 	.word	0x58024400
 80052c8:	58020000 	.word	0x58020000
 80052cc:	24001ff0 	.word	0x24001ff0
 80052d0:	40020028 	.word	0x40020028
 80052d4:	24002068 	.word	0x24002068
 80052d8:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a5a      	ldr	r2, [pc, #360]	@ (800544c <HAL_UART_MspInit+0x318>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	f040 80ad 	bne.w	8005442 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80052e8:	f04f 0202 	mov.w	r2, #2
 80052ec:	f04f 0300 	mov.w	r3, #0
 80052f0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80052f4:	2300      	movs	r3, #0
 80052f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80052fa:	f107 0318 	add.w	r3, r7, #24
 80052fe:	4618      	mov	r0, r3
 8005300:	f00a f9ac 	bl	800f65c <HAL_RCCEx_PeriphCLKConfig>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <HAL_UART_MspInit+0x1da>
      Error_Handler();
 800530a:	f7fc ffa8 	bl	800225e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800530e:	4b50      	ldr	r3, [pc, #320]	@ (8005450 <HAL_UART_MspInit+0x31c>)
 8005310:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005314:	4a4e      	ldr	r2, [pc, #312]	@ (8005450 <HAL_UART_MspInit+0x31c>)
 8005316:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800531a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800531e:	4b4c      	ldr	r3, [pc, #304]	@ (8005450 <HAL_UART_MspInit+0x31c>)
 8005320:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005324:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005328:	60fb      	str	r3, [r7, #12]
 800532a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800532c:	4b48      	ldr	r3, [pc, #288]	@ (8005450 <HAL_UART_MspInit+0x31c>)
 800532e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005332:	4a47      	ldr	r2, [pc, #284]	@ (8005450 <HAL_UART_MspInit+0x31c>)
 8005334:	f043 0302 	orr.w	r3, r3, #2
 8005338:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800533c:	4b44      	ldr	r3, [pc, #272]	@ (8005450 <HAL_UART_MspInit+0x31c>)
 800533e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	60bb      	str	r3, [r7, #8]
 8005348:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800534a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800534e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005352:	2302      	movs	r3, #2
 8005354:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005358:	2300      	movs	r3, #0
 800535a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800535e:	2302      	movs	r3, #2
 8005360:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005364:	2307      	movs	r3, #7
 8005366:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800536a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800536e:	4619      	mov	r1, r3
 8005370:	4838      	ldr	r0, [pc, #224]	@ (8005454 <HAL_UART_MspInit+0x320>)
 8005372:	f005 f94f 	bl	800a614 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8005376:	4b38      	ldr	r3, [pc, #224]	@ (8005458 <HAL_UART_MspInit+0x324>)
 8005378:	4a38      	ldr	r2, [pc, #224]	@ (800545c <HAL_UART_MspInit+0x328>)
 800537a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800537c:	4b36      	ldr	r3, [pc, #216]	@ (8005458 <HAL_UART_MspInit+0x324>)
 800537e:	222d      	movs	r2, #45	@ 0x2d
 8005380:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005382:	4b35      	ldr	r3, [pc, #212]	@ (8005458 <HAL_UART_MspInit+0x324>)
 8005384:	2200      	movs	r2, #0
 8005386:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005388:	4b33      	ldr	r3, [pc, #204]	@ (8005458 <HAL_UART_MspInit+0x324>)
 800538a:	2200      	movs	r2, #0
 800538c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800538e:	4b32      	ldr	r3, [pc, #200]	@ (8005458 <HAL_UART_MspInit+0x324>)
 8005390:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005394:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005396:	4b30      	ldr	r3, [pc, #192]	@ (8005458 <HAL_UART_MspInit+0x324>)
 8005398:	2200      	movs	r2, #0
 800539a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800539c:	4b2e      	ldr	r3, [pc, #184]	@ (8005458 <HAL_UART_MspInit+0x324>)
 800539e:	2200      	movs	r2, #0
 80053a0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80053a2:	4b2d      	ldr	r3, [pc, #180]	@ (8005458 <HAL_UART_MspInit+0x324>)
 80053a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053a8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80053aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005458 <HAL_UART_MspInit+0x324>)
 80053ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80053b0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053b2:	4b29      	ldr	r3, [pc, #164]	@ (8005458 <HAL_UART_MspInit+0x324>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80053b8:	4827      	ldr	r0, [pc, #156]	@ (8005458 <HAL_UART_MspInit+0x324>)
 80053ba:	f002 fad5 	bl	8007968 <HAL_DMA_Init>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <HAL_UART_MspInit+0x294>
      Error_Handler();
 80053c4:	f7fc ff4b 	bl	800225e <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a23      	ldr	r2, [pc, #140]	@ (8005458 <HAL_UART_MspInit+0x324>)
 80053cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80053d0:	4a21      	ldr	r2, [pc, #132]	@ (8005458 <HAL_UART_MspInit+0x324>)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 80053d6:	4b22      	ldr	r3, [pc, #136]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053d8:	4a22      	ldr	r2, [pc, #136]	@ (8005464 <HAL_UART_MspInit+0x330>)
 80053da:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 80053dc:	4b20      	ldr	r3, [pc, #128]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053de:	222e      	movs	r2, #46	@ 0x2e
 80053e0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80053e2:	4b1f      	ldr	r3, [pc, #124]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053e4:	2240      	movs	r2, #64	@ 0x40
 80053e6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80053ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053f4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053f8:	2200      	movs	r2, #0
 80053fa:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053fc:	4b18      	ldr	r3, [pc, #96]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 80053fe:	2200      	movs	r2, #0
 8005400:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005402:	4b17      	ldr	r3, [pc, #92]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 8005404:	2200      	movs	r2, #0
 8005406:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005408:	4b15      	ldr	r3, [pc, #84]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 800540a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800540e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005410:	4b13      	ldr	r3, [pc, #76]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 8005412:	2200      	movs	r2, #0
 8005414:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005416:	4812      	ldr	r0, [pc, #72]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 8005418:	f002 faa6 	bl	8007968 <HAL_DMA_Init>
 800541c:	4603      	mov	r3, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 8005422:	f7fc ff1c 	bl	800225e <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a0d      	ldr	r2, [pc, #52]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 800542a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800542c:	4a0c      	ldr	r2, [pc, #48]	@ (8005460 <HAL_UART_MspInit+0x32c>)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8005432:	2200      	movs	r2, #0
 8005434:	2102      	movs	r1, #2
 8005436:	2027      	movs	r0, #39	@ 0x27
 8005438:	f002 f9e9 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800543c:	2027      	movs	r0, #39	@ 0x27
 800543e:	f002 fa00 	bl	8007842 <HAL_NVIC_EnableIRQ>
}
 8005442:	bf00      	nop
 8005444:	37f0      	adds	r7, #240	@ 0xf0
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	40004800 	.word	0x40004800
 8005450:	58024400 	.word	0x58024400
 8005454:	58020400 	.word	0x58020400
 8005458:	240020e0 	.word	0x240020e0
 800545c:	40020058 	.word	0x40020058
 8005460:	24002158 	.word	0x24002158
 8005464:	40020070 	.word	0x40020070

08005468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800546c:	bf00      	nop
 800546e:	e7fd      	b.n	800546c <NMI_Handler+0x4>

08005470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005474:	bf00      	nop
 8005476:	e7fd      	b.n	8005474 <HardFault_Handler+0x4>

08005478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005478:	b480      	push	{r7}
 800547a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800547c:	bf00      	nop
 800547e:	e7fd      	b.n	800547c <MemManage_Handler+0x4>

08005480 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005480:	b480      	push	{r7}
 8005482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005484:	bf00      	nop
 8005486:	e7fd      	b.n	8005484 <BusFault_Handler+0x4>

08005488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800548c:	bf00      	nop
 800548e:	e7fd      	b.n	800548c <UsageFault_Handler+0x4>

08005490 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005490:	b480      	push	{r7}
 8005492:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005494:	bf00      	nop
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800549e:	b480      	push	{r7}
 80054a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054a2:	bf00      	nop
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054ac:	b480      	push	{r7}
 80054ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054b0:	bf00      	nop
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80054ba:	b580      	push	{r7, lr}
 80054bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80054be:	f002 f87b 	bl	80075b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
	...

080054c8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80054cc:	4802      	ldr	r0, [pc, #8]	@ (80054d8 <DMA1_Stream1_IRQHandler+0x10>)
 80054ce:	f003 fd75 	bl	8008fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80054d2:	bf00      	nop
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	24001ff0 	.word	0x24001ff0

080054dc <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80054e0:	4802      	ldr	r0, [pc, #8]	@ (80054ec <DMA1_Stream2_IRQHandler+0x10>)
 80054e2:	f003 fd6b 	bl	8008fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80054e6:	bf00      	nop
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	24002068 	.word	0x24002068

080054f0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80054f4:	4802      	ldr	r0, [pc, #8]	@ (8005500 <DMA1_Stream3_IRQHandler+0x10>)
 80054f6:	f003 fd61 	bl	8008fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80054fa:	bf00      	nop
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	240020e0 	.word	0x240020e0

08005504 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005508:	4802      	ldr	r0, [pc, #8]	@ (8005514 <DMA1_Stream4_IRQHandler+0x10>)
 800550a:	f003 fd57 	bl	8008fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800550e:	bf00      	nop
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	24002158 	.word	0x24002158

08005518 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800551c:	4802      	ldr	r0, [pc, #8]	@ (8005528 <DMA1_Stream5_IRQHandler+0x10>)
 800551e:	f003 fd4d 	bl	8008fbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005522:	bf00      	nop
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	24001db8 	.word	0x24001db8

0800552c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005530:	4802      	ldr	r0, [pc, #8]	@ (800553c <TIM2_IRQHandler+0x10>)
 8005532:	f00c ff43 	bl	80123bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005536:	bf00      	nop
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	24001e30 	.word	0x24001e30

08005540 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005544:	4802      	ldr	r0, [pc, #8]	@ (8005550 <TIM3_IRQHandler+0x10>)
 8005546:	f00c ff39 	bl	80123bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800554a:	bf00      	nop
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	24001e7c 	.word	0x24001e7c

08005554 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005558:	4802      	ldr	r0, [pc, #8]	@ (8005564 <I2C1_EV_IRQHandler+0x10>)
 800555a:	f005 fd83 	bl	800b064 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800555e:	bf00      	nop
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	24001cdc 	.word	0x24001cdc

08005568 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800556c:	4802      	ldr	r0, [pc, #8]	@ (8005578 <I2C1_ER_IRQHandler+0x10>)
 800556e:	f005 fd93 	bl	800b098 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005572:	bf00      	nop
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	24001cdc 	.word	0x24001cdc

0800557c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005580:	4802      	ldr	r0, [pc, #8]	@ (800558c <SPI2_IRQHandler+0x10>)
 8005582:	f00c faeb 	bl	8011b5c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8005586:	bf00      	nop
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	24001d30 	.word	0x24001d30

08005590 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005594:	4802      	ldr	r0, [pc, #8]	@ (80055a0 <USART2_IRQHandler+0x10>)
 8005596:	f00d fd0d 	bl	8012fb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800559a:	bf00      	nop
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	24001ec8 	.word	0x24001ec8

080055a4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80055a8:	4802      	ldr	r0, [pc, #8]	@ (80055b4 <USART3_IRQHandler+0x10>)
 80055aa:	f00d fd03 	bl	8012fb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80055ae:	bf00      	nop
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	24001f5c 	.word	0x24001f5c

080055b8 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80055bc:	4802      	ldr	r0, [pc, #8]	@ (80055c8 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 80055be:	f007 febe 	bl	800d33e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 80055c2:	bf00      	nop
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	24003acc 	.word	0x24003acc

080055cc <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80055d0:	4802      	ldr	r0, [pc, #8]	@ (80055dc <OTG_FS_EP1_IN_IRQHandler+0x10>)
 80055d2:	f007 feb4 	bl	800d33e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 80055d6:	bf00      	nop
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	24003acc 	.word	0x24003acc

080055e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80055e4:	4802      	ldr	r0, [pc, #8]	@ (80055f0 <OTG_FS_IRQHandler+0x10>)
 80055e6:	f007 feaa 	bl	800d33e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80055ea:	bf00      	nop
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop
 80055f0:	24003acc 	.word	0x24003acc

080055f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80055fc:	4a14      	ldr	r2, [pc, #80]	@ (8005650 <_sbrk+0x5c>)
 80055fe:	4b15      	ldr	r3, [pc, #84]	@ (8005654 <_sbrk+0x60>)
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005608:	4b13      	ldr	r3, [pc, #76]	@ (8005658 <_sbrk+0x64>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d102      	bne.n	8005616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005610:	4b11      	ldr	r3, [pc, #68]	@ (8005658 <_sbrk+0x64>)
 8005612:	4a12      	ldr	r2, [pc, #72]	@ (800565c <_sbrk+0x68>)
 8005614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005616:	4b10      	ldr	r3, [pc, #64]	@ (8005658 <_sbrk+0x64>)
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4413      	add	r3, r2
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	429a      	cmp	r2, r3
 8005622:	d207      	bcs.n	8005634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005624:	f014 f8d8 	bl	80197d8 <__errno>
 8005628:	4603      	mov	r3, r0
 800562a:	220c      	movs	r2, #12
 800562c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800562e:	f04f 33ff 	mov.w	r3, #4294967295
 8005632:	e009      	b.n	8005648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005634:	4b08      	ldr	r3, [pc, #32]	@ (8005658 <_sbrk+0x64>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800563a:	4b07      	ldr	r3, [pc, #28]	@ (8005658 <_sbrk+0x64>)
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4413      	add	r3, r2
 8005642:	4a05      	ldr	r2, [pc, #20]	@ (8005658 <_sbrk+0x64>)
 8005644:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005646:	68fb      	ldr	r3, [r7, #12]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}
 8005650:	24080000 	.word	0x24080000
 8005654:	00001000 	.word	0x00001000
 8005658:	240025e4 	.word	0x240025e4
 800565c:	24004318 	.word	0x24004318

08005660 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005660:	b480      	push	{r7}
 8005662:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005664:	4b43      	ldr	r3, [pc, #268]	@ (8005774 <SystemInit+0x114>)
 8005666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800566a:	4a42      	ldr	r2, [pc, #264]	@ (8005774 <SystemInit+0x114>)
 800566c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005670:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005674:	4b40      	ldr	r3, [pc, #256]	@ (8005778 <SystemInit+0x118>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 030f 	and.w	r3, r3, #15
 800567c:	2b06      	cmp	r3, #6
 800567e:	d807      	bhi.n	8005690 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005680:	4b3d      	ldr	r3, [pc, #244]	@ (8005778 <SystemInit+0x118>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f023 030f 	bic.w	r3, r3, #15
 8005688:	4a3b      	ldr	r2, [pc, #236]	@ (8005778 <SystemInit+0x118>)
 800568a:	f043 0307 	orr.w	r3, r3, #7
 800568e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005690:	4b3a      	ldr	r3, [pc, #232]	@ (800577c <SystemInit+0x11c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	4a39      	ldr	r2, [pc, #228]	@ (800577c <SystemInit+0x11c>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800569c:	4b37      	ldr	r3, [pc, #220]	@ (800577c <SystemInit+0x11c>)
 800569e:	2200      	movs	r2, #0
 80056a0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80056a2:	4b36      	ldr	r3, [pc, #216]	@ (800577c <SystemInit+0x11c>)
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	4935      	ldr	r1, [pc, #212]	@ (800577c <SystemInit+0x11c>)
 80056a8:	4b35      	ldr	r3, [pc, #212]	@ (8005780 <SystemInit+0x120>)
 80056aa:	4013      	ands	r3, r2
 80056ac:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80056ae:	4b32      	ldr	r3, [pc, #200]	@ (8005778 <SystemInit+0x118>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d007      	beq.n	80056ca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80056ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005778 <SystemInit+0x118>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f023 030f 	bic.w	r3, r3, #15
 80056c2:	4a2d      	ldr	r2, [pc, #180]	@ (8005778 <SystemInit+0x118>)
 80056c4:	f043 0307 	orr.w	r3, r3, #7
 80056c8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80056ca:	4b2c      	ldr	r3, [pc, #176]	@ (800577c <SystemInit+0x11c>)
 80056cc:	2200      	movs	r2, #0
 80056ce:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80056d0:	4b2a      	ldr	r3, [pc, #168]	@ (800577c <SystemInit+0x11c>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80056d6:	4b29      	ldr	r3, [pc, #164]	@ (800577c <SystemInit+0x11c>)
 80056d8:	2200      	movs	r2, #0
 80056da:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80056dc:	4b27      	ldr	r3, [pc, #156]	@ (800577c <SystemInit+0x11c>)
 80056de:	4a29      	ldr	r2, [pc, #164]	@ (8005784 <SystemInit+0x124>)
 80056e0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80056e2:	4b26      	ldr	r3, [pc, #152]	@ (800577c <SystemInit+0x11c>)
 80056e4:	4a28      	ldr	r2, [pc, #160]	@ (8005788 <SystemInit+0x128>)
 80056e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80056e8:	4b24      	ldr	r3, [pc, #144]	@ (800577c <SystemInit+0x11c>)
 80056ea:	4a28      	ldr	r2, [pc, #160]	@ (800578c <SystemInit+0x12c>)
 80056ec:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80056ee:	4b23      	ldr	r3, [pc, #140]	@ (800577c <SystemInit+0x11c>)
 80056f0:	2200      	movs	r2, #0
 80056f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80056f4:	4b21      	ldr	r3, [pc, #132]	@ (800577c <SystemInit+0x11c>)
 80056f6:	4a25      	ldr	r2, [pc, #148]	@ (800578c <SystemInit+0x12c>)
 80056f8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80056fa:	4b20      	ldr	r3, [pc, #128]	@ (800577c <SystemInit+0x11c>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005700:	4b1e      	ldr	r3, [pc, #120]	@ (800577c <SystemInit+0x11c>)
 8005702:	4a22      	ldr	r2, [pc, #136]	@ (800578c <SystemInit+0x12c>)
 8005704:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005706:	4b1d      	ldr	r3, [pc, #116]	@ (800577c <SystemInit+0x11c>)
 8005708:	2200      	movs	r2, #0
 800570a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800570c:	4b1b      	ldr	r3, [pc, #108]	@ (800577c <SystemInit+0x11c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a1a      	ldr	r2, [pc, #104]	@ (800577c <SystemInit+0x11c>)
 8005712:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005716:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005718:	4b18      	ldr	r3, [pc, #96]	@ (800577c <SystemInit+0x11c>)
 800571a:	2200      	movs	r2, #0
 800571c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800571e:	4b1c      	ldr	r3, [pc, #112]	@ (8005790 <SystemInit+0x130>)
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	4b1c      	ldr	r3, [pc, #112]	@ (8005794 <SystemInit+0x134>)
 8005724:	4013      	ands	r3, r2
 8005726:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800572a:	d202      	bcs.n	8005732 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800572c:	4b1a      	ldr	r3, [pc, #104]	@ (8005798 <SystemInit+0x138>)
 800572e:	2201      	movs	r2, #1
 8005730:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005732:	4b12      	ldr	r3, [pc, #72]	@ (800577c <SystemInit+0x11c>)
 8005734:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005738:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d113      	bne.n	8005768 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005740:	4b0e      	ldr	r3, [pc, #56]	@ (800577c <SystemInit+0x11c>)
 8005742:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005746:	4a0d      	ldr	r2, [pc, #52]	@ (800577c <SystemInit+0x11c>)
 8005748:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800574c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005750:	4b12      	ldr	r3, [pc, #72]	@ (800579c <SystemInit+0x13c>)
 8005752:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005756:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005758:	4b08      	ldr	r3, [pc, #32]	@ (800577c <SystemInit+0x11c>)
 800575a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800575e:	4a07      	ldr	r2, [pc, #28]	@ (800577c <SystemInit+0x11c>)
 8005760:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005764:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005768:	bf00      	nop
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	e000ed00 	.word	0xe000ed00
 8005778:	52002000 	.word	0x52002000
 800577c:	58024400 	.word	0x58024400
 8005780:	eaf6ed7f 	.word	0xeaf6ed7f
 8005784:	02020200 	.word	0x02020200
 8005788:	01ff0000 	.word	0x01ff0000
 800578c:	01010280 	.word	0x01010280
 8005790:	5c001000 	.word	0x5c001000
 8005794:	ffff0000 	.word	0xffff0000
 8005798:	51008108 	.word	0x51008108
 800579c:	52004000 	.word	0x52004000

080057a0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80057a0:	b480      	push	{r7}
 80057a2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80057a4:	4b09      	ldr	r3, [pc, #36]	@ (80057cc <ExitRun0Mode+0x2c>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	4a08      	ldr	r2, [pc, #32]	@ (80057cc <ExitRun0Mode+0x2c>)
 80057aa:	f043 0302 	orr.w	r3, r3, #2
 80057ae:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80057b0:	bf00      	nop
 80057b2:	4b06      	ldr	r3, [pc, #24]	@ (80057cc <ExitRun0Mode+0x2c>)
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d0f9      	beq.n	80057b2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80057be:	bf00      	nop
 80057c0:	bf00      	nop
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	58024800 	.word	0x58024800

080057d0 <ui_toast>:

/* UI-only disconnect threshold (must match protocol policy, but UI stays protocol-agnostic) */
#define UI_NO_CONNECT_THRESHOLD   (10u)

static void ui_toast(UI_Context *ui, const char *text, uint32_t ms)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b084      	sub	sp, #16
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	607a      	str	r2, [r7, #4]
    if (ui == NULL || text == NULL) return;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d015      	beq.n	800580e <ui_toast+0x3e>
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d012      	beq.n	800580e <ui_toast+0x3e>
    strncpy(ui->toast_line, text, sizeof(ui->toast_line) - 1u);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	3320      	adds	r3, #32
 80057ec:	2217      	movs	r2, #23
 80057ee:	68b9      	ldr	r1, [r7, #8]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f013 ffdd 	bl	80197b0 <strncpy>
    ui->toast_line[sizeof(ui->toast_line) - 1u] = 0;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
    ui->toast_until_ms = HAL_GetTick() + ms;
 80057fe:	f001 feef 	bl	80075e0 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	441a      	add	r2, r3
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	61da      	str	r2, [r3, #28]
 800580c:	e000      	b.n	8005810 <ui_toast+0x40>
    if (ui == NULL || text == NULL) return;
 800580e:	bf00      	nop
}
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <ui_clear_screen>:

static void ui_clear_screen(void)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 800581a:	2000      	movs	r0, #0
 800581c:	f7ff f9d8 	bl	8004bd0 <SSD1309_Fill>
}
 8005820:	bf00      	nop
 8005822:	bd80      	pop	{r7, pc}

08005824 <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	4603      	mov	r3, r0
 800582c:	6039      	str	r1, [r7, #0]
 800582e:	71fb      	strb	r3, [r7, #7]
    /* 8px font assumed by SSD1309_WriteString(..., 1) */
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 8005830:	79fb      	ldrb	r3, [r7, #7]
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	b2db      	uxtb	r3, r3
 8005836:	4619      	mov	r1, r3
 8005838:	2000      	movs	r0, #0
 800583a:	f7ff fa3b 	bl	8004cb4 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 800583e:	2101      	movs	r1, #1
 8005840:	6838      	ldr	r0, [r7, #0]
 8005842:	f7ff fae3 	bl	8004e0c <SSD1309_WriteString>
}
 8005846:	bf00      	nop
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
	...

08005850 <ui_save_state_str>:

static const char* ui_save_state_str(const Settings *s, char *buf, size_t buflen)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
    if (s == NULL || buf == NULL || buflen < 10u) return "";
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d005      	beq.n	800586e <ui_save_state_str+0x1e>
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d002      	beq.n	800586e <ui_save_state_str+0x1e>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b09      	cmp	r3, #9
 800586c:	d801      	bhi.n	8005872 <ui_save_state_str+0x22>
 800586e:	4b18      	ldr	r3, [pc, #96]	@ (80058d0 <ui_save_state_str+0x80>)
 8005870:	e029      	b.n	80058c6 <ui_save_state_str+0x76>

    SettingsSaveState st = Settings_GetSaveState(s);
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f7fe fe93 	bl	800459e <Settings_GetSaveState>
 8005878:	4603      	mov	r3, r0
 800587a:	75fb      	strb	r3, [r7, #23]
    if (st == SETTINGS_SAVE_BUSY)
 800587c:	7dfb      	ldrb	r3, [r7, #23]
 800587e:	2b01      	cmp	r3, #1
 8005880:	d105      	bne.n	800588e <ui_save_state_str+0x3e>
    {
        snprintf(buf, buflen, "EEP: SAVING");
 8005882:	4a14      	ldr	r2, [pc, #80]	@ (80058d4 <ui_save_state_str+0x84>)
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	68b8      	ldr	r0, [r7, #8]
 8005888:	f013 ff54 	bl	8019734 <sniprintf>
 800588c:	e01a      	b.n	80058c4 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_OK)
 800588e:	7dfb      	ldrb	r3, [r7, #23]
 8005890:	2b02      	cmp	r3, #2
 8005892:	d105      	bne.n	80058a0 <ui_save_state_str+0x50>
    {
        snprintf(buf, buflen, "EEP: OK");
 8005894:	4a10      	ldr	r2, [pc, #64]	@ (80058d8 <ui_save_state_str+0x88>)
 8005896:	6879      	ldr	r1, [r7, #4]
 8005898:	68b8      	ldr	r0, [r7, #8]
 800589a:	f013 ff4b 	bl	8019734 <sniprintf>
 800589e:	e011      	b.n	80058c4 <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_ERROR)
 80058a0:	7dfb      	ldrb	r3, [r7, #23]
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	d109      	bne.n	80058ba <ui_save_state_str+0x6a>
    {
        snprintf(buf, buflen, "EEP: ERR%u", (unsigned)Settings_GetSaveError(s));
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f7fe fe8c 	bl	80045c4 <Settings_GetSaveError>
 80058ac:	4603      	mov	r3, r0
 80058ae:	4a0b      	ldr	r2, [pc, #44]	@ (80058dc <ui_save_state_str+0x8c>)
 80058b0:	6879      	ldr	r1, [r7, #4]
 80058b2:	68b8      	ldr	r0, [r7, #8]
 80058b4:	f013 ff3e 	bl	8019734 <sniprintf>
 80058b8:	e004      	b.n	80058c4 <ui_save_state_str+0x74>
    }
    else
    {
        snprintf(buf, buflen, "EEP: IDLE");
 80058ba:	4a09      	ldr	r2, [pc, #36]	@ (80058e0 <ui_save_state_str+0x90>)
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	68b8      	ldr	r0, [r7, #8]
 80058c0:	f013 ff38 	bl	8019734 <sniprintf>
    }
    return buf;
 80058c4:	68bb      	ldr	r3, [r7, #8]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3718      	adds	r7, #24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	0801a39c 	.word	0x0801a39c
 80058d4:	0801a3a0 	.word	0x0801a3a0
 80058d8:	0801a3ac 	.word	0x0801a3ac
 80058dc:	0801a3b4 	.word	0x0801a3b4
 80058e0:	0801a3c0 	.word	0x0801a3c0

080058e4 <ui_render_home>:

static void ui_render_home(UI_Context *ui)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b092      	sub	sp, #72	@ 0x48
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	6078      	str	r0, [r7, #4]
    char line[32];
    char sbuf[16];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2101      	movs	r1, #1
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7fc fe02 	bl	80024fc <PumpMgr_GetConst>
 80058f8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	2102      	movs	r1, #2
 8005900:	4618      	mov	r0, r3
 8005902:	f7fc fdfb 	bl	80024fc <PumpMgr_GetConst>
 8005906:	63b8      	str	r0, [r7, #56]	@ 0x38

    ui_clear_screen();
 8005908:	f7ff ff85 	bl	8005816 <ui_clear_screen>

    /* Line0: short help */
    ui_draw_line(0, "HOME SET=MENU SEL=TRK");
 800590c:	4966      	ldr	r1, [pc, #408]	@ (8005aa8 <ui_render_home+0x1c4>)
 800590e:	2000      	movs	r0, #0
 8005910:	f7ff ff88 	bl	8005824 <ui_draw_line>

    if (d1)
 8005914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005916:	2b00      	cmp	r3, #0
 8005918:	d042      	beq.n	80059a0 <ui_render_home+0xbc>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
                 (ui->active_pump_id == 1u) ? '>' : ' ',
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 800591e:	2b01      	cmp	r3, #1
 8005920:	d101      	bne.n	8005926 <ui_render_home+0x42>
 8005922:	223e      	movs	r2, #62	@ 0x3e
 8005924:	e000      	b.n	8005928 <ui_render_home+0x44>
 8005926:	2220      	movs	r2, #32
                 (unsigned)d1->slave_addr,
 8005928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800592a:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 800592c:	4619      	mov	r1, r3
                 (unsigned long)d1->price);
 800592e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005930:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8005932:	f107 0018 	add.w	r0, r7, #24
 8005936:	9301      	str	r3, [sp, #4]
 8005938:	9100      	str	r1, [sp, #0]
 800593a:	4613      	mov	r3, r2
 800593c:	4a5b      	ldr	r2, [pc, #364]	@ (8005aac <ui_render_home+0x1c8>)
 800593e:	2120      	movs	r1, #32
 8005940:	f013 fef8 	bl	8019734 <sniprintf>
        ui_draw_line(1, line);
 8005944:	f107 0318 	add.w	r3, r7, #24
 8005948:	4619      	mov	r1, r3
 800594a:	2001      	movs	r0, #1
 800594c:	f7ff ff6a 	bl	8005824 <ui_draw_line>
        if (d1->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8005950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005952:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 8005956:	2b09      	cmp	r3, #9
 8005958:	d909      	bls.n	800596e <ui_render_home+0x8a>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d1->fail_count);
 800595a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800595c:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 8005960:	f107 0018 	add.w	r0, r7, #24
 8005964:	4a52      	ldr	r2, [pc, #328]	@ (8005ab0 <ui_render_home+0x1cc>)
 8005966:	2120      	movs	r1, #32
 8005968:	f013 fee4 	bl	8019734 <sniprintf>
 800596c:	e011      	b.n	8005992 <ui_render_home+0xae>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d1->status, (unsigned)d1->nozzle, (unsigned)d1->fail_count);
 800596e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005970:	7c1b      	ldrb	r3, [r3, #16]
 8005972:	4619      	mov	r1, r3
 8005974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005976:	7c5b      	ldrb	r3, [r3, #17]
 8005978:	461a      	mov	r2, r3
 800597a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800597c:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 8005980:	f107 0018 	add.w	r0, r7, #24
 8005984:	9301      	str	r3, [sp, #4]
 8005986:	9200      	str	r2, [sp, #0]
 8005988:	460b      	mov	r3, r1
 800598a:	4a4a      	ldr	r2, [pc, #296]	@ (8005ab4 <ui_render_home+0x1d0>)
 800598c:	2120      	movs	r1, #32
 800598e:	f013 fed1 	bl	8019734 <sniprintf>
        }
        ui_draw_line(2, line);
 8005992:	f107 0318 	add.w	r3, r7, #24
 8005996:	4619      	mov	r1, r3
 8005998:	2002      	movs	r0, #2
 800599a:	f7ff ff43 	bl	8005824 <ui_draw_line>
 800599e:	e007      	b.n	80059b0 <ui_render_home+0xcc>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 80059a0:	4945      	ldr	r1, [pc, #276]	@ (8005ab8 <ui_render_home+0x1d4>)
 80059a2:	2001      	movs	r0, #1
 80059a4:	f7ff ff3e 	bl	8005824 <ui_draw_line>
        ui_draw_line(2, "");
 80059a8:	4944      	ldr	r1, [pc, #272]	@ (8005abc <ui_render_home+0x1d8>)
 80059aa:	2002      	movs	r0, #2
 80059ac:	f7ff ff3a 	bl	8005824 <ui_draw_line>
    }

    if (d2)
 80059b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d042      	beq.n	8005a3c <ui_render_home+0x158>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
                 (ui->active_pump_id == 2u) ? '>' : ' ',
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d101      	bne.n	80059c2 <ui_render_home+0xde>
 80059be:	223e      	movs	r2, #62	@ 0x3e
 80059c0:	e000      	b.n	80059c4 <ui_render_home+0xe0>
 80059c2:	2220      	movs	r2, #32
                 (unsigned)d2->slave_addr,
 80059c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c6:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 80059c8:	4619      	mov	r1, r3
                 (unsigned long)d2->price);
 80059ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059cc:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 80059ce:	f107 0018 	add.w	r0, r7, #24
 80059d2:	9301      	str	r3, [sp, #4]
 80059d4:	9100      	str	r1, [sp, #0]
 80059d6:	4613      	mov	r3, r2
 80059d8:	4a39      	ldr	r2, [pc, #228]	@ (8005ac0 <ui_render_home+0x1dc>)
 80059da:	2120      	movs	r1, #32
 80059dc:	f013 feaa 	bl	8019734 <sniprintf>
        ui_draw_line(3, line);
 80059e0:	f107 0318 	add.w	r3, r7, #24
 80059e4:	4619      	mov	r1, r3
 80059e6:	2003      	movs	r0, #3
 80059e8:	f7ff ff1c 	bl	8005824 <ui_draw_line>
        if (d2->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 80059ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ee:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 80059f2:	2b09      	cmp	r3, #9
 80059f4:	d909      	bls.n	8005a0a <ui_render_home+0x126>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d2->fail_count);
 80059f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f8:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 80059fc:	f107 0018 	add.w	r0, r7, #24
 8005a00:	4a2b      	ldr	r2, [pc, #172]	@ (8005ab0 <ui_render_home+0x1cc>)
 8005a02:	2120      	movs	r1, #32
 8005a04:	f013 fe96 	bl	8019734 <sniprintf>
 8005a08:	e011      	b.n	8005a2e <ui_render_home+0x14a>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d2->status, (unsigned)d2->nozzle, (unsigned)d2->fail_count);
 8005a0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a0c:	7c1b      	ldrb	r3, [r3, #16]
 8005a0e:	4619      	mov	r1, r3
 8005a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a12:	7c5b      	ldrb	r3, [r3, #17]
 8005a14:	461a      	mov	r2, r3
 8005a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a18:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 8005a1c:	f107 0018 	add.w	r0, r7, #24
 8005a20:	9301      	str	r3, [sp, #4]
 8005a22:	9200      	str	r2, [sp, #0]
 8005a24:	460b      	mov	r3, r1
 8005a26:	4a23      	ldr	r2, [pc, #140]	@ (8005ab4 <ui_render_home+0x1d0>)
 8005a28:	2120      	movs	r1, #32
 8005a2a:	f013 fe83 	bl	8019734 <sniprintf>
        }
        ui_draw_line(4, line);
 8005a2e:	f107 0318 	add.w	r3, r7, #24
 8005a32:	4619      	mov	r1, r3
 8005a34:	2004      	movs	r0, #4
 8005a36:	f7ff fef5 	bl	8005824 <ui_draw_line>
 8005a3a:	e007      	b.n	8005a4c <ui_render_home+0x168>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 8005a3c:	4921      	ldr	r1, [pc, #132]	@ (8005ac4 <ui_render_home+0x1e0>)
 8005a3e:	2003      	movs	r0, #3
 8005a40:	f7ff fef0 	bl	8005824 <ui_draw_line>
        ui_draw_line(4, "");
 8005a44:	491d      	ldr	r1, [pc, #116]	@ (8005abc <ui_render_home+0x1d8>)
 8005a46:	2004      	movs	r0, #4
 8005a48:	f7ff feec 	bl	8005824 <ui_draw_line>
    }

    /* Bottom lines */
    ui_draw_line(5, "PRI=PRICE INQ=POLL");
 8005a4c:	491e      	ldr	r1, [pc, #120]	@ (8005ac8 <ui_render_home+0x1e4>)
 8005a4e:	2005      	movs	r0, #5
 8005a50:	f7ff fee8 	bl	8005824 <ui_draw_line>
    ui_draw_line(6, ui_save_state_str(ui->settings, sbuf, sizeof(sbuf)));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f107 0108 	add.w	r1, r7, #8
 8005a5c:	2210      	movs	r2, #16
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7ff fef6 	bl	8005850 <ui_save_state_str>
 8005a64:	4603      	mov	r3, r0
 8005a66:	4619      	mov	r1, r3
 8005a68:	2006      	movs	r0, #6
 8005a6a:	f7ff fedb 	bl	8005824 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00e      	beq.n	8005a94 <ui_render_home+0x1b0>
 8005a76:	f001 fdb3 	bl	80075e0 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	69db      	ldr	r3, [r3, #28]
 8005a80:	1ad3      	subs	r3, r2, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	da06      	bge.n	8005a94 <ui_render_home+0x1b0>
    {
        ui_draw_line(7, ui->toast_line);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3320      	adds	r3, #32
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	2007      	movs	r0, #7
 8005a8e:	f7ff fec9 	bl	8005824 <ui_draw_line>
 8005a92:	e003      	b.n	8005a9c <ui_render_home+0x1b8>
    }
    else
    {
        ui_draw_line(7, "");
 8005a94:	4909      	ldr	r1, [pc, #36]	@ (8005abc <ui_render_home+0x1d8>)
 8005a96:	2007      	movs	r0, #7
 8005a98:	f7ff fec4 	bl	8005824 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005a9c:	f7ff f8b0 	bl	8004c00 <SSD1309_UpdateScreen>
}
 8005aa0:	bf00      	nop
 8005aa2:	3740      	adds	r7, #64	@ 0x40
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	0801a3cc 	.word	0x0801a3cc
 8005aac:	0801a3e4 	.word	0x0801a3e4
 8005ab0:	0801a3f8 	.word	0x0801a3f8
 8005ab4:	0801a40c 	.word	0x0801a40c
 8005ab8:	0801a41c 	.word	0x0801a41c
 8005abc:	0801a39c 	.word	0x0801a39c
 8005ac0:	0801a428 	.word	0x0801a428
 8005ac4:	0801a43c 	.word	0x0801a43c
 8005ac8:	0801a448 	.word	0x0801a448

08005acc <ui_render_diag>:

static void ui_render_diag(UI_Context *ui)
{
 8005acc:	b590      	push	{r4, r7, lr}
 8005ace:	b091      	sub	sp, #68	@ 0x44
 8005ad0:	af04      	add	r7, sp, #16
 8005ad2:	6078      	str	r0, [r7, #4]
    char line[32];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	2101      	movs	r1, #1
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fc fd0e 	bl	80024fc <PumpMgr_GetConst>
 8005ae0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2102      	movs	r1, #2
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fc fd07 	bl	80024fc <PumpMgr_GetConst>
 8005aee:	62b8      	str	r0, [r7, #40]	@ 0x28

    ui_clear_screen();
 8005af0:	f7ff fe91 	bl	8005816 <ui_clear_screen>
    ui_draw_line(0, "DIAG INQ=POLL RES=RETRY");
 8005af4:	4952      	ldr	r1, [pc, #328]	@ (8005c40 <ui_render_diag+0x174>)
 8005af6:	2000      	movs	r0, #0
 8005af8:	f7ff fe94 	bl	8005824 <ui_draw_line>

    if (d1)
 8005afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d034      	beq.n	8005b6c <ui_render_diag+0xa0>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u", (ui->active_pump_id == 1u) ? '>' : ' ', (unsigned)d1->slave_addr);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	7b5b      	ldrb	r3, [r3, #13]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d101      	bne.n	8005b0e <ui_render_diag+0x42>
 8005b0a:	223e      	movs	r2, #62	@ 0x3e
 8005b0c:	e000      	b.n	8005b10 <ui_render_diag+0x44>
 8005b0e:	2220      	movs	r2, #32
 8005b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b12:	7a5b      	ldrb	r3, [r3, #9]
 8005b14:	f107 0008 	add.w	r0, r7, #8
 8005b18:	9300      	str	r3, [sp, #0]
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	4a49      	ldr	r2, [pc, #292]	@ (8005c44 <ui_render_diag+0x178>)
 8005b1e:	2120      	movs	r1, #32
 8005b20:	f013 fe08 	bl	8019734 <sniprintf>
        ui_draw_line(1, line);
 8005b24:	f107 0308 	add.w	r3, r7, #8
 8005b28:	4619      	mov	r1, r3
 8005b2a:	2001      	movs	r0, #1
 8005b2c:	f7ff fe7a 	bl	8005824 <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 8005b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b32:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005b34:	461c      	mov	r4, r3
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 8005b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b38:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005b3a:	461a      	mov	r2, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 8005b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3e:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005b42:	4619      	mov	r1, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 8005b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b46:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005b4a:	f107 0008 	add.w	r0, r7, #8
 8005b4e:	9302      	str	r3, [sp, #8]
 8005b50:	9101      	str	r1, [sp, #4]
 8005b52:	9200      	str	r2, [sp, #0]
 8005b54:	4623      	mov	r3, r4
 8005b56:	4a3c      	ldr	r2, [pc, #240]	@ (8005c48 <ui_render_diag+0x17c>)
 8005b58:	2120      	movs	r1, #32
 8005b5a:	f013 fdeb 	bl	8019734 <sniprintf>
        ui_draw_line(2, line);
 8005b5e:	f107 0308 	add.w	r3, r7, #8
 8005b62:	4619      	mov	r1, r3
 8005b64:	2002      	movs	r0, #2
 8005b66:	f7ff fe5d 	bl	8005824 <ui_draw_line>
 8005b6a:	e007      	b.n	8005b7c <ui_render_diag+0xb0>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8005b6c:	4937      	ldr	r1, [pc, #220]	@ (8005c4c <ui_render_diag+0x180>)
 8005b6e:	2001      	movs	r0, #1
 8005b70:	f7ff fe58 	bl	8005824 <ui_draw_line>
        ui_draw_line(2, "");
 8005b74:	4936      	ldr	r1, [pc, #216]	@ (8005c50 <ui_render_diag+0x184>)
 8005b76:	2002      	movs	r0, #2
 8005b78:	f7ff fe54 	bl	8005824 <ui_draw_line>
    }

    if (d2)
 8005b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d034      	beq.n	8005bec <ui_render_diag+0x120>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u", (ui->active_pump_id == 2u) ? '>' : ' ', (unsigned)d2->slave_addr);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	7b5b      	ldrb	r3, [r3, #13]
 8005b86:	2b02      	cmp	r3, #2
 8005b88:	d101      	bne.n	8005b8e <ui_render_diag+0xc2>
 8005b8a:	223e      	movs	r2, #62	@ 0x3e
 8005b8c:	e000      	b.n	8005b90 <ui_render_diag+0xc4>
 8005b8e:	2220      	movs	r2, #32
 8005b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b92:	7a5b      	ldrb	r3, [r3, #9]
 8005b94:	f107 0008 	add.w	r0, r7, #8
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	4613      	mov	r3, r2
 8005b9c:	4a2d      	ldr	r2, [pc, #180]	@ (8005c54 <ui_render_diag+0x188>)
 8005b9e:	2120      	movs	r1, #32
 8005ba0:	f013 fdc8 	bl	8019734 <sniprintf>
        ui_draw_line(3, line);
 8005ba4:	f107 0308 	add.w	r3, r7, #8
 8005ba8:	4619      	mov	r1, r3
 8005baa:	2003      	movs	r0, #3
 8005bac:	f7ff fe3a 	bl	8005824 <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 8005bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb2:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005bb4:	461c      	mov	r4, r3
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 8005bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb8:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005bba:	461a      	mov	r2, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 8005bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bbe:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005bc2:	4619      	mov	r1, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 8005bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc6:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005bca:	f107 0008 	add.w	r0, r7, #8
 8005bce:	9302      	str	r3, [sp, #8]
 8005bd0:	9101      	str	r1, [sp, #4]
 8005bd2:	9200      	str	r2, [sp, #0]
 8005bd4:	4623      	mov	r3, r4
 8005bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8005c48 <ui_render_diag+0x17c>)
 8005bd8:	2120      	movs	r1, #32
 8005bda:	f013 fdab 	bl	8019734 <sniprintf>
        ui_draw_line(4, line);
 8005bde:	f107 0308 	add.w	r3, r7, #8
 8005be2:	4619      	mov	r1, r3
 8005be4:	2004      	movs	r0, #4
 8005be6:	f7ff fe1d 	bl	8005824 <ui_draw_line>
 8005bea:	e007      	b.n	8005bfc <ui_render_diag+0x130>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 8005bec:	491a      	ldr	r1, [pc, #104]	@ (8005c58 <ui_render_diag+0x18c>)
 8005bee:	2003      	movs	r0, #3
 8005bf0:	f7ff fe18 	bl	8005824 <ui_draw_line>
        ui_draw_line(4, "");
 8005bf4:	4916      	ldr	r1, [pc, #88]	@ (8005c50 <ui_render_diag+0x184>)
 8005bf6:	2004      	movs	r0, #4
 8005bf8:	f7ff fe14 	bl	8005824 <ui_draw_line>
    }

    ui_draw_line(6, "SEL=TRK ESC=HOME");
 8005bfc:	4917      	ldr	r1, [pc, #92]	@ (8005c5c <ui_render_diag+0x190>)
 8005bfe:	2006      	movs	r0, #6
 8005c00:	f7ff fe10 	bl	8005824 <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	69db      	ldr	r3, [r3, #28]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00e      	beq.n	8005c2a <ui_render_diag+0x15e>
 8005c0c:	f001 fce8 	bl	80075e0 <HAL_GetTick>
 8005c10:	4602      	mov	r2, r0
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	da06      	bge.n	8005c2a <ui_render_diag+0x15e>
    {
        ui_draw_line(7, ui->toast_line);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	3320      	adds	r3, #32
 8005c20:	4619      	mov	r1, r3
 8005c22:	2007      	movs	r0, #7
 8005c24:	f7ff fdfe 	bl	8005824 <ui_draw_line>
 8005c28:	e003      	b.n	8005c32 <ui_render_diag+0x166>
    }
    else
    {
        ui_draw_line(7, "");
 8005c2a:	4909      	ldr	r1, [pc, #36]	@ (8005c50 <ui_render_diag+0x184>)
 8005c2c:	2007      	movs	r0, #7
 8005c2e:	f7ff fdf9 	bl	8005824 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005c32:	f7fe ffe5 	bl	8004c00 <SSD1309_UpdateScreen>
}
 8005c36:	bf00      	nop
 8005c38:	3734      	adds	r7, #52	@ 0x34
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd90      	pop	{r4, r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	0801a45c 	.word	0x0801a45c
 8005c44:	0801a474 	.word	0x0801a474
 8005c48:	0801a484 	.word	0x0801a484
 8005c4c:	0801a41c 	.word	0x0801a41c
 8005c50:	0801a39c 	.word	0x0801a39c
 8005c54:	0801a498 	.word	0x0801a498
 8005c58:	0801a43c 	.word	0x0801a43c
 8005c5c:	0801a4a8 	.word	0x0801a4a8

08005c60 <ui_menu_item>:

static const char *ui_menu_item(uint8_t idx)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	4603      	mov	r3, r0
 8005c68:	71fb      	strb	r3, [r7, #7]
    switch (idx)
 8005c6a:	79fb      	ldrb	r3, [r7, #7]
 8005c6c:	2b05      	cmp	r3, #5
 8005c6e:	d81b      	bhi.n	8005ca8 <ui_menu_item+0x48>
 8005c70:	a201      	add	r2, pc, #4	@ (adr r2, 8005c78 <ui_menu_item+0x18>)
 8005c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c76:	bf00      	nop
 8005c78:	08005c91 	.word	0x08005c91
 8005c7c:	08005c95 	.word	0x08005c95
 8005c80:	08005c99 	.word	0x08005c99
 8005c84:	08005c9d 	.word	0x08005c9d
 8005c88:	08005ca1 	.word	0x08005ca1
 8005c8c:	08005ca5 	.word	0x08005ca5
    {
        case 0: return "TRK1 PRICE";
 8005c90:	4b09      	ldr	r3, [pc, #36]	@ (8005cb8 <ui_menu_item+0x58>)
 8005c92:	e00a      	b.n	8005caa <ui_menu_item+0x4a>
        case 1: return "TRK1 ADDR";
 8005c94:	4b09      	ldr	r3, [pc, #36]	@ (8005cbc <ui_menu_item+0x5c>)
 8005c96:	e008      	b.n	8005caa <ui_menu_item+0x4a>
        case 2: return "TRK2 PRICE";
 8005c98:	4b09      	ldr	r3, [pc, #36]	@ (8005cc0 <ui_menu_item+0x60>)
 8005c9a:	e006      	b.n	8005caa <ui_menu_item+0x4a>
        case 3: return "TRK2 ADDR";
 8005c9c:	4b09      	ldr	r3, [pc, #36]	@ (8005cc4 <ui_menu_item+0x64>)
 8005c9e:	e004      	b.n	8005caa <ui_menu_item+0x4a>
        case 4: return "SAVE EEPROM";
 8005ca0:	4b09      	ldr	r3, [pc, #36]	@ (8005cc8 <ui_menu_item+0x68>)
 8005ca2:	e002      	b.n	8005caa <ui_menu_item+0x4a>
        case 5: return "EXIT";
 8005ca4:	4b09      	ldr	r3, [pc, #36]	@ (8005ccc <ui_menu_item+0x6c>)
 8005ca6:	e000      	b.n	8005caa <ui_menu_item+0x4a>
        default: return "";
 8005ca8:	4b09      	ldr	r3, [pc, #36]	@ (8005cd0 <ui_menu_item+0x70>)
    }
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	370c      	adds	r7, #12
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	0801a4bc 	.word	0x0801a4bc
 8005cbc:	0801a4c8 	.word	0x0801a4c8
 8005cc0:	0801a4d4 	.word	0x0801a4d4
 8005cc4:	0801a4e0 	.word	0x0801a4e0
 8005cc8:	0801a4ec 	.word	0x0801a4ec
 8005ccc:	0801a4f8 	.word	0x0801a4f8
 8005cd0:	0801a39c 	.word	0x0801a39c

08005cd4 <ui_render_menu>:

static void ui_render_menu(UI_Context *ui)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b08c      	sub	sp, #48	@ 0x30
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 8005cdc:	f7ff fd9b 	bl	8005816 <ui_clear_screen>
    ui_draw_line(0, "MENU <SET >INQ OK SEL ESC");
 8005ce0:	4922      	ldr	r1, [pc, #136]	@ (8005d6c <ui_render_menu+0x98>)
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	f7ff fd9e 	bl	8005824 <ui_draw_line>

    /* 6 items, show 6 lines max (rows 1..6) */
    for (uint8_t r = 0u; r < 6u; r++)
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005cee:	e033      	b.n	8005d58 <ui_render_menu+0x84>
    {
        uint8_t idx = r; /* no scrolling for now */
 8005cf0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005cf4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        const char *item = ui_menu_item(idx);
 8005cf8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7ff ffaf 	bl	8005c60 <ui_menu_item>
 8005d02:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (item[0] == 0) continue;
 8005d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d01f      	beq.n	8005d4c <ui_render_menu+0x78>

        if (ui->menu_index == idx)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	7b9b      	ldrb	r3, [r3, #14]
 8005d10:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d107      	bne.n	8005d28 <ui_render_menu+0x54>
        {
            snprintf(line, sizeof(line), "> %s", item);
 8005d18:	f107 0008 	add.w	r0, r7, #8
 8005d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d1e:	4a14      	ldr	r2, [pc, #80]	@ (8005d70 <ui_render_menu+0x9c>)
 8005d20:	2120      	movs	r1, #32
 8005d22:	f013 fd07 	bl	8019734 <sniprintf>
 8005d26:	e006      	b.n	8005d36 <ui_render_menu+0x62>
        }
        else
        {
            snprintf(line, sizeof(line), "  %s", item);
 8005d28:	f107 0008 	add.w	r0, r7, #8
 8005d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2e:	4a11      	ldr	r2, [pc, #68]	@ (8005d74 <ui_render_menu+0xa0>)
 8005d30:	2120      	movs	r1, #32
 8005d32:	f013 fcff 	bl	8019734 <sniprintf>
        }
        ui_draw_line((uint8_t)(r + 1u), line);
 8005d36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	f107 0208 	add.w	r2, r7, #8
 8005d42:	4611      	mov	r1, r2
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff fd6d 	bl	8005824 <ui_draw_line>
 8005d4a:	e000      	b.n	8005d4e <ui_render_menu+0x7a>
        if (item[0] == 0) continue;
 8005d4c:	bf00      	nop
    for (uint8_t r = 0u; r < 6u; r++)
 8005d4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d52:	3301      	adds	r3, #1
 8005d54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005d58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005d5c:	2b05      	cmp	r3, #5
 8005d5e:	d9c7      	bls.n	8005cf0 <ui_render_menu+0x1c>
    }

    SSD1309_UpdateScreen();
 8005d60:	f7fe ff4e 	bl	8004c00 <SSD1309_UpdateScreen>
}
 8005d64:	bf00      	nop
 8005d66:	3730      	adds	r7, #48	@ 0x30
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}
 8005d6c:	0801a500 	.word	0x0801a500
 8005d70:	0801a51c 	.word	0x0801a51c
 8005d74:	0801a524 	.word	0x0801a524

08005d78 <ui_render_edit>:

static void ui_render_edit(UI_Context *ui, bool is_price)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b092      	sub	sp, #72	@ 0x48
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	70fb      	strb	r3, [r7, #3]
    char line[32];
    char title[24];

    uint8_t trk = (uint8_t)(ui->edit_pump_index + 1u);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	7bdb      	ldrb	r3, [r3, #15]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    ui_clear_screen();
 8005d8e:	f7ff fd42 	bl	8005816 <ui_clear_screen>

    if (is_price)
 8005d92:	78fb      	ldrb	r3, [r7, #3]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d028      	beq.n	8005dea <ui_render_edit+0x72>
    {
        snprintf(title, sizeof(title), "EDIT TRK%u PRICE", (unsigned)trk);
 8005d98:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005d9c:	f107 000c 	add.w	r0, r7, #12
 8005da0:	4a29      	ldr	r2, [pc, #164]	@ (8005e48 <ui_render_edit+0xd0>)
 8005da2:	2118      	movs	r1, #24
 8005da4:	f013 fcc6 	bl	8019734 <sniprintf>
        ui_draw_line(0, title);
 8005da8:	f107 030c 	add.w	r3, r7, #12
 8005dac:	4619      	mov	r1, r3
 8005dae:	2000      	movs	r0, #0
 8005db0:	f7ff fd38 	bl	8005824 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 8005db4:	4925      	ldr	r1, [pc, #148]	@ (8005e4c <ui_render_edit+0xd4>)
 8005db6:	2001      	movs	r0, #1
 8005db8:	f7ff fd34 	bl	8005824 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 8005dbc:	4924      	ldr	r1, [pc, #144]	@ (8005e50 <ui_render_edit+0xd8>)
 8005dbe:	2002      	movs	r0, #2
 8005dc0:	f7ff fd30 	bl	8005824 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3310      	adds	r3, #16
 8005dc8:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005dcc:	4a21      	ldr	r2, [pc, #132]	@ (8005e54 <ui_render_edit+0xdc>)
 8005dce:	2120      	movs	r1, #32
 8005dd0:	f013 fcb0 	bl	8019734 <sniprintf>
        ui_draw_line(4, line);
 8005dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dd8:	4619      	mov	r1, r3
 8005dda:	2004      	movs	r0, #4
 8005ddc:	f7ff fd22 	bl	8005824 <ui_draw_line>
        ui_draw_line(6, "Range: 0000..9999");
 8005de0:	491d      	ldr	r1, [pc, #116]	@ (8005e58 <ui_render_edit+0xe0>)
 8005de2:	2006      	movs	r0, #6
 8005de4:	f7ff fd1e 	bl	8005824 <ui_draw_line>
 8005de8:	e027      	b.n	8005e3a <ui_render_edit+0xc2>
    }
    else
    {
        snprintf(title, sizeof(title), "EDIT TRK%u ADDR", (unsigned)trk);
 8005dea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005dee:	f107 000c 	add.w	r0, r7, #12
 8005df2:	4a1a      	ldr	r2, [pc, #104]	@ (8005e5c <ui_render_edit+0xe4>)
 8005df4:	2118      	movs	r1, #24
 8005df6:	f013 fc9d 	bl	8019734 <sniprintf>
        ui_draw_line(0, title);
 8005dfa:	f107 030c 	add.w	r3, r7, #12
 8005dfe:	4619      	mov	r1, r3
 8005e00:	2000      	movs	r0, #0
 8005e02:	f7ff fd0f 	bl	8005824 <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 8005e06:	4911      	ldr	r1, [pc, #68]	@ (8005e4c <ui_render_edit+0xd4>)
 8005e08:	2001      	movs	r0, #1
 8005e0a:	f7ff fd0b 	bl	8005824 <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 8005e0e:	4910      	ldr	r1, [pc, #64]	@ (8005e50 <ui_render_edit+0xd8>)
 8005e10:	2002      	movs	r0, #2
 8005e12:	f7ff fd07 	bl	8005824 <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	3310      	adds	r3, #16
 8005e1a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8005e54 <ui_render_edit+0xdc>)
 8005e20:	2120      	movs	r1, #32
 8005e22:	f013 fc87 	bl	8019734 <sniprintf>
        ui_draw_line(4, line);
 8005e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	2004      	movs	r0, #4
 8005e2e:	f7ff fcf9 	bl	8005824 <ui_draw_line>
        ui_draw_line(6, "Range: 01..32");
 8005e32:	490b      	ldr	r1, [pc, #44]	@ (8005e60 <ui_render_edit+0xe8>)
 8005e34:	2006      	movs	r0, #6
 8005e36:	f7ff fcf5 	bl	8005824 <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005e3a:	f7fe fee1 	bl	8004c00 <SSD1309_UpdateScreen>
}
 8005e3e:	bf00      	nop
 8005e40:	3748      	adds	r7, #72	@ 0x48
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	0801a52c 	.word	0x0801a52c
 8005e4c:	0801a540 	.word	0x0801a540
 8005e50:	0801a54c 	.word	0x0801a54c
 8005e54:	0801a568 	.word	0x0801a568
 8005e58:	0801a574 	.word	0x0801a574
 8005e5c:	0801a588 	.word	0x0801a588
 8005e60:	0801a598 	.word	0x0801a598

08005e64 <ui_is_digit>:

static bool ui_is_digit(char k)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	71fb      	strb	r3, [r7, #7]
    return (k >= '0' && k <= '9');
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
 8005e70:	2b2f      	cmp	r3, #47	@ 0x2f
 8005e72:	d904      	bls.n	8005e7e <ui_is_digit+0x1a>
 8005e74:	79fb      	ldrb	r3, [r7, #7]
 8005e76:	2b39      	cmp	r3, #57	@ 0x39
 8005e78:	d801      	bhi.n	8005e7e <ui_is_digit+0x1a>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	e000      	b.n	8005e80 <ui_is_digit+0x1c>
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f003 0301 	and.w	r3, r3, #1
 8005e84:	b2db      	uxtb	r3, r3
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr

08005e92 <ui_parse_u32>:

static uint32_t ui_parse_u32(const char *s)
{
 8005e92:	b480      	push	{r7}
 8005e94:	b085      	sub	sp, #20
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
    uint32_t v = 0u;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	60fb      	str	r3, [r7, #12]
    while (s && *s)
 8005e9e:	e015      	b.n	8005ecc <ui_parse_u32+0x3a>
    {
        if (*s < '0' || *s > '9') break;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	2b2f      	cmp	r3, #47	@ 0x2f
 8005ea6:	d918      	bls.n	8005eda <ui_parse_u32+0x48>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	2b39      	cmp	r3, #57	@ 0x39
 8005eae:	d814      	bhi.n	8005eda <ui_parse_u32+0x48>
        v = (v * 10u) + (uint32_t)(*s - '0');
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	4413      	add	r3, r2
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	461a      	mov	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	3b30      	subs	r3, #48	@ 0x30
 8005ec4:	60fb      	str	r3, [r7, #12]
        s++;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	607b      	str	r3, [r7, #4]
    while (s && *s)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <ui_parse_u32+0x48>
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1e2      	bne.n	8005ea0 <ui_parse_u32+0xe>
    }
    return v;
 8005eda:	68fb      	ldr	r3, [r7, #12]
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <ui_edit_start>:

static void ui_edit_start(UI_Context *ui, uint8_t pump_index, bool is_price)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	460b      	mov	r3, r1
 8005ef2:	70fb      	strb	r3, [r7, #3]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	70bb      	strb	r3, [r7, #2]
    ui->edit_pump_index = pump_index;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	78fa      	ldrb	r2, [r7, #3]
 8005efc:	73da      	strb	r2, [r3, #15]
    ui->edit_len = 0u;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2200      	movs	r2, #0
 8005f02:	761a      	strb	r2, [r3, #24]
    memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	3310      	adds	r3, #16
 8005f08:	2208      	movs	r2, #8
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f013 fc47 	bl	80197a0 <memset>

    if (is_price)
 8005f12:	78bb      	ldrb	r3, [r7, #2]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d026      	beq.n	8005f66 <ui_edit_start+0x7e>
    {
        uint32_t pr = PumpMgr_GetPrice(ui->mgr, (uint8_t)(pump_index + 1u));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	78fb      	ldrb	r3, [r7, #3]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	4619      	mov	r1, r3
 8005f24:	4610      	mov	r0, r2
 8005f26:	f7fc fb32 	bl	800258e <PumpMgr_GetPrice>
 8005f2a:	60f8      	str	r0, [r7, #12]
        if (pr > 9999u) pr = 9999u;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d902      	bls.n	8005f3c <ui_edit_start+0x54>
 8005f36:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f3a:	60fb      	str	r3, [r7, #12]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%04lu", (unsigned long)pr);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f103 0010 	add.w	r0, r3, #16
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	4a1e      	ldr	r2, [pc, #120]	@ (8005fc0 <ui_edit_start+0xd8>)
 8005f46:	2108      	movs	r1, #8
 8005f48:	f013 fbf4 	bl	8019734 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3310      	adds	r3, #16
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7fa f9c5 	bl	80002e0 <strlen>
 8005f56:	4603      	mov	r3, r0
 8005f58:	b2da      	uxtb	r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_PRICE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2203      	movs	r2, #3
 8005f62:	731a      	strb	r2, [r3, #12]
        if (addr > 32u) addr = 32u;
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
        ui->screen = UI_SCREEN_EDIT_ADDR;
    }
}
 8005f64:	e028      	b.n	8005fb8 <ui_edit_start+0xd0>
        uint8_t addr = PumpMgr_GetSlaveAddr(ui->mgr, (uint8_t)(pump_index + 1u));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	78fb      	ldrb	r3, [r7, #3]
 8005f6c:	3301      	adds	r3, #1
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	4619      	mov	r1, r3
 8005f72:	4610      	mov	r0, r2
 8005f74:	f7fc fb3d 	bl	80025f2 <PumpMgr_GetSlaveAddr>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	72fb      	strb	r3, [r7, #11]
        if (addr < 1u) addr = 1u;
 8005f7c:	7afb      	ldrb	r3, [r7, #11]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <ui_edit_start+0x9e>
 8005f82:	2301      	movs	r3, #1
 8005f84:	72fb      	strb	r3, [r7, #11]
        if (addr > 32u) addr = 32u;
 8005f86:	7afb      	ldrb	r3, [r7, #11]
 8005f88:	2b20      	cmp	r3, #32
 8005f8a:	d901      	bls.n	8005f90 <ui_edit_start+0xa8>
 8005f8c:	2320      	movs	r3, #32
 8005f8e:	72fb      	strb	r3, [r7, #11]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f103 0010 	add.w	r0, r3, #16
 8005f96:	7afb      	ldrb	r3, [r7, #11]
 8005f98:	4a0a      	ldr	r2, [pc, #40]	@ (8005fc4 <ui_edit_start+0xdc>)
 8005f9a:	2108      	movs	r1, #8
 8005f9c:	f013 fbca 	bl	8019734 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	3310      	adds	r3, #16
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7fa f99b 	bl	80002e0 <strlen>
 8005faa:	4603      	mov	r3, r0
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_ADDR;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2204      	movs	r2, #4
 8005fb6:	731a      	strb	r2, [r3, #12]
}
 8005fb8:	bf00      	nop
 8005fba:	3710      	adds	r7, #16
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	0801a5a8 	.word	0x0801a5a8
 8005fc4:	0801a5b0 	.word	0x0801a5b0

08005fc8 <UI_Init>:

void UI_Init(UI_Context *ui, PumpMgr *mgr, Settings *settings)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
    if (ui == NULL) return;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d021      	beq.n	800601e <UI_Init+0x56>
    memset(ui, 0, sizeof(*ui));
 8005fda:	2250      	movs	r2, #80	@ 0x50
 8005fdc:	2100      	movs	r1, #0
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f013 fbde 	bl	80197a0 <memset>
    ui->mgr = mgr;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	601a      	str	r2, [r3, #0]
    ui->settings = settings;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	605a      	str	r2, [r3, #4]
    ui->last_render_ms = 0u;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1u;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2201      	movs	r2, #1
 8006000:	735a      	strb	r2, [r3, #13]
    ui->menu_index = 0u;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	739a      	strb	r2, [r3, #14]
    ui->toast_until_ms = 0u;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	61da      	str	r2, [r3, #28]
    ui->toast_line[0] = 0;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 2020 	strb.w	r2, [r3, #32]

    ui_render_home(ui);
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f7ff fc64 	bl	80058e4 <ui_render_home>
 800601c:	e000      	b.n	8006020 <UI_Init+0x58>
    if (ui == NULL) return;
 800601e:	bf00      	nop
}
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	460b      	mov	r3, r1
 8006032:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL || ui->mgr == NULL) return;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 8396 	beq.w	8006768 <UI_Task+0x740>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 8391 	beq.w	8006768 <UI_Task+0x740>

    uint32_t now = HAL_GetTick();
 8006046:	f001 facb 	bl	80075e0 <HAL_GetTick>
 800604a:	6138      	str	r0, [r7, #16]

    /* --------- Key handling --------- */
    if (key != 0)
 800604c:	78fb      	ldrb	r3, [r7, #3]
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 832a 	beq.w	80066a8 <UI_Task+0x680>
    {
        /* Safety clamp for active pump */
        if (ui->active_pump_id < 1u) ui->active_pump_id = 1u;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	7b5b      	ldrb	r3, [r3, #13]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d102      	bne.n	8006062 <UI_Task+0x3a>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	735a      	strb	r2, [r3, #13]
        if (ui->active_pump_id > 2u) ui->active_pump_id = 2u;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	7b5b      	ldrb	r3, [r3, #13]
 8006066:	2b02      	cmp	r3, #2
 8006068:	d902      	bls.n	8006070 <UI_Task+0x48>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2202      	movs	r2, #2
 800606e:	735a      	strb	r2, [r3, #13]

        if (ui->screen == UI_SCREEN_HOME)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	7b1b      	ldrb	r3, [r3, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	f040 80a3 	bne.w	80061c0 <UI_Task+0x198>
        {
            if (key == KEY_SET)
 800607a:	78fb      	ldrb	r3, [r7, #3]
 800607c:	2b47      	cmp	r3, #71	@ 0x47
 800607e:	d109      	bne.n	8006094 <UI_Task+0x6c>
            {
                ui->screen = UI_SCREEN_MENU;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	731a      	strb	r2, [r3, #12]
                ui->menu_index = 0u;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f7ff fe21 	bl	8005cd4 <ui_render_menu>
                return;
 8006092:	e36e      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_SEL)
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	2b43      	cmp	r3, #67	@ 0x43
 8006098:	d119      	bne.n	80060ce <UI_Task+0xa6>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	7b5b      	ldrb	r3, [r3, #13]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d101      	bne.n	80060a6 <UI_Task+0x7e>
 80060a2:	2202      	movs	r2, #2
 80060a4:	e000      	b.n	80060a8 <UI_Task+0x80>
 80060a6:	2201      	movs	r2, #1
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	735a      	strb	r2, [r3, #13]
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Active TRK1" : "Active TRK2", 900u);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	7b5b      	ldrb	r3, [r3, #13]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d101      	bne.n	80060b8 <UI_Task+0x90>
 80060b4:	4b9e      	ldr	r3, [pc, #632]	@ (8006330 <UI_Task+0x308>)
 80060b6:	e000      	b.n	80060ba <UI_Task+0x92>
 80060b8:	4b9e      	ldr	r3, [pc, #632]	@ (8006334 <UI_Task+0x30c>)
 80060ba:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80060be:	4619      	mov	r1, r3
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f7ff fb85 	bl	80057d0 <ui_toast>
                ui_render_home(ui);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7ff fc0c 	bl	80058e4 <ui_render_home>
                return;
 80060cc:	e351      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_PRI)
 80060ce:	78fb      	ldrb	r3, [r7, #3]
 80060d0:	2b44      	cmp	r3, #68	@ 0x44
 80060d2:	d10d      	bne.n	80060f0 <UI_Task+0xc8>
            {
                ui_edit_start(ui, (uint8_t)(ui->active_pump_id - 1u), true);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	7b5b      	ldrb	r3, [r3, #13]
 80060d8:	3b01      	subs	r3, #1
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	2201      	movs	r2, #1
 80060de:	4619      	mov	r1, r3
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f7ff ff01 	bl	8005ee8 <ui_edit_start>
                ui_render_edit(ui, true);
 80060e6:	2101      	movs	r1, #1
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f7ff fe45 	bl	8005d78 <ui_render_edit>
                return;
 80060ee:	e340      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_TOT)
 80060f0:	78fb      	ldrb	r3, [r7, #3]
 80060f2:	2b41      	cmp	r3, #65	@ 0x41
 80060f4:	d106      	bne.n	8006104 <UI_Task+0xdc>
            {
                ui->screen = UI_SCREEN_DIAG;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2202      	movs	r2, #2
 80060fa:	731a      	strb	r2, [r3, #12]
                ui_render_diag(ui);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f7ff fce5 	bl	8005acc <ui_render_diag>
                return;
 8006102:	e336      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_INQ)
 8006104:	78fb      	ldrb	r3, [r7, #3]
 8006106:	2b48      	cmp	r3, #72	@ 0x48
 8006108:	d10e      	bne.n	8006128 <UI_Task+0x100>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4618      	mov	r0, r3
 8006110:	f7fc fb04 	bl	800271c <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 8006114:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006118:	4987      	ldr	r1, [pc, #540]	@ (8006338 <UI_Task+0x310>)
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7ff fb58 	bl	80057d0 <ui_toast>
                ui_render_home(ui);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f7ff fbdf 	bl	80058e4 <ui_render_home>
                return;
 8006126:	e324      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_OK)
 8006128:	78fb      	ldrb	r3, [r7, #3]
 800612a:	2b4b      	cmp	r3, #75	@ 0x4b
 800612c:	d118      	bne.n	8006160 <UI_Task+0x138>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	7b5b      	ldrb	r3, [r3, #13]
 8006136:	4619      	mov	r1, r3
 8006138:	4610      	mov	r0, r2
 800613a:	f7fc fac1 	bl	80026c0 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	7b5b      	ldrb	r3, [r3, #13]
 8006142:	2b01      	cmp	r3, #1
 8006144:	d101      	bne.n	800614a <UI_Task+0x122>
 8006146:	4b7d      	ldr	r3, [pc, #500]	@ (800633c <UI_Task+0x314>)
 8006148:	e000      	b.n	800614c <UI_Task+0x124>
 800614a:	4b7d      	ldr	r3, [pc, #500]	@ (8006340 <UI_Task+0x318>)
 800614c:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006150:	4619      	mov	r1, r3
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f7ff fb3c 	bl	80057d0 <ui_toast>
                ui_render_home(ui);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7ff fbc3 	bl	80058e4 <ui_render_home>
                return;
 800615e:	e308      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_RES)
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	2b45      	cmp	r3, #69	@ 0x45
 8006164:	d120      	bne.n	80061a8 <UI_Task+0x180>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	7b5b      	ldrb	r3, [r3, #13]
 800616e:	4619      	mov	r1, r3
 8006170:	4610      	mov	r0, r2
 8006172:	f7fc fa6c 	bl	800264e <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	7b5b      	ldrb	r3, [r3, #13]
 800617e:	4619      	mov	r1, r3
 8006180:	4610      	mov	r0, r2
 8006182:	f7fc fa9d 	bl	80026c0 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	7b5b      	ldrb	r3, [r3, #13]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d101      	bne.n	8006192 <UI_Task+0x16a>
 800618e:	4b6d      	ldr	r3, [pc, #436]	@ (8006344 <UI_Task+0x31c>)
 8006190:	e000      	b.n	8006194 <UI_Task+0x16c>
 8006192:	4b6d      	ldr	r3, [pc, #436]	@ (8006348 <UI_Task+0x320>)
 8006194:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006198:	4619      	mov	r1, r3
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff fb18 	bl	80057d0 <ui_toast>
                ui_render_home(ui);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f7ff fb9f 	bl	80058e4 <ui_render_home>
                return;
 80061a6:	e2e4      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_TIM)
 80061a8:	78fb      	ldrb	r3, [r7, #3]
 80061aa:	2b42      	cmp	r3, #66	@ 0x42
 80061ac:	f040 827c 	bne.w	80066a8 <UI_Task+0x680>
            {
                /* Start transaction - go to SELECT_MODE */
                ui->screen = UI_SCREEN_SELECT_MODE;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2206      	movs	r2, #6
 80061b4:	731a      	strb	r2, [r3, #12]
                ui->dispense_mode = DISPENSE_MODE_VOLUME; /* Default */
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                return;
 80061be:	e2d8      	b.n	8006772 <UI_Task+0x74a>
            }
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	7b1b      	ldrb	r3, [r3, #12]
 80061c4:	2b02      	cmp	r3, #2
 80061c6:	d16c      	bne.n	80062a2 <UI_Task+0x27a>
        {
            if (key == KEY_ESC)
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	2b46      	cmp	r3, #70	@ 0x46
 80061cc:	d106      	bne.n	80061dc <UI_Task+0x1b4>
            {
                ui->screen = UI_SCREEN_HOME;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f7ff fb85 	bl	80058e4 <ui_render_home>
                return;
 80061da:	e2ca      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_SEL)
 80061dc:	78fb      	ldrb	r3, [r7, #3]
 80061de:	2b43      	cmp	r3, #67	@ 0x43
 80061e0:	d10c      	bne.n	80061fc <UI_Task+0x1d4>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	7b5b      	ldrb	r3, [r3, #13]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d101      	bne.n	80061ee <UI_Task+0x1c6>
 80061ea:	2202      	movs	r2, #2
 80061ec:	e000      	b.n	80061f0 <UI_Task+0x1c8>
 80061ee:	2201      	movs	r2, #1
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	735a      	strb	r2, [r3, #13]
                ui_render_diag(ui);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f7ff fc69 	bl	8005acc <ui_render_diag>
                return;
 80061fa:	e2ba      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_INQ)
 80061fc:	78fb      	ldrb	r3, [r7, #3]
 80061fe:	2b48      	cmp	r3, #72	@ 0x48
 8006200:	d10e      	bne.n	8006220 <UI_Task+0x1f8>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4618      	mov	r0, r3
 8006208:	f7fc fa88 	bl	800271c <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 800620c:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006210:	4949      	ldr	r1, [pc, #292]	@ (8006338 <UI_Task+0x310>)
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f7ff fadc 	bl	80057d0 <ui_toast>
                ui_render_diag(ui);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f7ff fc57 	bl	8005acc <ui_render_diag>
                return;
 800621e:	e2a8      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_OK)
 8006220:	78fb      	ldrb	r3, [r7, #3]
 8006222:	2b4b      	cmp	r3, #75	@ 0x4b
 8006224:	d118      	bne.n	8006258 <UI_Task+0x230>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	7b5b      	ldrb	r3, [r3, #13]
 800622e:	4619      	mov	r1, r3
 8006230:	4610      	mov	r0, r2
 8006232:	f7fc fa45 	bl	80026c0 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	7b5b      	ldrb	r3, [r3, #13]
 800623a:	2b01      	cmp	r3, #1
 800623c:	d101      	bne.n	8006242 <UI_Task+0x21a>
 800623e:	4b3f      	ldr	r3, [pc, #252]	@ (800633c <UI_Task+0x314>)
 8006240:	e000      	b.n	8006244 <UI_Task+0x21c>
 8006242:	4b3f      	ldr	r3, [pc, #252]	@ (8006340 <UI_Task+0x318>)
 8006244:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006248:	4619      	mov	r1, r3
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f7ff fac0 	bl	80057d0 <ui_toast>
                ui_render_diag(ui);
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f7ff fc3b 	bl	8005acc <ui_render_diag>
                return;
 8006256:	e28c      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_RES)
 8006258:	78fb      	ldrb	r3, [r7, #3]
 800625a:	2b45      	cmp	r3, #69	@ 0x45
 800625c:	f040 8224 	bne.w	80066a8 <UI_Task+0x680>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	7b5b      	ldrb	r3, [r3, #13]
 8006268:	4619      	mov	r1, r3
 800626a:	4610      	mov	r0, r2
 800626c:	f7fc f9ef 	bl	800264e <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	7b5b      	ldrb	r3, [r3, #13]
 8006278:	4619      	mov	r1, r3
 800627a:	4610      	mov	r0, r2
 800627c:	f7fc fa20 	bl	80026c0 <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	7b5b      	ldrb	r3, [r3, #13]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d101      	bne.n	800628c <UI_Task+0x264>
 8006288:	4b2e      	ldr	r3, [pc, #184]	@ (8006344 <UI_Task+0x31c>)
 800628a:	e000      	b.n	800628e <UI_Task+0x266>
 800628c:	4b2e      	ldr	r3, [pc, #184]	@ (8006348 <UI_Task+0x320>)
 800628e:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006292:	4619      	mov	r1, r3
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f7ff fa9b 	bl	80057d0 <ui_toast>
                ui_render_diag(ui);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7ff fc16 	bl	8005acc <ui_render_diag>
                return;
 80062a0:	e267      	b.n	8006772 <UI_Task+0x74a>
            }
        }
        else if (ui->screen == UI_SCREEN_MENU)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	7b1b      	ldrb	r3, [r3, #12]
 80062a6:	2b01      	cmp	r3, #1
 80062a8:	f040 80ab 	bne.w	8006402 <UI_Task+0x3da>
        {
            if (key == KEY_ESC)
 80062ac:	78fb      	ldrb	r3, [r7, #3]
 80062ae:	2b46      	cmp	r3, #70	@ 0x46
 80062b0:	d106      	bne.n	80062c0 <UI_Task+0x298>
            {
                ui->screen = UI_SCREEN_HOME;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f7ff fb13 	bl	80058e4 <ui_render_home>
                return;
 80062be:	e258      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_SET)
 80062c0:	78fb      	ldrb	r3, [r7, #3]
 80062c2:	2b47      	cmp	r3, #71	@ 0x47
 80062c4:	d10d      	bne.n	80062e2 <UI_Task+0x2ba>
            {
                if (ui->menu_index > 0u) ui->menu_index--;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	7b9b      	ldrb	r3, [r3, #14]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d005      	beq.n	80062da <UI_Task+0x2b2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	7b9b      	ldrb	r3, [r3, #14]
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b2da      	uxtb	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7ff fcfa 	bl	8005cd4 <ui_render_menu>
                return;
 80062e0:	e247      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_INQ)
 80062e2:	78fb      	ldrb	r3, [r7, #3]
 80062e4:	2b48      	cmp	r3, #72	@ 0x48
 80062e6:	d10d      	bne.n	8006304 <UI_Task+0x2dc>
            {
                if (ui->menu_index < 5u) ui->menu_index++;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	7b9b      	ldrb	r3, [r3, #14]
 80062ec:	2b04      	cmp	r3, #4
 80062ee:	d805      	bhi.n	80062fc <UI_Task+0x2d4>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	7b9b      	ldrb	r3, [r3, #14]
 80062f4:	3301      	adds	r3, #1
 80062f6:	b2da      	uxtb	r2, r3
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7ff fce9 	bl	8005cd4 <ui_render_menu>
                return;
 8006302:	e236      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_OK)
 8006304:	78fb      	ldrb	r3, [r7, #3]
 8006306:	2b4b      	cmp	r3, #75	@ 0x4b
 8006308:	f040 81ce 	bne.w	80066a8 <UI_Task+0x680>
            {
                switch (ui->menu_index)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	7b9b      	ldrb	r3, [r3, #14]
 8006310:	2b04      	cmp	r3, #4
 8006312:	d86f      	bhi.n	80063f4 <UI_Task+0x3cc>
 8006314:	a201      	add	r2, pc, #4	@ (adr r2, 800631c <UI_Task+0x2f4>)
 8006316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631a:	bf00      	nop
 800631c:	0800634d 	.word	0x0800634d
 8006320:	08006361 	.word	0x08006361
 8006324:	08006375 	.word	0x08006375
 8006328:	08006389 	.word	0x08006389
 800632c:	0800639d 	.word	0x0800639d
 8006330:	0801a5b8 	.word	0x0801a5b8
 8006334:	0801a5c4 	.word	0x0801a5c4
 8006338:	0801a5d0 	.word	0x0801a5d0
 800633c:	0801a5e0 	.word	0x0801a5e0
 8006340:	0801a5ec 	.word	0x0801a5ec
 8006344:	0801a5f8 	.word	0x0801a5f8
 8006348:	0801a604 	.word	0x0801a604
                {
                    case 0: ui_edit_start(ui, 0u, true);  ui_render_edit(ui, true);  return;
 800634c:	2201      	movs	r2, #1
 800634e:	2100      	movs	r1, #0
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f7ff fdc9 	bl	8005ee8 <ui_edit_start>
 8006356:	2101      	movs	r1, #1
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f7ff fd0d 	bl	8005d78 <ui_render_edit>
 800635e:	e208      	b.n	8006772 <UI_Task+0x74a>
                    case 1: ui_edit_start(ui, 0u, false); ui_render_edit(ui, false); return;
 8006360:	2200      	movs	r2, #0
 8006362:	2100      	movs	r1, #0
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f7ff fdbf 	bl	8005ee8 <ui_edit_start>
 800636a:	2100      	movs	r1, #0
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff fd03 	bl	8005d78 <ui_render_edit>
 8006372:	e1fe      	b.n	8006772 <UI_Task+0x74a>
                    case 2: ui_edit_start(ui, 1u, true);  ui_render_edit(ui, true);  return;
 8006374:	2201      	movs	r2, #1
 8006376:	2101      	movs	r1, #1
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7ff fdb5 	bl	8005ee8 <ui_edit_start>
 800637e:	2101      	movs	r1, #1
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7ff fcf9 	bl	8005d78 <ui_render_edit>
 8006386:	e1f4      	b.n	8006772 <UI_Task+0x74a>
                    case 3: ui_edit_start(ui, 1u, false); ui_render_edit(ui, false); return;
 8006388:	2200      	movs	r2, #0
 800638a:	2101      	movs	r1, #1
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff fdab 	bl	8005ee8 <ui_edit_start>
 8006392:	2100      	movs	r1, #0
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff fcef 	bl	8005d78 <ui_render_edit>
 800639a:	e1ea      	b.n	8006772 <UI_Task+0x74a>
                    case 4:
                    {
                        if (ui->settings)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 81e3 	beq.w	800676c <UI_Task+0x744>
                        {
                            Settings_CaptureFromPumpMgr(ui->settings, ui->mgr);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4619      	mov	r1, r3
 80063b0:	4610      	mov	r0, r2
 80063b2:	f7fe fa5d 	bl	8004870 <Settings_CaptureFromPumpMgr>
                            if (Settings_RequestSave(ui->settings))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7fe f915 	bl	80045ea <Settings_RequestSave>
 80063c0:	4603      	mov	r3, r0
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00c      	beq.n	80063e0 <UI_Task+0x3b8>
                            {
                                ui_toast(ui, "Saving...", 1500u);
 80063c6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80063ca:	499c      	ldr	r1, [pc, #624]	@ (800663c <UI_Task+0x614>)
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f7ff f9ff 	bl	80057d0 <ui_toast>
                                ui->screen = UI_SCREEN_HOME;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2200      	movs	r2, #0
 80063d6:	731a      	strb	r2, [r3, #12]
                                ui_render_home(ui);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f7ff fa83 	bl	80058e4 <ui_render_home>
                            {
                                ui_toast(ui, "Save busy", 1500u);
                                ui_render_menu(ui);
                            }
                        }
                        return;
 80063de:	e1c5      	b.n	800676c <UI_Task+0x744>
                                ui_toast(ui, "Save busy", 1500u);
 80063e0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80063e4:	4996      	ldr	r1, [pc, #600]	@ (8006640 <UI_Task+0x618>)
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f7ff f9f2 	bl	80057d0 <ui_toast>
                                ui_render_menu(ui);
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f7ff fc71 	bl	8005cd4 <ui_render_menu>
                        return;
 80063f2:	e1bb      	b.n	800676c <UI_Task+0x744>
                    }
                    case 5:
                    default:
                        ui->screen = UI_SCREEN_HOME;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	731a      	strb	r2, [r3, #12]
                        ui_render_home(ui);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7ff fa72 	bl	80058e4 <ui_render_home>
                        return;
 8006400:	e1b7      	b.n	8006772 <UI_Task+0x74a>
                }
            }
        }
        else if (ui->screen == UI_SCREEN_EDIT_PRICE || ui->screen == UI_SCREEN_EDIT_ADDR)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	7b1b      	ldrb	r3, [r3, #12]
 8006406:	2b03      	cmp	r3, #3
 8006408:	d004      	beq.n	8006414 <UI_Task+0x3ec>
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	7b1b      	ldrb	r3, [r3, #12]
 800640e:	2b04      	cmp	r3, #4
 8006410:	f040 80d2 	bne.w	80065b8 <UI_Task+0x590>
        {
            bool is_price = (ui->screen == UI_SCREEN_EDIT_PRICE);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	7b1b      	ldrb	r3, [r3, #12]
 8006418:	2b03      	cmp	r3, #3
 800641a:	bf0c      	ite	eq
 800641c:	2301      	moveq	r3, #1
 800641e:	2300      	movne	r3, #0
 8006420:	73fb      	strb	r3, [r7, #15]
            uint8_t max_len = is_price ? 4u : 2u;
 8006422:	7bfb      	ldrb	r3, [r7, #15]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d001      	beq.n	800642c <UI_Task+0x404>
 8006428:	2304      	movs	r3, #4
 800642a:	e000      	b.n	800642e <UI_Task+0x406>
 800642c:	2302      	movs	r3, #2
 800642e:	73bb      	strb	r3, [r7, #14]

            if (key == KEY_ESC)
 8006430:	78fb      	ldrb	r3, [r7, #3]
 8006432:	2b46      	cmp	r3, #70	@ 0x46
 8006434:	d106      	bne.n	8006444 <UI_Task+0x41c>
            {
                ui->screen = UI_SCREEN_MENU;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7ff fc49 	bl	8005cd4 <ui_render_menu>
                return;
 8006442:	e196      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == '.' || key == KEY_RES)
 8006444:	78fb      	ldrb	r3, [r7, #3]
 8006446:	2b2e      	cmp	r3, #46	@ 0x2e
 8006448:	d002      	beq.n	8006450 <UI_Task+0x428>
 800644a:	78fb      	ldrb	r3, [r7, #3]
 800644c:	2b45      	cmp	r3, #69	@ 0x45
 800644e:	d116      	bne.n	800647e <UI_Task+0x456>
            {
                if (ui->edit_len > 0u)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	7e1b      	ldrb	r3, [r3, #24]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00c      	beq.n	8006472 <UI_Task+0x44a>
                {
                    ui->edit_len--;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	7e1b      	ldrb	r3, [r3, #24]
 800645c:	3b01      	subs	r3, #1
 800645e:	b2da      	uxtb	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	761a      	strb	r2, [r3, #24]
                    ui->edit_buf[ui->edit_len] = 0;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	7e1b      	ldrb	r3, [r3, #24]
 8006468:	461a      	mov	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4413      	add	r3, r2
 800646e:	2200      	movs	r2, #0
 8006470:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8006472:	7bfb      	ldrb	r3, [r7, #15]
 8006474:	4619      	mov	r1, r3
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7ff fc7e 	bl	8005d78 <ui_render_edit>
                return;
 800647c:	e179      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (key == KEY_OK)
 800647e:	78fb      	ldrb	r3, [r7, #3]
 8006480:	2b4b      	cmp	r3, #75	@ 0x4b
 8006482:	d174      	bne.n	800656e <UI_Task+0x546>
            {
                uint32_t v = ui_parse_u32(ui->edit_buf);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	3310      	adds	r3, #16
 8006488:	4618      	mov	r0, r3
 800648a:	f7ff fd02 	bl	8005e92 <ui_parse_u32>
 800648e:	6178      	str	r0, [r7, #20]
                uint8_t id = (uint8_t)(ui->edit_pump_index + 1u);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	7bdb      	ldrb	r3, [r3, #15]
 8006494:	3301      	adds	r3, #1
 8006496:	737b      	strb	r3, [r7, #13]

                if (is_price)
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d022      	beq.n	80064e4 <UI_Task+0x4bc>
                {
                    if (v > 9999u) v = 9999u;
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f242 720f 	movw	r2, #9999	@ 0x270f
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d902      	bls.n	80064ae <UI_Task+0x486>
 80064a8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064ac:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetPrice(ui->mgr, id, v);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	7b79      	ldrb	r1, [r7, #13]
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4618      	mov	r0, r3
 80064b8:	f7fc f84f 	bl	800255a <PumpMgr_SetPrice>
                    if (ui->settings)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d008      	beq.n	80064d6 <UI_Task+0x4ae>
                    {
                        (void)Settings_SetPumpPrice(ui->settings, ui->edit_pump_index, (uint16_t)v);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6858      	ldr	r0, [r3, #4]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	7bdb      	ldrb	r3, [r3, #15]
 80064cc:	697a      	ldr	r2, [r7, #20]
 80064ce:	b292      	uxth	r2, r2
 80064d0:	4619      	mov	r1, r3
 80064d2:	f7fe fa30 	bl	8004936 <Settings_SetPumpPrice>
                    }
                    ui_toast(ui, "Price updated", 1200u);
 80064d6:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80064da:	495a      	ldr	r1, [pc, #360]	@ (8006644 <UI_Task+0x61c>)
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7ff f977 	bl	80057d0 <ui_toast>
 80064e2:	e024      	b.n	800652e <UI_Task+0x506>
                }
                else
                {
                    if (v < 1u) v = 1u;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d101      	bne.n	80064ee <UI_Task+0x4c6>
 80064ea:	2301      	movs	r3, #1
 80064ec:	617b      	str	r3, [r7, #20]
                    if (v > 32u) v = 32u;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b20      	cmp	r3, #32
 80064f2:	d901      	bls.n	80064f8 <UI_Task+0x4d0>
 80064f4:	2320      	movs	r3, #32
 80064f6:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetSlaveAddr(ui->mgr, id, (uint8_t)v);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	b2d2      	uxtb	r2, r2
 8006500:	7b79      	ldrb	r1, [r7, #13]
 8006502:	4618      	mov	r0, r3
 8006504:	f7fc f85a 	bl	80025bc <PumpMgr_SetSlaveAddr>
                    if (ui->settings)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d008      	beq.n	8006522 <UI_Task+0x4fa>
                    {
                        (void)Settings_SetPumpSlaveAddr(ui->settings, ui->edit_pump_index, (uint8_t)v);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6858      	ldr	r0, [r3, #4]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	7bdb      	ldrb	r3, [r3, #15]
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	4619      	mov	r1, r3
 800651e:	f7fe fa33 	bl	8004988 <Settings_SetPumpSlaveAddr>
                    }
                    ui_toast(ui, "Addr updated", 1200u);
 8006522:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8006526:	4948      	ldr	r1, [pc, #288]	@ (8006648 <UI_Task+0x620>)
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7ff f951 	bl	80057d0 <ui_toast>
                }

                if (ui->settings)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d014      	beq.n	8006560 <UI_Task+0x538>
                {
                    if (Settings_RequestSave(ui->settings))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	685b      	ldr	r3, [r3, #4]
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe f855 	bl	80045ea <Settings_RequestSave>
 8006540:	4603      	mov	r3, r0
 8006542:	2b00      	cmp	r3, #0
 8006544:	d009      	beq.n	800655a <UI_Task+0x532>
                    {
                        CDC_Log("UI: Settings save requested");
 8006546:	4841      	ldr	r0, [pc, #260]	@ (800664c <UI_Task+0x624>)
 8006548:	f7fa fb1e 	bl	8000b88 <CDC_Log>
                        ui_toast(ui, "Saved to EEPROM", 1200u);
 800654c:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8006550:	493f      	ldr	r1, [pc, #252]	@ (8006650 <UI_Task+0x628>)
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f7ff f93c 	bl	80057d0 <ui_toast>
 8006558:	e002      	b.n	8006560 <UI_Task+0x538>
                    }
                    else
                    {
                        CDC_Log("UI: Settings save pending");
 800655a:	483e      	ldr	r0, [pc, #248]	@ (8006654 <UI_Task+0x62c>)
 800655c:	f7fa fb14 	bl	8000b88 <CDC_Log>
                    }
                }

                ui->screen = UI_SCREEN_MENU;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7ff fbb4 	bl	8005cd4 <ui_render_menu>
                return;
 800656c:	e101      	b.n	8006772 <UI_Task+0x74a>
            }
            else if (ui_is_digit(key))
 800656e:	78fb      	ldrb	r3, [r7, #3]
 8006570:	4618      	mov	r0, r3
 8006572:	f7ff fc77 	bl	8005e64 <ui_is_digit>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 8094 	beq.w	80066a6 <UI_Task+0x67e>
            {
                if (ui->edit_len < max_len)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	7e1b      	ldrb	r3, [r3, #24]
 8006582:	7bba      	ldrb	r2, [r7, #14]
 8006584:	429a      	cmp	r2, r3
 8006586:	d911      	bls.n	80065ac <UI_Task+0x584>
                {
                    ui->edit_buf[ui->edit_len++] = key;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	7e1b      	ldrb	r3, [r3, #24]
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	b2d1      	uxtb	r1, r2
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	7611      	strb	r1, [r2, #24]
 8006594:	461a      	mov	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4413      	add	r3, r2
 800659a:	78fa      	ldrb	r2, [r7, #3]
 800659c:	741a      	strb	r2, [r3, #16]
                    ui->edit_buf[ui->edit_len] = 0;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	7e1b      	ldrb	r3, [r3, #24]
 80065a2:	461a      	mov	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4413      	add	r3, r2
 80065a8:	2200      	movs	r2, #0
 80065aa:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 80065ac:	7bfb      	ldrb	r3, [r7, #15]
 80065ae:	4619      	mov	r1, r3
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7ff fbe1 	bl	8005d78 <ui_render_edit>
                return;
 80065b6:	e0dc      	b.n	8006772 <UI_Task+0x74a>
            }
        }
        /* Transaction screens key handling */
        else if (ui->screen == UI_SCREEN_SELECT_MODE)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	7b1b      	ldrb	r3, [r3, #12]
 80065bc:	2b06      	cmp	r3, #6
 80065be:	d108      	bne.n	80065d2 <UI_Task+0x5aa>
        {
            if (UI_Trans_HandleSelectMode(ui, key)) return;
 80065c0:	78fb      	ldrb	r3, [r7, #3]
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 f983 	bl	80068d0 <UI_Trans_HandleSelectMode>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d06b      	beq.n	80066a8 <UI_Task+0x680>
 80065d0:	e0cf      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	7b1b      	ldrb	r3, [r3, #12]
 80065d6:	2b07      	cmp	r3, #7
 80065d8:	d108      	bne.n	80065ec <UI_Task+0x5c4>
        {
            if (UI_Trans_HandlePresetVolume(ui, key)) return;
 80065da:	78fb      	ldrb	r3, [r7, #3]
 80065dc:	4619      	mov	r1, r3
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fa8c 	bl	8006afc <UI_Trans_HandlePresetVolume>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d05e      	beq.n	80066a8 <UI_Task+0x680>
 80065ea:	e0c2      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	7b1b      	ldrb	r3, [r3, #12]
 80065f0:	2b08      	cmp	r3, #8
 80065f2:	d108      	bne.n	8006606 <UI_Task+0x5de>
        {
            if (UI_Trans_HandlePresetMoney(ui, key)) return;
 80065f4:	78fb      	ldrb	r3, [r7, #3]
 80065f6:	4619      	mov	r1, r3
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f000 fb73 	bl	8006ce4 <UI_Trans_HandlePresetMoney>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d051      	beq.n	80066a8 <UI_Task+0x680>
 8006604:	e0b5      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_ARMED)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	7b1b      	ldrb	r3, [r3, #12]
 800660a:	2b09      	cmp	r3, #9
 800660c:	d108      	bne.n	8006620 <UI_Task+0x5f8>
        {
            if (UI_Trans_HandleArmed(ui, key)) return;
 800660e:	78fb      	ldrb	r3, [r7, #3]
 8006610:	4619      	mov	r1, r3
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f000 fc46 	bl	8006ea4 <UI_Trans_HandleArmed>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d044      	beq.n	80066a8 <UI_Task+0x680>
 800661e:	e0a8      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_FUELLING)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	7b1b      	ldrb	r3, [r3, #12]
 8006624:	2b0a      	cmp	r3, #10
 8006626:	d117      	bne.n	8006658 <UI_Task+0x630>
        {
            if (UI_Trans_HandleFuelling(ui, key)) return;
 8006628:	78fb      	ldrb	r3, [r7, #3]
 800662a:	4619      	mov	r1, r3
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f000 fce3 	bl	8006ff8 <UI_Trans_HandleFuelling>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d037      	beq.n	80066a8 <UI_Task+0x680>
 8006638:	e09b      	b.n	8006772 <UI_Task+0x74a>
 800663a:	bf00      	nop
 800663c:	0801a610 	.word	0x0801a610
 8006640:	0801a61c 	.word	0x0801a61c
 8006644:	0801a628 	.word	0x0801a628
 8006648:	0801a638 	.word	0x0801a638
 800664c:	0801a648 	.word	0x0801a648
 8006650:	0801a664 	.word	0x0801a664
 8006654:	0801a674 	.word	0x0801a674
        }
        else if (ui->screen == UI_SCREEN_PAUSED)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	7b1b      	ldrb	r3, [r3, #12]
 800665c:	2b0b      	cmp	r3, #11
 800665e:	d108      	bne.n	8006672 <UI_Task+0x64a>
        {
            if (UI_Trans_HandlePaused(ui, key)) return;
 8006660:	78fb      	ldrb	r3, [r7, #3]
 8006662:	4619      	mov	r1, r3
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fd85 	bl	8007174 <UI_Trans_HandlePaused>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d01b      	beq.n	80066a8 <UI_Task+0x680>
 8006670:	e07f      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_COMPLETED)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	7b1b      	ldrb	r3, [r3, #12]
 8006676:	2b0c      	cmp	r3, #12
 8006678:	d108      	bne.n	800668c <UI_Task+0x664>
        {
            if (UI_Trans_HandleCompleted(ui, key)) return;
 800667a:	78fb      	ldrb	r3, [r7, #3]
 800667c:	4619      	mov	r1, r3
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 fe26 	bl	80072d0 <UI_Trans_HandleCompleted>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00e      	beq.n	80066a8 <UI_Task+0x680>
 800668a:	e072      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	7b1b      	ldrb	r3, [r3, #12]
 8006690:	2b0d      	cmp	r3, #13
 8006692:	d109      	bne.n	80066a8 <UI_Task+0x680>
        {
            if (UI_Trans_HandleTotalizer(ui, key)) return;
 8006694:	78fb      	ldrb	r3, [r7, #3]
 8006696:	4619      	mov	r1, r3
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 fe87 	bl	80073ac <UI_Trans_HandleTotalizer>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d165      	bne.n	8006770 <UI_Task+0x748>
 80066a4:	e000      	b.n	80066a8 <UI_Task+0x680>
        {
 80066a6:	bf00      	nop
        }
    }
    
    /* Background task for transactions */
    UI_Trans_Task(ui);
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f000 fe9c 	bl	80073e6 <UI_Trans_Task>

    /* --------- Periodic render --------- */
    if ((now - ui->last_render_ms) >= UI_RENDER_PERIOD_MS)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b63      	cmp	r3, #99	@ 0x63
 80066b8:	d95b      	bls.n	8006772 <UI_Task+0x74a>
    {
        ui->last_render_ms = now;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	609a      	str	r2, [r3, #8]

        if (ui->screen == UI_SCREEN_HOME)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	7b1b      	ldrb	r3, [r3, #12]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d103      	bne.n	80066d0 <UI_Task+0x6a8>
        {
            ui_render_home(ui);
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f7ff f90b 	bl	80058e4 <ui_render_home>
 80066ce:	e050      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	7b1b      	ldrb	r3, [r3, #12]
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d103      	bne.n	80066e0 <UI_Task+0x6b8>
        {
            ui_render_diag(ui);
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f7ff f9f7 	bl	8005acc <ui_render_diag>
 80066de:	e048      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_MENU)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	7b1b      	ldrb	r3, [r3, #12]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d044      	beq.n	8006772 <UI_Task+0x74a>
        {
            /* keep menu visible (save state changes may be shown later) */
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	7b1b      	ldrb	r3, [r3, #12]
 80066ec:	2b06      	cmp	r3, #6
 80066ee:	d103      	bne.n	80066f8 <UI_Task+0x6d0>
        {
            UI_Trans_RenderSelectMode(ui);
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	f000 f885 	bl	8006800 <UI_Trans_RenderSelectMode>
 80066f6:	e03c      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	7b1b      	ldrb	r3, [r3, #12]
 80066fc:	2b07      	cmp	r3, #7
 80066fe:	d103      	bne.n	8006708 <UI_Task+0x6e0>
        {
            UI_Trans_RenderPresetVolume(ui);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f97f 	bl	8006a04 <UI_Trans_RenderPresetVolume>
 8006706:	e034      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	7b1b      	ldrb	r3, [r3, #12]
 800670c:	2b08      	cmp	r3, #8
 800670e:	d103      	bne.n	8006718 <UI_Task+0x6f0>
        {
            UI_Trans_RenderPresetMoney(ui);
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 fa6b 	bl	8006bec <UI_Trans_RenderPresetMoney>
 8006716:	e02c      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_ARMED)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	7b1b      	ldrb	r3, [r3, #12]
 800671c:	2b09      	cmp	r3, #9
 800671e:	d103      	bne.n	8006728 <UI_Task+0x700>
        {
            UI_Trans_RenderArmed(ui);
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	f000 fb53 	bl	8006dcc <UI_Trans_RenderArmed>
 8006726:	e024      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_FUELLING)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	7b1b      	ldrb	r3, [r3, #12]
 800672c:	2b0a      	cmp	r3, #10
 800672e:	d103      	bne.n	8006738 <UI_Task+0x710>
        {
            UI_Trans_RenderFuelling(ui);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 fbf7 	bl	8006f24 <UI_Trans_RenderFuelling>
 8006736:	e01c      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_PAUSED)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	7b1b      	ldrb	r3, [r3, #12]
 800673c:	2b0b      	cmp	r3, #11
 800673e:	d103      	bne.n	8006748 <UI_Task+0x720>
        {
            UI_Trans_RenderPaused(ui);
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 fcad 	bl	80070a0 <UI_Trans_RenderPaused>
 8006746:	e014      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_COMPLETED)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	7b1b      	ldrb	r3, [r3, #12]
 800674c:	2b0c      	cmp	r3, #12
 800674e:	d103      	bne.n	8006758 <UI_Task+0x730>
        {
            UI_Trans_RenderCompleted(ui);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 fd4b 	bl	80071ec <UI_Trans_RenderCompleted>
 8006756:	e00c      	b.n	8006772 <UI_Task+0x74a>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	7b1b      	ldrb	r3, [r3, #12]
 800675c:	2b0d      	cmp	r3, #13
 800675e:	d108      	bne.n	8006772 <UI_Task+0x74a>
        {
            UI_Trans_RenderTotalizer(ui);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f000 fdd7 	bl	8007314 <UI_Trans_RenderTotalizer>
 8006766:	e004      	b.n	8006772 <UI_Task+0x74a>
    if (ui == NULL || ui->mgr == NULL) return;
 8006768:	bf00      	nop
 800676a:	e002      	b.n	8006772 <UI_Task+0x74a>
                        return;
 800676c:	bf00      	nop
 800676e:	e000      	b.n	8006772 <UI_Task+0x74a>
            if (UI_Trans_HandleTotalizer(ui, key)) return;
 8006770:	bf00      	nop
        else
        {
            /* edit screens redraw only on key */
        }
    }
}
 8006772:	3718      	adds	r7, #24
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <ui_clear_screen>:
#define KEY_RES   ('E')  /* Reserved */
#define KEY_OK    ('K')

/* Helper functions */
static void ui_clear_screen(void)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 800677c:	2000      	movs	r0, #0
 800677e:	f7fe fa27 	bl	8004bd0 <SSD1309_Fill>
}
 8006782:	bf00      	nop
 8006784:	bd80      	pop	{r7, pc}

08006786 <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 8006786:	b580      	push	{r7, lr}
 8006788:	b082      	sub	sp, #8
 800678a:	af00      	add	r7, sp, #0
 800678c:	4603      	mov	r3, r0
 800678e:	6039      	str	r1, [r7, #0]
 8006790:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	00db      	lsls	r3, r3, #3
 8006796:	b2db      	uxtb	r3, r3
 8006798:	4619      	mov	r1, r3
 800679a:	2000      	movs	r0, #0
 800679c:	f7fe fa8a 	bl	8004cb4 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 80067a0:	2101      	movs	r1, #1
 80067a2:	6838      	ldr	r0, [r7, #0]
 80067a4:	f7fe fb32 	bl	8004e0c <SSD1309_WriteString>
}
 80067a8:	bf00      	nop
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <format_volume>:
    ui->toast_until_ms = HAL_GetTick() + ms;
}

/* Format volume in dL as XX.XX L */
static void format_volume(uint32_t volume_dL, char *buf, size_t len)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
    uint32_t liters = volume_dL / 10;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	4a0e      	ldr	r2, [pc, #56]	@ (80067f8 <format_volume+0x48>)
 80067c0:	fba2 2303 	umull	r2, r3, r2, r3
 80067c4:	08db      	lsrs	r3, r3, #3
 80067c6:	617b      	str	r3, [r7, #20]
    uint32_t frac = volume_dL % 10;
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	4b0b      	ldr	r3, [pc, #44]	@ (80067f8 <format_volume+0x48>)
 80067cc:	fba3 1302 	umull	r1, r3, r3, r2
 80067d0:	08d9      	lsrs	r1, r3, #3
 80067d2:	460b      	mov	r3, r1
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	613b      	str	r3, [r7, #16]
    snprintf(buf, len, "%lu.%lu", (unsigned long)liters, (unsigned long)frac);
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	9300      	str	r3, [sp, #0]
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	4a05      	ldr	r2, [pc, #20]	@ (80067fc <format_volume+0x4c>)
 80067e6:	6879      	ldr	r1, [r7, #4]
 80067e8:	68b8      	ldr	r0, [r7, #8]
 80067ea:	f012 ffa3 	bl	8019734 <sniprintf>
}
 80067ee:	bf00      	nop
 80067f0:	3718      	adds	r7, #24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	cccccccd 	.word	0xcccccccd
 80067fc:	0801a690 	.word	0x0801a690

08006800 <UI_Trans_RenderSelectMode>:
/* ============================================================================
 * SELECT MODE SCREEN - Choose L/P/F
 * ========================================================================= */

void UI_Trans_RenderSelectMode(UI_Context *ui)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b08a      	sub	sp, #40	@ 0x28
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d048      	beq.n	80068a0 <UI_Trans_RenderSelectMode+0xa0>
    
    ui_clear_screen();
 800680e:	f7ff ffb3 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: SELECT MODE", ui->active_pump_id);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	7b5b      	ldrb	r3, [r3, #13]
 8006816:	f107 0008 	add.w	r0, r7, #8
 800681a:	4a23      	ldr	r2, [pc, #140]	@ (80068a8 <UI_Trans_RenderSelectMode+0xa8>)
 800681c:	2120      	movs	r1, #32
 800681e:	f012 ff89 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 8006822:	f107 0308 	add.w	r3, r7, #8
 8006826:	4619      	mov	r1, r3
 8006828:	2000      	movs	r0, #0
 800682a:	f7ff ffac 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 800682e:	491f      	ldr	r1, [pc, #124]	@ (80068ac <UI_Trans_RenderSelectMode+0xac>)
 8006830:	2001      	movs	r0, #1
 8006832:	f7ff ffa8 	bl	8006786 <ui_draw_line>
    
    /* Show options */
    if (ui->dispense_mode == DISPENSE_MODE_VOLUME)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800683c:	2b01      	cmp	r3, #1
 800683e:	d104      	bne.n	800684a <UI_Trans_RenderSelectMode+0x4a>
        ui_draw_line(2, "> L: LITERS");
 8006840:	491b      	ldr	r1, [pc, #108]	@ (80068b0 <UI_Trans_RenderSelectMode+0xb0>)
 8006842:	2002      	movs	r0, #2
 8006844:	f7ff ff9f 	bl	8006786 <ui_draw_line>
 8006848:	e003      	b.n	8006852 <UI_Trans_RenderSelectMode+0x52>
    else
        ui_draw_line(2, "  L: LITERS");
 800684a:	491a      	ldr	r1, [pc, #104]	@ (80068b4 <UI_Trans_RenderSelectMode+0xb4>)
 800684c:	2002      	movs	r0, #2
 800684e:	f7ff ff9a 	bl	8006786 <ui_draw_line>
        
    if (ui->dispense_mode == DISPENSE_MODE_MONEY)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006858:	2b02      	cmp	r3, #2
 800685a:	d104      	bne.n	8006866 <UI_Trans_RenderSelectMode+0x66>
        ui_draw_line(3, "> P: MONEY");
 800685c:	4916      	ldr	r1, [pc, #88]	@ (80068b8 <UI_Trans_RenderSelectMode+0xb8>)
 800685e:	2003      	movs	r0, #3
 8006860:	f7ff ff91 	bl	8006786 <ui_draw_line>
 8006864:	e003      	b.n	800686e <UI_Trans_RenderSelectMode+0x6e>
    else
        ui_draw_line(3, "  P: MONEY");
 8006866:	4915      	ldr	r1, [pc, #84]	@ (80068bc <UI_Trans_RenderSelectMode+0xbc>)
 8006868:	2003      	movs	r0, #3
 800686a:	f7ff ff8c 	bl	8006786 <ui_draw_line>
        
    if (ui->dispense_mode == DISPENSE_MODE_FULL)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006874:	2b03      	cmp	r3, #3
 8006876:	d104      	bne.n	8006882 <UI_Trans_RenderSelectMode+0x82>
        ui_draw_line(4, "> F: FULL TANK");
 8006878:	4911      	ldr	r1, [pc, #68]	@ (80068c0 <UI_Trans_RenderSelectMode+0xc0>)
 800687a:	2004      	movs	r0, #4
 800687c:	f7ff ff83 	bl	8006786 <ui_draw_line>
 8006880:	e003      	b.n	800688a <UI_Trans_RenderSelectMode+0x8a>
    else
        ui_draw_line(4, "  F: FULL TANK");
 8006882:	4910      	ldr	r1, [pc, #64]	@ (80068c4 <UI_Trans_RenderSelectMode+0xc4>)
 8006884:	2004      	movs	r0, #4
 8006886:	f7ff ff7e 	bl	8006786 <ui_draw_line>
    
    ui_draw_line(6, "SEL:next OK:select");
 800688a:	490f      	ldr	r1, [pc, #60]	@ (80068c8 <UI_Trans_RenderSelectMode+0xc8>)
 800688c:	2006      	movs	r0, #6
 800688e:	f7ff ff7a 	bl	8006786 <ui_draw_line>
    ui_draw_line(7, "ESC:back");
 8006892:	490e      	ldr	r1, [pc, #56]	@ (80068cc <UI_Trans_RenderSelectMode+0xcc>)
 8006894:	2007      	movs	r0, #7
 8006896:	f7ff ff76 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 800689a:	f7fe f9b1 	bl	8004c00 <SSD1309_UpdateScreen>
 800689e:	e000      	b.n	80068a2 <UI_Trans_RenderSelectMode+0xa2>
    if (ui == NULL) return;
 80068a0:	bf00      	nop
}
 80068a2:	3728      	adds	r7, #40	@ 0x28
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	0801a69c 	.word	0x0801a69c
 80068ac:	0801a6b0 	.word	0x0801a6b0
 80068b0:	0801a6b4 	.word	0x0801a6b4
 80068b4:	0801a6c0 	.word	0x0801a6c0
 80068b8:	0801a6cc 	.word	0x0801a6cc
 80068bc:	0801a6d8 	.word	0x0801a6d8
 80068c0:	0801a6e4 	.word	0x0801a6e4
 80068c4:	0801a6f4 	.word	0x0801a6f4
 80068c8:	0801a704 	.word	0x0801a704
 80068cc:	0801a718 	.word	0x0801a718

080068d0 <UI_Trans_HandleSelectMode>:

bool UI_Trans_HandleSelectMode(UI_Context *ui, char key)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	460b      	mov	r3, r1
 80068da:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <UI_Trans_HandleSelectMode+0x16>
 80068e2:	2300      	movs	r3, #0
 80068e4:	e088      	b.n	80069f8 <UI_Trans_HandleSelectMode+0x128>
    
    if (key == KEY_SEL)
 80068e6:	78fb      	ldrb	r3, [r7, #3]
 80068e8:	2b43      	cmp	r3, #67	@ 0x43
 80068ea:	d119      	bne.n	8006920 <UI_Trans_HandleSelectMode+0x50>
    {
        /* Cycle through modes */
        if (ui->dispense_mode == DISPENSE_MODE_VOLUME)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d104      	bne.n	8006900 <UI_Trans_HandleSelectMode+0x30>
            ui->dispense_mode = DISPENSE_MODE_MONEY;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2202      	movs	r2, #2
 80068fa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 80068fe:	e00d      	b.n	800691c <UI_Trans_HandleSelectMode+0x4c>
        else if (ui->dispense_mode == DISPENSE_MODE_MONEY)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006906:	2b02      	cmp	r3, #2
 8006908:	d104      	bne.n	8006914 <UI_Trans_HandleSelectMode+0x44>
            ui->dispense_mode = DISPENSE_MODE_FULL;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2203      	movs	r2, #3
 800690e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8006912:	e003      	b.n	800691c <UI_Trans_HandleSelectMode+0x4c>
        else
            ui->dispense_mode = DISPENSE_MODE_VOLUME;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        return true;
 800691c:	2301      	movs	r3, #1
 800691e:	e06b      	b.n	80069f8 <UI_Trans_HandleSelectMode+0x128>
    }
    else if (key == KEY_OK)
 8006920:	78fb      	ldrb	r3, [r7, #3]
 8006922:	2b4b      	cmp	r3, #75	@ 0x4b
 8006924:	d15b      	bne.n	80069de <UI_Trans_HandleSelectMode+0x10e>
    {
        /* Confirm selection */
        if (ui->dispense_mode == DISPENSE_MODE_VOLUME)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800692c:	2b01      	cmp	r3, #1
 800692e:	d110      	bne.n	8006952 <UI_Trans_HandleSelectMode+0x82>
        {
            ui->screen = UI_SCREEN_PRESET_VOLUME;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2207      	movs	r2, #7
 8006934:	731a      	strb	r2, [r3, #12]
            ui->preset_value = 0;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	63da      	str	r2, [r3, #60]	@ 0x3c
            ui->edit_len = 0;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	761a      	strb	r2, [r3, #24]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	3310      	adds	r3, #16
 8006946:	2208      	movs	r2, #8
 8006948:	2100      	movs	r1, #0
 800694a:	4618      	mov	r0, r3
 800694c:	f012 ff28 	bl	80197a0 <memset>
 8006950:	e043      	b.n	80069da <UI_Trans_HandleSelectMode+0x10a>
        }
        else if (ui->dispense_mode == DISPENSE_MODE_MONEY)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006958:	2b02      	cmp	r3, #2
 800695a:	d110      	bne.n	800697e <UI_Trans_HandleSelectMode+0xae>
        {
            ui->screen = UI_SCREEN_PRESET_MONEY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2208      	movs	r2, #8
 8006960:	731a      	strb	r2, [r3, #12]
            ui->preset_value = 0;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	63da      	str	r2, [r3, #60]	@ 0x3c
            ui->edit_len = 0;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	761a      	strb	r2, [r3, #24]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	3310      	adds	r3, #16
 8006972:	2208      	movs	r2, #8
 8006974:	2100      	movs	r1, #0
 8006976:	4618      	mov	r0, r3
 8006978:	f012 ff12 	bl	80197a0 <memset>
 800697c:	e02d      	b.n	80069da <UI_Trans_HandleSelectMode+0x10a>
        }
        else /* FULL TANK */
        {
            /* Calculate max volume based on price */
            const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	7b5b      	ldrb	r3, [r3, #13]
 8006986:	4619      	mov	r1, r3
 8006988:	4610      	mov	r0, r2
 800698a:	f7fb fdb7 	bl	80024fc <PumpMgr_GetConst>
 800698e:	60f8      	str	r0, [r7, #12]
            if (dev && dev->price > 0)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d021      	beq.n	80069da <UI_Trans_HandleSelectMode+0x10a>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d01d      	beq.n	80069da <UI_Trans_HandleSelectMode+0x10a>
            {
                /* max_volume_dL = (999999 * 10) / price */
                ui->preset_value = (999999UL * 10UL) / dev->price;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	68db      	ldr	r3, [r3, #12]
 80069a2:	4a17      	ldr	r2, [pc, #92]	@ (8006a00 <UI_Trans_HandleSelectMode+0x130>)
 80069a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	63da      	str	r2, [r3, #60]	@ 0x3c
                ui->preset_nozzle = 1; /* Default nozzle */
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                
                /* Send preset and go to ARMED */
                PumpMgr_PresetVolume(ui->mgr, ui->active_pump_id, ui->preset_nozzle, ui->preset_value);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6818      	ldr	r0, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	7b59      	ldrb	r1, [r3, #13]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c6:	f7fc f960 	bl	8002c8a <PumpMgr_PresetVolume>
                ui->screen = UI_SCREEN_ARMED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2209      	movs	r2, #9
 80069ce:	731a      	strb	r2, [r3, #12]
                ui->armed_time_ms = HAL_GetTick();
 80069d0:	f000 fe06 	bl	80075e0 <HAL_GetTick>
 80069d4:	4602      	mov	r2, r0
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	645a      	str	r2, [r3, #68]	@ 0x44
            }
        }
        return true;
 80069da:	2301      	movs	r3, #1
 80069dc:	e00c      	b.n	80069f8 <UI_Trans_HandleSelectMode+0x128>
    }
    else if (key == KEY_ESC)
 80069de:	78fb      	ldrb	r3, [r7, #3]
 80069e0:	2b46      	cmp	r3, #70	@ 0x46
 80069e2:	d108      	bne.n	80069f6 <UI_Trans_HandleSelectMode+0x126>
    {
        ui->screen = UI_SCREEN_HOME;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2200      	movs	r2, #0
 80069e8:	731a      	strb	r2, [r3, #12]
        ui->dispense_mode = DISPENSE_MODE_IDLE;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        return true;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e000      	b.n	80069f8 <UI_Trans_HandleSelectMode+0x128>
    }
    
    return false;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}
 8006a00:	00989676 	.word	0x00989676

08006a04 <UI_Trans_RenderPresetVolume>:
/* ============================================================================
 * PRESET VOLUME SCREEN - Enter liters
 * ========================================================================= */

void UI_Trans_RenderPresetVolume(UI_Context *ui)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b090      	sub	sp, #64	@ 0x40
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d064      	beq.n	8006adc <UI_Trans_RenderPresetVolume+0xd8>
    
    ui_clear_screen();
 8006a12:	f7ff feb1 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: PRESET VOLUME", ui->active_pump_id);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	7b5b      	ldrb	r3, [r3, #13]
 8006a1a:	f107 001c 	add.w	r0, r7, #28
 8006a1e:	4a31      	ldr	r2, [pc, #196]	@ (8006ae4 <UI_Trans_RenderPresetVolume+0xe0>)
 8006a20:	2120      	movs	r1, #32
 8006a22:	f012 fe87 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 8006a26:	f107 031c 	add.w	r3, r7, #28
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	2000      	movs	r0, #0
 8006a2e:	f7ff feaa 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 8006a32:	492d      	ldr	r1, [pc, #180]	@ (8006ae8 <UI_Trans_RenderPresetVolume+0xe4>)
 8006a34:	2001      	movs	r0, #1
 8006a36:	f7ff fea6 	bl	8006786 <ui_draw_line>
    
    /* Show current input */
    char vol_str[16] = "0";
 8006a3a:	2330      	movs	r3, #48	@ 0x30
 8006a3c:	60fb      	str	r3, [r7, #12]
 8006a3e:	f107 0310 	add.w	r3, r7, #16
 8006a42:	2200      	movs	r2, #0
 8006a44:	601a      	str	r2, [r3, #0]
 8006a46:	605a      	str	r2, [r3, #4]
 8006a48:	609a      	str	r2, [r3, #8]
    if (ui->edit_len > 0)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	7e1b      	ldrb	r3, [r3, #24]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d011      	beq.n	8006a76 <UI_Trans_RenderPresetVolume+0x72>
    {
        strncpy(vol_str, ui->edit_buf, ui->edit_len);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f103 0110 	add.w	r1, r3, #16
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	7e1b      	ldrb	r3, [r3, #24]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f107 030c 	add.w	r3, r7, #12
 8006a62:	4618      	mov	r0, r3
 8006a64:	f012 fea4 	bl	80197b0 <strncpy>
        vol_str[ui->edit_len] = '\0';
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	7e1b      	ldrb	r3, [r3, #24]
 8006a6c:	3340      	adds	r3, #64	@ 0x40
 8006a6e:	443b      	add	r3, r7
 8006a70:	2200      	movs	r2, #0
 8006a72:	f803 2c34 	strb.w	r2, [r3, #-52]
    }
    
    snprintf(line, sizeof(line), "L: %s", vol_str);
 8006a76:	f107 030c 	add.w	r3, r7, #12
 8006a7a:	f107 001c 	add.w	r0, r7, #28
 8006a7e:	4a1b      	ldr	r2, [pc, #108]	@ (8006aec <UI_Trans_RenderPresetVolume+0xe8>)
 8006a80:	2120      	movs	r1, #32
 8006a82:	f012 fe57 	bl	8019734 <sniprintf>
    ui_draw_line(3, line);
 8006a86:	f107 031c 	add.w	r3, r7, #28
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	2003      	movs	r0, #3
 8006a8e:	f7ff fe7a 	bl	8006786 <ui_draw_line>
    
    /* Show price for reference */
    const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	7b5b      	ldrb	r3, [r3, #13]
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	4610      	mov	r0, r2
 8006a9e:	f7fb fd2d 	bl	80024fc <PumpMgr_GetConst>
 8006aa2:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (dev)
 8006aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00d      	beq.n	8006ac6 <UI_Trans_RenderPresetVolume+0xc2>
    {
        snprintf(line, sizeof(line), "Price: %lu", (unsigned long)dev->price);
 8006aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	f107 001c 	add.w	r0, r7, #28
 8006ab2:	4a0f      	ldr	r2, [pc, #60]	@ (8006af0 <UI_Trans_RenderPresetVolume+0xec>)
 8006ab4:	2120      	movs	r1, #32
 8006ab6:	f012 fe3d 	bl	8019734 <sniprintf>
        ui_draw_line(5, line);
 8006aba:	f107 031c 	add.w	r3, r7, #28
 8006abe:	4619      	mov	r1, r3
 8006ac0:	2005      	movs	r0, #5
 8006ac2:	f7ff fe60 	bl	8006786 <ui_draw_line>
    }
    
    ui_draw_line(6, "0-9:digit OK:start");
 8006ac6:	490b      	ldr	r1, [pc, #44]	@ (8006af4 <UI_Trans_RenderPresetVolume+0xf0>)
 8006ac8:	2006      	movs	r0, #6
 8006aca:	f7ff fe5c 	bl	8006786 <ui_draw_line>
    ui_draw_line(7, "ESC:back");
 8006ace:	490a      	ldr	r1, [pc, #40]	@ (8006af8 <UI_Trans_RenderPresetVolume+0xf4>)
 8006ad0:	2007      	movs	r0, #7
 8006ad2:	f7ff fe58 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 8006ad6:	f7fe f893 	bl	8004c00 <SSD1309_UpdateScreen>
 8006ada:	e000      	b.n	8006ade <UI_Trans_RenderPresetVolume+0xda>
    if (ui == NULL) return;
 8006adc:	bf00      	nop
}
 8006ade:	3740      	adds	r7, #64	@ 0x40
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	0801a724 	.word	0x0801a724
 8006ae8:	0801a6b0 	.word	0x0801a6b0
 8006aec:	0801a73c 	.word	0x0801a73c
 8006af0:	0801a744 	.word	0x0801a744
 8006af4:	0801a750 	.word	0x0801a750
 8006af8:	0801a718 	.word	0x0801a718

08006afc <UI_Trans_HandlePresetVolume>:

bool UI_Trans_HandlePresetVolume(UI_Context *ui, char key)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	460b      	mov	r3, r1
 8006b06:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <UI_Trans_HandlePresetVolume+0x16>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	e068      	b.n	8006be4 <UI_Trans_HandlePresetVolume+0xe8>
    
    /* Handle digits */
    if (key >= '0' && key <= '9')
 8006b12:	78fb      	ldrb	r3, [r7, #3]
 8006b14:	2b2f      	cmp	r3, #47	@ 0x2f
 8006b16:	d91a      	bls.n	8006b4e <UI_Trans_HandlePresetVolume+0x52>
 8006b18:	78fb      	ldrb	r3, [r7, #3]
 8006b1a:	2b39      	cmp	r3, #57	@ 0x39
 8006b1c:	d817      	bhi.n	8006b4e <UI_Trans_HandlePresetVolume+0x52>
    {
        if (ui->edit_len < 6) /* Max 999.9 L */
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	7e1b      	ldrb	r3, [r3, #24]
 8006b22:	2b05      	cmp	r3, #5
 8006b24:	d811      	bhi.n	8006b4a <UI_Trans_HandlePresetVolume+0x4e>
        {
            ui->edit_buf[ui->edit_len++] = key;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	7e1b      	ldrb	r3, [r3, #24]
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	b2d1      	uxtb	r1, r2
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	7611      	strb	r1, [r2, #24]
 8006b32:	461a      	mov	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4413      	add	r3, r2
 8006b38:	78fa      	ldrb	r2, [r7, #3]
 8006b3a:	741a      	strb	r2, [r3, #16]
            ui->edit_buf[ui->edit_len] = '\0';
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	7e1b      	ldrb	r3, [r3, #24]
 8006b40:	461a      	mov	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4413      	add	r3, r2
 8006b46:	2200      	movs	r2, #0
 8006b48:	741a      	strb	r2, [r3, #16]
        }
        return true;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e04a      	b.n	8006be4 <UI_Trans_HandlePresetVolume+0xe8>
    }
    else if (key == KEY_OK)
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	2b4b      	cmp	r3, #75	@ 0x4b
 8006b52:	d13e      	bne.n	8006bd2 <UI_Trans_HandlePresetVolume+0xd6>
    {
        /* Parse input as XX.X format (convert to dL) */
        if (ui->edit_len > 0)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	7e1b      	ldrb	r3, [r3, #24]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d038      	beq.n	8006bce <UI_Trans_HandlePresetVolume+0xd2>
        {
            uint32_t value = 0;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++)
 8006b60:	2300      	movs	r3, #0
 8006b62:	72fb      	strb	r3, [r7, #11]
 8006b64:	e00f      	b.n	8006b86 <UI_Trans_HandlePresetVolume+0x8a>
            {
                value = value * 10 + (ui->edit_buf[i] - '0');
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	4613      	mov	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	4619      	mov	r1, r3
 8006b72:	7afb      	ldrb	r3, [r7, #11]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	4413      	add	r3, r2
 8006b78:	7c1b      	ldrb	r3, [r3, #16]
 8006b7a:	440b      	add	r3, r1
 8006b7c:	3b30      	subs	r3, #48	@ 0x30
 8006b7e:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++)
 8006b80:	7afb      	ldrb	r3, [r7, #11]
 8006b82:	3301      	adds	r3, #1
 8006b84:	72fb      	strb	r3, [r7, #11]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	7e1b      	ldrb	r3, [r3, #24]
 8006b8a:	7afa      	ldrb	r2, [r7, #11]
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d3ea      	bcc.n	8006b66 <UI_Trans_HandlePresetVolume+0x6a>
            }
            
            /* Assume input is in liters, convert to dL */
            /* If user enters "25" we treat as 25.0L = 250 dL */
            ui->preset_value = value * 10;
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	005b      	lsls	r3, r3, #1
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	63da      	str	r2, [r3, #60]	@ 0x3c
            ui->preset_nozzle = 1; /* Default nozzle */
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            
            /* Send preset */
            PumpMgr_PresetVolume(ui->mgr, ui->active_pump_id, ui->preset_nozzle, ui->preset_value);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6818      	ldr	r0, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	7b59      	ldrb	r1, [r3, #13]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bba:	f7fc f866 	bl	8002c8a <PumpMgr_PresetVolume>
            
            ui->screen = UI_SCREEN_ARMED;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2209      	movs	r2, #9
 8006bc2:	731a      	strb	r2, [r3, #12]
            ui->armed_time_ms = HAL_GetTick();
 8006bc4:	f000 fd0c 	bl	80075e0 <HAL_GetTick>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        return true;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e008      	b.n	8006be4 <UI_Trans_HandlePresetVolume+0xe8>
    }
    else if (key == KEY_ESC)
 8006bd2:	78fb      	ldrb	r3, [r7, #3]
 8006bd4:	2b46      	cmp	r3, #70	@ 0x46
 8006bd6:	d104      	bne.n	8006be2 <UI_Trans_HandlePresetVolume+0xe6>
    {
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2206      	movs	r2, #6
 8006bdc:	731a      	strb	r2, [r3, #12]
        return true;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e000      	b.n	8006be4 <UI_Trans_HandlePresetVolume+0xe8>
    }
    
    return false;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <UI_Trans_RenderPresetMoney>:
/* ============================================================================
 * PRESET MONEY SCREEN - Enter money amount
 * ========================================================================= */

void UI_Trans_RenderPresetMoney(UI_Context *ui)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b090      	sub	sp, #64	@ 0x40
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d064      	beq.n	8006cc4 <UI_Trans_RenderPresetMoney+0xd8>
    
    ui_clear_screen();
 8006bfa:	f7ff fdbd 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: PRESET MONEY", ui->active_pump_id);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	7b5b      	ldrb	r3, [r3, #13]
 8006c02:	f107 001c 	add.w	r0, r7, #28
 8006c06:	4a31      	ldr	r2, [pc, #196]	@ (8006ccc <UI_Trans_RenderPresetMoney+0xe0>)
 8006c08:	2120      	movs	r1, #32
 8006c0a:	f012 fd93 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 8006c0e:	f107 031c 	add.w	r3, r7, #28
 8006c12:	4619      	mov	r1, r3
 8006c14:	2000      	movs	r0, #0
 8006c16:	f7ff fdb6 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 8006c1a:	492d      	ldr	r1, [pc, #180]	@ (8006cd0 <UI_Trans_RenderPresetMoney+0xe4>)
 8006c1c:	2001      	movs	r0, #1
 8006c1e:	f7ff fdb2 	bl	8006786 <ui_draw_line>
    
    /* Show current input */
    char money_str[16] = "0";
 8006c22:	2330      	movs	r3, #48	@ 0x30
 8006c24:	60fb      	str	r3, [r7, #12]
 8006c26:	f107 0310 	add.w	r3, r7, #16
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	605a      	str	r2, [r3, #4]
 8006c30:	609a      	str	r2, [r3, #8]
    if (ui->edit_len > 0)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	7e1b      	ldrb	r3, [r3, #24]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d011      	beq.n	8006c5e <UI_Trans_RenderPresetMoney+0x72>
    {
        strncpy(money_str, ui->edit_buf, ui->edit_len);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f103 0110 	add.w	r1, r3, #16
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	7e1b      	ldrb	r3, [r3, #24]
 8006c44:	461a      	mov	r2, r3
 8006c46:	f107 030c 	add.w	r3, r7, #12
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f012 fdb0 	bl	80197b0 <strncpy>
        money_str[ui->edit_len] = '\0';
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	7e1b      	ldrb	r3, [r3, #24]
 8006c54:	3340      	adds	r3, #64	@ 0x40
 8006c56:	443b      	add	r3, r7
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f803 2c34 	strb.w	r2, [r3, #-52]
    }
    
    snprintf(line, sizeof(line), "P: %s", money_str);
 8006c5e:	f107 030c 	add.w	r3, r7, #12
 8006c62:	f107 001c 	add.w	r0, r7, #28
 8006c66:	4a1b      	ldr	r2, [pc, #108]	@ (8006cd4 <UI_Trans_RenderPresetMoney+0xe8>)
 8006c68:	2120      	movs	r1, #32
 8006c6a:	f012 fd63 	bl	8019734 <sniprintf>
    ui_draw_line(3, line);
 8006c6e:	f107 031c 	add.w	r3, r7, #28
 8006c72:	4619      	mov	r1, r3
 8006c74:	2003      	movs	r0, #3
 8006c76:	f7ff fd86 	bl	8006786 <ui_draw_line>
    
    /* Show price for reference */
    const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	7b5b      	ldrb	r3, [r3, #13]
 8006c82:	4619      	mov	r1, r3
 8006c84:	4610      	mov	r0, r2
 8006c86:	f7fb fc39 	bl	80024fc <PumpMgr_GetConst>
 8006c8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (dev)
 8006c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00d      	beq.n	8006cae <UI_Trans_RenderPresetMoney+0xc2>
    {
        snprintf(line, sizeof(line), "Price: %lu", (unsigned long)dev->price);
 8006c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	f107 001c 	add.w	r0, r7, #28
 8006c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8006cd8 <UI_Trans_RenderPresetMoney+0xec>)
 8006c9c:	2120      	movs	r1, #32
 8006c9e:	f012 fd49 	bl	8019734 <sniprintf>
        ui_draw_line(5, line);
 8006ca2:	f107 031c 	add.w	r3, r7, #28
 8006ca6:	4619      	mov	r1, r3
 8006ca8:	2005      	movs	r0, #5
 8006caa:	f7ff fd6c 	bl	8006786 <ui_draw_line>
    }
    
    ui_draw_line(6, "0-9:digit OK:start");
 8006cae:	490b      	ldr	r1, [pc, #44]	@ (8006cdc <UI_Trans_RenderPresetMoney+0xf0>)
 8006cb0:	2006      	movs	r0, #6
 8006cb2:	f7ff fd68 	bl	8006786 <ui_draw_line>
    ui_draw_line(7, "ESC:back");
 8006cb6:	490a      	ldr	r1, [pc, #40]	@ (8006ce0 <UI_Trans_RenderPresetMoney+0xf4>)
 8006cb8:	2007      	movs	r0, #7
 8006cba:	f7ff fd64 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 8006cbe:	f7fd ff9f 	bl	8004c00 <SSD1309_UpdateScreen>
 8006cc2:	e000      	b.n	8006cc6 <UI_Trans_RenderPresetMoney+0xda>
    if (ui == NULL) return;
 8006cc4:	bf00      	nop
}
 8006cc6:	3740      	adds	r7, #64	@ 0x40
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	0801a764 	.word	0x0801a764
 8006cd0:	0801a6b0 	.word	0x0801a6b0
 8006cd4:	0801a778 	.word	0x0801a778
 8006cd8:	0801a744 	.word	0x0801a744
 8006cdc:	0801a750 	.word	0x0801a750
 8006ce0:	0801a718 	.word	0x0801a718

08006ce4 <UI_Trans_HandlePresetMoney>:

bool UI_Trans_HandlePresetMoney(UI_Context *ui, char key)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	460b      	mov	r3, r1
 8006cee:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d101      	bne.n	8006cfa <UI_Trans_HandlePresetMoney+0x16>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	e063      	b.n	8006dc2 <UI_Trans_HandlePresetMoney+0xde>
    
    /* Handle digits */
    if (key >= '0' && key <= '9')
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	2b2f      	cmp	r3, #47	@ 0x2f
 8006cfe:	d91a      	bls.n	8006d36 <UI_Trans_HandlePresetMoney+0x52>
 8006d00:	78fb      	ldrb	r3, [r7, #3]
 8006d02:	2b39      	cmp	r3, #57	@ 0x39
 8006d04:	d817      	bhi.n	8006d36 <UI_Trans_HandlePresetMoney+0x52>
    {
        if (ui->edit_len < 6) /* Max 999999 */
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	7e1b      	ldrb	r3, [r3, #24]
 8006d0a:	2b05      	cmp	r3, #5
 8006d0c:	d811      	bhi.n	8006d32 <UI_Trans_HandlePresetMoney+0x4e>
        {
            ui->edit_buf[ui->edit_len++] = key;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	7e1b      	ldrb	r3, [r3, #24]
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	b2d1      	uxtb	r1, r2
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	7611      	strb	r1, [r2, #24]
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4413      	add	r3, r2
 8006d20:	78fa      	ldrb	r2, [r7, #3]
 8006d22:	741a      	strb	r2, [r3, #16]
            ui->edit_buf[ui->edit_len] = '\0';
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	7e1b      	ldrb	r3, [r3, #24]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	2200      	movs	r2, #0
 8006d30:	741a      	strb	r2, [r3, #16]
        }
        return true;
 8006d32:	2301      	movs	r3, #1
 8006d34:	e045      	b.n	8006dc2 <UI_Trans_HandlePresetMoney+0xde>
    }
    else if (key == KEY_OK)
 8006d36:	78fb      	ldrb	r3, [r7, #3]
 8006d38:	2b4b      	cmp	r3, #75	@ 0x4b
 8006d3a:	d139      	bne.n	8006db0 <UI_Trans_HandlePresetMoney+0xcc>
    {
        /* Parse input as money */
        if (ui->edit_len > 0)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	7e1b      	ldrb	r3, [r3, #24]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d033      	beq.n	8006dac <UI_Trans_HandlePresetMoney+0xc8>
        {
            uint32_t value = 0;
 8006d44:	2300      	movs	r3, #0
 8006d46:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++)
 8006d48:	2300      	movs	r3, #0
 8006d4a:	72fb      	strb	r3, [r7, #11]
 8006d4c:	e00f      	b.n	8006d6e <UI_Trans_HandlePresetMoney+0x8a>
            {
                value = value * 10 + (ui->edit_buf[i] - '0');
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	4613      	mov	r3, r2
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	005b      	lsls	r3, r3, #1
 8006d58:	4619      	mov	r1, r3
 8006d5a:	7afb      	ldrb	r3, [r7, #11]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	4413      	add	r3, r2
 8006d60:	7c1b      	ldrb	r3, [r3, #16]
 8006d62:	440b      	add	r3, r1
 8006d64:	3b30      	subs	r3, #48	@ 0x30
 8006d66:	60fb      	str	r3, [r7, #12]
            for (uint8_t i = 0; i < ui->edit_len; i++)
 8006d68:	7afb      	ldrb	r3, [r7, #11]
 8006d6a:	3301      	adds	r3, #1
 8006d6c:	72fb      	strb	r3, [r7, #11]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	7e1b      	ldrb	r3, [r3, #24]
 8006d72:	7afa      	ldrb	r2, [r7, #11]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d3ea      	bcc.n	8006d4e <UI_Trans_HandlePresetMoney+0x6a>
            }
            
            ui->preset_value = value;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	68fa      	ldr	r2, [r7, #12]
 8006d7c:	63da      	str	r2, [r3, #60]	@ 0x3c
            ui->preset_nozzle = 1; /* Default nozzle */
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
            
            /* Send preset */
            PumpMgr_PresetMoney(ui->mgr, ui->active_pump_id, ui->preset_nozzle, ui->preset_value);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6818      	ldr	r0, [r3, #0]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	7b59      	ldrb	r1, [r3, #13]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d98:	f7fb ffb5 	bl	8002d06 <PumpMgr_PresetMoney>
            
            ui->screen = UI_SCREEN_ARMED;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2209      	movs	r2, #9
 8006da0:	731a      	strb	r2, [r3, #12]
            ui->armed_time_ms = HAL_GetTick();
 8006da2:	f000 fc1d 	bl	80075e0 <HAL_GetTick>
 8006da6:	4602      	mov	r2, r0
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        return true;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e008      	b.n	8006dc2 <UI_Trans_HandlePresetMoney+0xde>
    }
    else if (key == KEY_ESC)
 8006db0:	78fb      	ldrb	r3, [r7, #3]
 8006db2:	2b46      	cmp	r3, #70	@ 0x46
 8006db4:	d104      	bne.n	8006dc0 <UI_Trans_HandlePresetMoney+0xdc>
    {
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2206      	movs	r2, #6
 8006dba:	731a      	strb	r2, [r3, #12]
        return true;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e000      	b.n	8006dc2 <UI_Trans_HandlePresetMoney+0xde>
    }
    
    return false;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
	...

08006dcc <UI_Trans_RenderArmed>:
/* ============================================================================
 * ARMED SCREEN - Waiting for nozzle lift
 * ========================================================================= */

void UI_Trans_RenderArmed(UI_Context *ui)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b08e      	sub	sp, #56	@ 0x38
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d051      	beq.n	8006e7e <UI_Trans_RenderArmed+0xb2>
    
    ui_clear_screen();
 8006dda:	f7ff fccd 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: ARMED", ui->active_pump_id);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	7b5b      	ldrb	r3, [r3, #13]
 8006de2:	f107 0018 	add.w	r0, r7, #24
 8006de6:	4a28      	ldr	r2, [pc, #160]	@ (8006e88 <UI_Trans_RenderArmed+0xbc>)
 8006de8:	2120      	movs	r1, #32
 8006dea:	f012 fca3 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 8006dee:	f107 0318 	add.w	r3, r7, #24
 8006df2:	4619      	mov	r1, r3
 8006df4:	2000      	movs	r0, #0
 8006df6:	f7ff fcc6 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 8006dfa:	4924      	ldr	r1, [pc, #144]	@ (8006e8c <UI_Trans_RenderArmed+0xc0>)
 8006dfc:	2001      	movs	r0, #1
 8006dfe:	f7ff fcc2 	bl	8006786 <ui_draw_line>
    
    /* Show preset */
    if (ui->dispense_mode == DISPENSE_MODE_VOLUME || ui->dispense_mode == DISPENSE_MODE_FULL)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d004      	beq.n	8006e16 <UI_Trans_RenderArmed+0x4a>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006e12:	2b03      	cmp	r3, #3
 8006e14:	d116      	bne.n	8006e44 <UI_Trans_RenderArmed+0x78>
    {
        char vol_str[16];
        format_volume(ui->preset_value, vol_str, sizeof(vol_str));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e1a:	f107 0108 	add.w	r1, r7, #8
 8006e1e:	2210      	movs	r2, #16
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7ff fcc5 	bl	80067b0 <format_volume>
        snprintf(line, sizeof(line), "Preset: %s L", vol_str);
 8006e26:	f107 0308 	add.w	r3, r7, #8
 8006e2a:	f107 0018 	add.w	r0, r7, #24
 8006e2e:	4a18      	ldr	r2, [pc, #96]	@ (8006e90 <UI_Trans_RenderArmed+0xc4>)
 8006e30:	2120      	movs	r1, #32
 8006e32:	f012 fc7f 	bl	8019734 <sniprintf>
        ui_draw_line(3, line);
 8006e36:	f107 0318 	add.w	r3, r7, #24
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	2003      	movs	r0, #3
 8006e3e:	f7ff fca2 	bl	8006786 <ui_draw_line>
    {
 8006e42:	e00d      	b.n	8006e60 <UI_Trans_RenderArmed+0x94>
    }
    else
    {
        snprintf(line, sizeof(line), "Preset: %lu", (unsigned long)ui->preset_value);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e48:	f107 0018 	add.w	r0, r7, #24
 8006e4c:	4a11      	ldr	r2, [pc, #68]	@ (8006e94 <UI_Trans_RenderArmed+0xc8>)
 8006e4e:	2120      	movs	r1, #32
 8006e50:	f012 fc70 	bl	8019734 <sniprintf>
        ui_draw_line(3, line);
 8006e54:	f107 0318 	add.w	r3, r7, #24
 8006e58:	4619      	mov	r1, r3
 8006e5a:	2003      	movs	r0, #3
 8006e5c:	f7ff fc93 	bl	8006786 <ui_draw_line>
    }
    
    ui_draw_line(5, "Lift nozzle");
 8006e60:	490d      	ldr	r1, [pc, #52]	@ (8006e98 <UI_Trans_RenderArmed+0xcc>)
 8006e62:	2005      	movs	r0, #5
 8006e64:	f7ff fc8f 	bl	8006786 <ui_draw_line>
    ui_draw_line(6, "to start...");
 8006e68:	490c      	ldr	r1, [pc, #48]	@ (8006e9c <UI_Trans_RenderArmed+0xd0>)
 8006e6a:	2006      	movs	r0, #6
 8006e6c:	f7ff fc8b 	bl	8006786 <ui_draw_line>
    ui_draw_line(7, "ESC:cancel");
 8006e70:	490b      	ldr	r1, [pc, #44]	@ (8006ea0 <UI_Trans_RenderArmed+0xd4>)
 8006e72:	2007      	movs	r0, #7
 8006e74:	f7ff fc87 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 8006e78:	f7fd fec2 	bl	8004c00 <SSD1309_UpdateScreen>
 8006e7c:	e000      	b.n	8006e80 <UI_Trans_RenderArmed+0xb4>
    if (ui == NULL) return;
 8006e7e:	bf00      	nop
}
 8006e80:	3738      	adds	r7, #56	@ 0x38
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	0801a780 	.word	0x0801a780
 8006e8c:	0801a6b0 	.word	0x0801a6b0
 8006e90:	0801a790 	.word	0x0801a790
 8006e94:	0801a7a0 	.word	0x0801a7a0
 8006e98:	0801a7ac 	.word	0x0801a7ac
 8006e9c:	0801a7b8 	.word	0x0801a7b8
 8006ea0:	0801a7c4 	.word	0x0801a7c4

08006ea4 <UI_Trans_HandleArmed>:

bool UI_Trans_HandleArmed(UI_Context *ui, char key)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	460b      	mov	r3, r1
 8006eae:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d101      	bne.n	8006eba <UI_Trans_HandleArmed+0x16>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	e02f      	b.n	8006f1a <UI_Trans_HandleArmed+0x76>
    
    if (key == KEY_ESC)
 8006eba:	78fb      	ldrb	r3, [r7, #3]
 8006ebc:	2b46      	cmp	r3, #70	@ 0x46
 8006ebe:	d110      	bne.n	8006ee2 <UI_Trans_HandleArmed+0x3e>
    {
        /* Cancel transaction */
        PumpMgr_End(ui->mgr, ui->active_pump_id);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	7b5b      	ldrb	r3, [r3, #13]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4610      	mov	r0, r2
 8006ecc:	f7fb ffb3 	bl	8002e36 <PumpMgr_End>
        ui->screen = UI_SCREEN_HOME;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	731a      	strb	r2, [r3, #12]
        ui->dispense_mode = DISPENSE_MODE_IDLE;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        return true;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e01b      	b.n	8006f1a <UI_Trans_HandleArmed+0x76>
    }
    
    /* Check if fuelling started (status changed) */
    const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681a      	ldr	r2, [r3, #0]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	7b5b      	ldrb	r3, [r3, #13]
 8006eea:	4619      	mov	r1, r3
 8006eec:	4610      	mov	r0, r2
 8006eee:	f7fb fb05 	bl	80024fc <PumpMgr_GetConst>
 8006ef2:	60f8      	str	r0, [r7, #12]
    if (dev && dev->status == 2) /* Fuelling */
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00e      	beq.n	8006f18 <UI_Trans_HandleArmed+0x74>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	7c1b      	ldrb	r3, [r3, #16]
 8006efe:	2b02      	cmp	r3, #2
 8006f00:	d10a      	bne.n	8006f18 <UI_Trans_HandleArmed+0x74>
    {
        ui->screen = UI_SCREEN_FUELLING;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	220a      	movs	r2, #10
 8006f06:	731a      	strb	r2, [r3, #12]
        ui->fuelling_start_ms = HAL_GetTick();
 8006f08:	f000 fb6a 	bl	80075e0 <HAL_GetTick>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	649a      	str	r2, [r3, #72]	@ 0x48
        ui->last_poll_ms = 0;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    
    return false;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
	...

08006f24 <UI_Trans_RenderFuelling>:
/* ============================================================================
 * FUELLING SCREEN - Dispensing in progress
 * ========================================================================= */

void UI_Trans_RenderFuelling(UI_Context *ui)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b090      	sub	sp, #64	@ 0x40
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d052      	beq.n	8006fd8 <UI_Trans_RenderFuelling+0xb4>
    
    ui_clear_screen();
 8006f32:	f7ff fc21 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: FUELLING", ui->active_pump_id);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	7b5b      	ldrb	r3, [r3, #13]
 8006f3a:	f107 0018 	add.w	r0, r7, #24
 8006f3e:	4a28      	ldr	r2, [pc, #160]	@ (8006fe0 <UI_Trans_RenderFuelling+0xbc>)
 8006f40:	2120      	movs	r1, #32
 8006f42:	f012 fbf7 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 8006f46:	f107 0318 	add.w	r3, r7, #24
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	f7ff fc1a 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 8006f52:	4924      	ldr	r1, [pc, #144]	@ (8006fe4 <UI_Trans_RenderFuelling+0xc0>)
 8006f54:	2001      	movs	r0, #1
 8006f56:	f7ff fc16 	bl	8006786 <ui_draw_line>
    
    /* Show realtime volume/money */
    uint32_t rt_vol = PumpMgr_GetRealtimeVolume(ui->mgr, ui->active_pump_id);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	7b5b      	ldrb	r3, [r3, #13]
 8006f62:	4619      	mov	r1, r3
 8006f64:	4610      	mov	r0, r2
 8006f66:	f7fc f84d 	bl	8003004 <PumpMgr_GetRealtimeVolume>
 8006f6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    uint32_t rt_money = PumpMgr_GetRealtimeMoney(ui->mgr, ui->active_pump_id);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	7b5b      	ldrb	r3, [r3, #13]
 8006f74:	4619      	mov	r1, r3
 8006f76:	4610      	mov	r0, r2
 8006f78:	f7fc f864 	bl	8003044 <PumpMgr_GetRealtimeMoney>
 8006f7c:	63b8      	str	r0, [r7, #56]	@ 0x38
    
    char vol_str[16];
    format_volume(rt_vol, vol_str, sizeof(vol_str));
 8006f7e:	f107 0308 	add.w	r3, r7, #8
 8006f82:	2210      	movs	r2, #16
 8006f84:	4619      	mov	r1, r3
 8006f86:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006f88:	f7ff fc12 	bl	80067b0 <format_volume>
    snprintf(line, sizeof(line), "Vol: %s L", vol_str);
 8006f8c:	f107 0308 	add.w	r3, r7, #8
 8006f90:	f107 0018 	add.w	r0, r7, #24
 8006f94:	4a14      	ldr	r2, [pc, #80]	@ (8006fe8 <UI_Trans_RenderFuelling+0xc4>)
 8006f96:	2120      	movs	r1, #32
 8006f98:	f012 fbcc 	bl	8019734 <sniprintf>
    ui_draw_line(3, line);
 8006f9c:	f107 0318 	add.w	r3, r7, #24
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	2003      	movs	r0, #3
 8006fa4:	f7ff fbef 	bl	8006786 <ui_draw_line>
    
    snprintf(line, sizeof(line), "Sum: %lu", (unsigned long)rt_money);
 8006fa8:	f107 0018 	add.w	r0, r7, #24
 8006fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fae:	4a0f      	ldr	r2, [pc, #60]	@ (8006fec <UI_Trans_RenderFuelling+0xc8>)
 8006fb0:	2120      	movs	r1, #32
 8006fb2:	f012 fbbf 	bl	8019734 <sniprintf>
    ui_draw_line(4, line);
 8006fb6:	f107 0318 	add.w	r3, r7, #24
 8006fba:	4619      	mov	r1, r3
 8006fbc:	2004      	movs	r0, #4
 8006fbe:	f7ff fbe2 	bl	8006786 <ui_draw_line>
    
    ui_draw_line(6, "RES:pause");
 8006fc2:	490b      	ldr	r1, [pc, #44]	@ (8006ff0 <UI_Trans_RenderFuelling+0xcc>)
 8006fc4:	2006      	movs	r0, #6
 8006fc6:	f7ff fbde 	bl	8006786 <ui_draw_line>
    ui_draw_line(7, "ESC:stop");
 8006fca:	490a      	ldr	r1, [pc, #40]	@ (8006ff4 <UI_Trans_RenderFuelling+0xd0>)
 8006fcc:	2007      	movs	r0, #7
 8006fce:	f7ff fbda 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 8006fd2:	f7fd fe15 	bl	8004c00 <SSD1309_UpdateScreen>
 8006fd6:	e000      	b.n	8006fda <UI_Trans_RenderFuelling+0xb6>
    if (ui == NULL) return;
 8006fd8:	bf00      	nop
}
 8006fda:	3740      	adds	r7, #64	@ 0x40
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	0801a7d0 	.word	0x0801a7d0
 8006fe4:	0801a6b0 	.word	0x0801a6b0
 8006fe8:	0801a7e0 	.word	0x0801a7e0
 8006fec:	0801a7ec 	.word	0x0801a7ec
 8006ff0:	0801a7f8 	.word	0x0801a7f8
 8006ff4:	0801a804 	.word	0x0801a804

08006ff8 <UI_Trans_HandleFuelling>:

bool UI_Trans_HandleFuelling(UI_Context *ui, char key)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	460b      	mov	r3, r1
 8007002:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <UI_Trans_HandleFuelling+0x16>
 800700a:	2300      	movs	r3, #0
 800700c:	e043      	b.n	8007096 <UI_Trans_HandleFuelling+0x9e>
    
    if (key == KEY_RES)
 800700e:	78fb      	ldrb	r3, [r7, #3]
 8007010:	2b45      	cmp	r3, #69	@ 0x45
 8007012:	d10c      	bne.n	800702e <UI_Trans_HandleFuelling+0x36>
    {
        /* Pause */
        PumpMgr_Stop(ui->mgr, ui->active_pump_id);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	7b5b      	ldrb	r3, [r3, #13]
 800701c:	4619      	mov	r1, r3
 800701e:	4610      	mov	r0, r2
 8007020:	f7fb feaf 	bl	8002d82 <PumpMgr_Stop>
        ui->screen = UI_SCREEN_PAUSED;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	220b      	movs	r2, #11
 8007028:	731a      	strb	r2, [r3, #12]
        return true;
 800702a:	2301      	movs	r3, #1
 800702c:	e033      	b.n	8007096 <UI_Trans_HandleFuelling+0x9e>
    }
    else if (key == KEY_ESC)
 800702e:	78fb      	ldrb	r3, [r7, #3]
 8007030:	2b46      	cmp	r3, #70	@ 0x46
 8007032:	d114      	bne.n	800705e <UI_Trans_HandleFuelling+0x66>
    {
        /* Stop and end */
        PumpMgr_End(ui->mgr, ui->active_pump_id);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	7b5b      	ldrb	r3, [r3, #13]
 800703c:	4619      	mov	r1, r3
 800703e:	4610      	mov	r0, r2
 8007040:	f7fb fef9 	bl	8002e36 <PumpMgr_End>
        ui->screen = UI_SCREEN_COMPLETED;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	220c      	movs	r2, #12
 8007048:	731a      	strb	r2, [r3, #12]
        
        /* Read final transaction */
        PumpMgr_ReadTransaction(ui->mgr, ui->active_pump_id);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	7b5b      	ldrb	r3, [r3, #13]
 8007052:	4619      	mov	r1, r3
 8007054:	4610      	mov	r0, r2
 8007056:	f7fb ffa8 	bl	8002faa <PumpMgr_ReadTransaction>
        return true;
 800705a:	2301      	movs	r3, #1
 800705c:	e01b      	b.n	8007096 <UI_Trans_HandleFuelling+0x9e>
    }
    
    /* Check if completed automatically */
    const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	7b5b      	ldrb	r3, [r3, #13]
 8007066:	4619      	mov	r1, r3
 8007068:	4610      	mov	r0, r2
 800706a:	f7fb fa47 	bl	80024fc <PumpMgr_GetConst>
 800706e:	60f8      	str	r0, [r7, #12]
    if (dev && dev->status == 3) /* Completed */
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00e      	beq.n	8007094 <UI_Trans_HandleFuelling+0x9c>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	7c1b      	ldrb	r3, [r3, #16]
 800707a:	2b03      	cmp	r3, #3
 800707c:	d10a      	bne.n	8007094 <UI_Trans_HandleFuelling+0x9c>
    {
        ui->screen = UI_SCREEN_COMPLETED;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	220c      	movs	r2, #12
 8007082:	731a      	strb	r2, [r3, #12]
        PumpMgr_ReadTransaction(ui->mgr, ui->active_pump_id);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	7b5b      	ldrb	r3, [r3, #13]
 800708c:	4619      	mov	r1, r3
 800708e:	4610      	mov	r0, r2
 8007090:	f7fb ff8b 	bl	8002faa <PumpMgr_ReadTransaction>
    }
    
    return false;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
	...

080070a0 <UI_Trans_RenderPaused>:
/* ============================================================================
 * PAUSED SCREEN
 * ========================================================================= */

void UI_Trans_RenderPaused(UI_Context *ui)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b090      	sub	sp, #64	@ 0x40
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d052      	beq.n	8007154 <UI_Trans_RenderPaused+0xb4>
    
    ui_clear_screen();
 80070ae:	f7ff fb63 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: PAUSED", ui->active_pump_id);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	7b5b      	ldrb	r3, [r3, #13]
 80070b6:	f107 0018 	add.w	r0, r7, #24
 80070ba:	4a28      	ldr	r2, [pc, #160]	@ (800715c <UI_Trans_RenderPaused+0xbc>)
 80070bc:	2120      	movs	r1, #32
 80070be:	f012 fb39 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 80070c2:	f107 0318 	add.w	r3, r7, #24
 80070c6:	4619      	mov	r1, r3
 80070c8:	2000      	movs	r0, #0
 80070ca:	f7ff fb5c 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 80070ce:	4924      	ldr	r1, [pc, #144]	@ (8007160 <UI_Trans_RenderPaused+0xc0>)
 80070d0:	2001      	movs	r0, #1
 80070d2:	f7ff fb58 	bl	8006786 <ui_draw_line>
    
    /* Show current values */
    uint32_t rt_vol = PumpMgr_GetRealtimeVolume(ui->mgr, ui->active_pump_id);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	7b5b      	ldrb	r3, [r3, #13]
 80070de:	4619      	mov	r1, r3
 80070e0:	4610      	mov	r0, r2
 80070e2:	f7fb ff8f 	bl	8003004 <PumpMgr_GetRealtimeVolume>
 80070e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
    uint32_t rt_money = PumpMgr_GetRealtimeMoney(ui->mgr, ui->active_pump_id);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	7b5b      	ldrb	r3, [r3, #13]
 80070f0:	4619      	mov	r1, r3
 80070f2:	4610      	mov	r0, r2
 80070f4:	f7fb ffa6 	bl	8003044 <PumpMgr_GetRealtimeMoney>
 80070f8:	63b8      	str	r0, [r7, #56]	@ 0x38
    
    char vol_str[16];
    format_volume(rt_vol, vol_str, sizeof(vol_str));
 80070fa:	f107 0308 	add.w	r3, r7, #8
 80070fe:	2210      	movs	r2, #16
 8007100:	4619      	mov	r1, r3
 8007102:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007104:	f7ff fb54 	bl	80067b0 <format_volume>
    snprintf(line, sizeof(line), "Vol: %s L", vol_str);
 8007108:	f107 0308 	add.w	r3, r7, #8
 800710c:	f107 0018 	add.w	r0, r7, #24
 8007110:	4a14      	ldr	r2, [pc, #80]	@ (8007164 <UI_Trans_RenderPaused+0xc4>)
 8007112:	2120      	movs	r1, #32
 8007114:	f012 fb0e 	bl	8019734 <sniprintf>
    ui_draw_line(3, line);
 8007118:	f107 0318 	add.w	r3, r7, #24
 800711c:	4619      	mov	r1, r3
 800711e:	2003      	movs	r0, #3
 8007120:	f7ff fb31 	bl	8006786 <ui_draw_line>
    
    snprintf(line, sizeof(line), "Sum: %lu", (unsigned long)rt_money);
 8007124:	f107 0018 	add.w	r0, r7, #24
 8007128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800712a:	4a0f      	ldr	r2, [pc, #60]	@ (8007168 <UI_Trans_RenderPaused+0xc8>)
 800712c:	2120      	movs	r1, #32
 800712e:	f012 fb01 	bl	8019734 <sniprintf>
    ui_draw_line(4, line);
 8007132:	f107 0318 	add.w	r3, r7, #24
 8007136:	4619      	mov	r1, r3
 8007138:	2004      	movs	r0, #4
 800713a:	f7ff fb24 	bl	8006786 <ui_draw_line>
    
    ui_draw_line(6, "RES:resume OK:end");
 800713e:	490b      	ldr	r1, [pc, #44]	@ (800716c <UI_Trans_RenderPaused+0xcc>)
 8007140:	2006      	movs	r0, #6
 8007142:	f7ff fb20 	bl	8006786 <ui_draw_line>
    ui_draw_line(7, "ESC:cancel");
 8007146:	490a      	ldr	r1, [pc, #40]	@ (8007170 <UI_Trans_RenderPaused+0xd0>)
 8007148:	2007      	movs	r0, #7
 800714a:	f7ff fb1c 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 800714e:	f7fd fd57 	bl	8004c00 <SSD1309_UpdateScreen>
 8007152:	e000      	b.n	8007156 <UI_Trans_RenderPaused+0xb6>
    if (ui == NULL) return;
 8007154:	bf00      	nop
}
 8007156:	3740      	adds	r7, #64	@ 0x40
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}
 800715c:	0801a810 	.word	0x0801a810
 8007160:	0801a6b0 	.word	0x0801a6b0
 8007164:	0801a7e0 	.word	0x0801a7e0
 8007168:	0801a7ec 	.word	0x0801a7ec
 800716c:	0801a820 	.word	0x0801a820
 8007170:	0801a7c4 	.word	0x0801a7c4

08007174 <UI_Trans_HandlePaused>:

bool UI_Trans_HandlePaused(UI_Context *ui, char key)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	460b      	mov	r3, r1
 800717e:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d101      	bne.n	800718a <UI_Trans_HandlePaused+0x16>
 8007186:	2300      	movs	r3, #0
 8007188:	e02b      	b.n	80071e2 <UI_Trans_HandlePaused+0x6e>
    
    if (key == KEY_RES)
 800718a:	78fb      	ldrb	r3, [r7, #3]
 800718c:	2b45      	cmp	r3, #69	@ 0x45
 800718e:	d10c      	bne.n	80071aa <UI_Trans_HandlePaused+0x36>
    {
        /* Resume */
        PumpMgr_Resume(ui->mgr, ui->active_pump_id);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681a      	ldr	r2, [r3, #0]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	7b5b      	ldrb	r3, [r3, #13]
 8007198:	4619      	mov	r1, r3
 800719a:	4610      	mov	r0, r2
 800719c:	f7fb fe1e 	bl	8002ddc <PumpMgr_Resume>
        ui->screen = UI_SCREEN_FUELLING;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	220a      	movs	r2, #10
 80071a4:	731a      	strb	r2, [r3, #12]
        return true;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e01b      	b.n	80071e2 <UI_Trans_HandlePaused+0x6e>
    }
    else if (key == KEY_OK || key == KEY_ESC)
 80071aa:	78fb      	ldrb	r3, [r7, #3]
 80071ac:	2b4b      	cmp	r3, #75	@ 0x4b
 80071ae:	d002      	beq.n	80071b6 <UI_Trans_HandlePaused+0x42>
 80071b0:	78fb      	ldrb	r3, [r7, #3]
 80071b2:	2b46      	cmp	r3, #70	@ 0x46
 80071b4:	d114      	bne.n	80071e0 <UI_Trans_HandlePaused+0x6c>
    {
        /* End transaction */
        PumpMgr_End(ui->mgr, ui->active_pump_id);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	7b5b      	ldrb	r3, [r3, #13]
 80071be:	4619      	mov	r1, r3
 80071c0:	4610      	mov	r0, r2
 80071c2:	f7fb fe38 	bl	8002e36 <PumpMgr_End>
        ui->screen = UI_SCREEN_COMPLETED;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	220c      	movs	r2, #12
 80071ca:	731a      	strb	r2, [r3, #12]
        PumpMgr_ReadTransaction(ui->mgr, ui->active_pump_id);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	7b5b      	ldrb	r3, [r3, #13]
 80071d4:	4619      	mov	r1, r3
 80071d6:	4610      	mov	r0, r2
 80071d8:	f7fb fee7 	bl	8002faa <PumpMgr_ReadTransaction>
        return true;
 80071dc:	2301      	movs	r3, #1
 80071de:	e000      	b.n	80071e2 <UI_Trans_HandlePaused+0x6e>
    }
    
    return false;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3708      	adds	r7, #8
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
	...

080071ec <UI_Trans_RenderCompleted>:
/* ============================================================================
 * COMPLETED SCREEN
 * ========================================================================= */

void UI_Trans_RenderCompleted(UI_Context *ui)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b090      	sub	sp, #64	@ 0x40
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d059      	beq.n	80072ae <UI_Trans_RenderCompleted+0xc2>
    
    ui_clear_screen();
 80071fa:	f7ff fabd 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: COMPLETED", ui->active_pump_id);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	7b5b      	ldrb	r3, [r3, #13]
 8007202:	f107 001c 	add.w	r0, r7, #28
 8007206:	4a2c      	ldr	r2, [pc, #176]	@ (80072b8 <UI_Trans_RenderCompleted+0xcc>)
 8007208:	2120      	movs	r1, #32
 800720a:	f012 fa93 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 800720e:	f107 031c 	add.w	r3, r7, #28
 8007212:	4619      	mov	r1, r3
 8007214:	2000      	movs	r0, #0
 8007216:	f7ff fab6 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 800721a:	4928      	ldr	r1, [pc, #160]	@ (80072bc <UI_Trans_RenderCompleted+0xd0>)
 800721c:	2001      	movs	r0, #1
 800721e:	f7ff fab2 	bl	8006786 <ui_draw_line>
    
    /* Show final transaction data */
    const PumpDevice *dev = PumpMgr_GetConst(ui->mgr, ui->active_pump_id);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	7b5b      	ldrb	r3, [r3, #13]
 800722a:	4619      	mov	r1, r3
 800722c:	4610      	mov	r0, r2
 800722e:	f7fb f965 	bl	80024fc <PumpMgr_GetConst>
 8007232:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (dev)
 8007234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007236:	2b00      	cmp	r3, #0
 8007238:	d032      	beq.n	80072a0 <UI_Trans_RenderCompleted+0xb4>
    {
        char vol_str[16];
        format_volume(dev->last_trx_volume_dL, vol_str, sizeof(vol_str));
 800723a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800723c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800723e:	f107 010c 	add.w	r1, r7, #12
 8007242:	2210      	movs	r2, #16
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff fab3 	bl	80067b0 <format_volume>
        snprintf(line, sizeof(line), "Vol: %s L", vol_str);
 800724a:	f107 030c 	add.w	r3, r7, #12
 800724e:	f107 001c 	add.w	r0, r7, #28
 8007252:	4a1b      	ldr	r2, [pc, #108]	@ (80072c0 <UI_Trans_RenderCompleted+0xd4>)
 8007254:	2120      	movs	r1, #32
 8007256:	f012 fa6d 	bl	8019734 <sniprintf>
        ui_draw_line(3, line);
 800725a:	f107 031c 	add.w	r3, r7, #28
 800725e:	4619      	mov	r1, r3
 8007260:	2003      	movs	r0, #3
 8007262:	f7ff fa90 	bl	8006786 <ui_draw_line>
        
        snprintf(line, sizeof(line), "Sum: %lu", (unsigned long)dev->last_trx_money);
 8007266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800726a:	f107 001c 	add.w	r0, r7, #28
 800726e:	4a15      	ldr	r2, [pc, #84]	@ (80072c4 <UI_Trans_RenderCompleted+0xd8>)
 8007270:	2120      	movs	r1, #32
 8007272:	f012 fa5f 	bl	8019734 <sniprintf>
        ui_draw_line(4, line);
 8007276:	f107 031c 	add.w	r3, r7, #28
 800727a:	4619      	mov	r1, r3
 800727c:	2004      	movs	r0, #4
 800727e:	f7ff fa82 	bl	8006786 <ui_draw_line>
        
        snprintf(line, sizeof(line), "Price: %u", dev->last_trx_price);
 8007282:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007284:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007288:	f107 001c 	add.w	r0, r7, #28
 800728c:	4a0e      	ldr	r2, [pc, #56]	@ (80072c8 <UI_Trans_RenderCompleted+0xdc>)
 800728e:	2120      	movs	r1, #32
 8007290:	f012 fa50 	bl	8019734 <sniprintf>
        ui_draw_line(5, line);
 8007294:	f107 031c 	add.w	r3, r7, #28
 8007298:	4619      	mov	r1, r3
 800729a:	2005      	movs	r0, #5
 800729c:	f7ff fa73 	bl	8006786 <ui_draw_line>
    }
    
    ui_draw_line(7, "OK:home");
 80072a0:	490a      	ldr	r1, [pc, #40]	@ (80072cc <UI_Trans_RenderCompleted+0xe0>)
 80072a2:	2007      	movs	r0, #7
 80072a4:	f7ff fa6f 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 80072a8:	f7fd fcaa 	bl	8004c00 <SSD1309_UpdateScreen>
 80072ac:	e000      	b.n	80072b0 <UI_Trans_RenderCompleted+0xc4>
    if (ui == NULL) return;
 80072ae:	bf00      	nop
}
 80072b0:	3740      	adds	r7, #64	@ 0x40
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	0801a834 	.word	0x0801a834
 80072bc:	0801a6b0 	.word	0x0801a6b0
 80072c0:	0801a7e0 	.word	0x0801a7e0
 80072c4:	0801a7ec 	.word	0x0801a7ec
 80072c8:	0801a848 	.word	0x0801a848
 80072cc:	0801a854 	.word	0x0801a854

080072d0 <UI_Trans_HandleCompleted>:

bool UI_Trans_HandleCompleted(UI_Context *ui, char key)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	460b      	mov	r3, r1
 80072da:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d101      	bne.n	80072e6 <UI_Trans_HandleCompleted+0x16>
 80072e2:	2300      	movs	r3, #0
 80072e4:	e00f      	b.n	8007306 <UI_Trans_HandleCompleted+0x36>
    
    if (key == KEY_OK || key == KEY_ESC)
 80072e6:	78fb      	ldrb	r3, [r7, #3]
 80072e8:	2b4b      	cmp	r3, #75	@ 0x4b
 80072ea:	d002      	beq.n	80072f2 <UI_Trans_HandleCompleted+0x22>
 80072ec:	78fb      	ldrb	r3, [r7, #3]
 80072ee:	2b46      	cmp	r3, #70	@ 0x46
 80072f0:	d108      	bne.n	8007304 <UI_Trans_HandleCompleted+0x34>
    {
        ui->screen = UI_SCREEN_HOME;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	731a      	strb	r2, [r3, #12]
        ui->dispense_mode = DISPENSE_MODE_IDLE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        return true;
 8007300:	2301      	movs	r3, #1
 8007302:	e000      	b.n	8007306 <UI_Trans_HandleCompleted+0x36>
    }
    
    return false;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
	...

08007314 <UI_Trans_RenderTotalizer>:
/* ============================================================================
 * TOTALIZER SCREEN
 * ========================================================================= */

void UI_Trans_RenderTotalizer(UI_Context *ui)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b090      	sub	sp, #64	@ 0x40
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d038      	beq.n	8007394 <UI_Trans_RenderTotalizer+0x80>
    
    ui_clear_screen();
 8007322:	f7ff fa29 	bl	8006778 <ui_clear_screen>
    
    char line[32];
    snprintf(line, sizeof(line), "TRK%u: TOTALIZER", ui->active_pump_id);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	7b5b      	ldrb	r3, [r3, #13]
 800732a:	f107 001c 	add.w	r0, r7, #28
 800732e:	4a1b      	ldr	r2, [pc, #108]	@ (800739c <UI_Trans_RenderTotalizer+0x88>)
 8007330:	2120      	movs	r1, #32
 8007332:	f012 f9ff 	bl	8019734 <sniprintf>
    ui_draw_line(0, line);
 8007336:	f107 031c 	add.w	r3, r7, #28
 800733a:	4619      	mov	r1, r3
 800733c:	2000      	movs	r0, #0
 800733e:	f7ff fa22 	bl	8006786 <ui_draw_line>
    ui_draw_line(1, "");
 8007342:	4917      	ldr	r1, [pc, #92]	@ (80073a0 <UI_Trans_RenderTotalizer+0x8c>)
 8007344:	2001      	movs	r0, #1
 8007346:	f7ff fa1e 	bl	8006786 <ui_draw_line>
    
    /* Show totalizer 0 */
    uint32_t tot = PumpMgr_GetTotalizer(ui->mgr, ui->active_pump_id, 0);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6818      	ldr	r0, [r3, #0]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	7b5b      	ldrb	r3, [r3, #13]
 8007352:	2200      	movs	r2, #0
 8007354:	4619      	mov	r1, r3
 8007356:	f7fb fe95 	bl	8003084 <PumpMgr_GetTotalizer>
 800735a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    char vol_str[16];
    format_volume(tot, vol_str, sizeof(vol_str));
 800735c:	f107 030c 	add.w	r3, r7, #12
 8007360:	2210      	movs	r2, #16
 8007362:	4619      	mov	r1, r3
 8007364:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007366:	f7ff fa23 	bl	80067b0 <format_volume>
    snprintf(line, sizeof(line), "Total: %s L", vol_str);
 800736a:	f107 030c 	add.w	r3, r7, #12
 800736e:	f107 001c 	add.w	r0, r7, #28
 8007372:	4a0c      	ldr	r2, [pc, #48]	@ (80073a4 <UI_Trans_RenderTotalizer+0x90>)
 8007374:	2120      	movs	r1, #32
 8007376:	f012 f9dd 	bl	8019734 <sniprintf>
    ui_draw_line(3, line);
 800737a:	f107 031c 	add.w	r3, r7, #28
 800737e:	4619      	mov	r1, r3
 8007380:	2003      	movs	r0, #3
 8007382:	f7ff fa00 	bl	8006786 <ui_draw_line>
    
    ui_draw_line(7, "ESC:back");
 8007386:	4908      	ldr	r1, [pc, #32]	@ (80073a8 <UI_Trans_RenderTotalizer+0x94>)
 8007388:	2007      	movs	r0, #7
 800738a:	f7ff f9fc 	bl	8006786 <ui_draw_line>
    
    SSD1309_UpdateScreen();
 800738e:	f7fd fc37 	bl	8004c00 <SSD1309_UpdateScreen>
 8007392:	e000      	b.n	8007396 <UI_Trans_RenderTotalizer+0x82>
    if (ui == NULL) return;
 8007394:	bf00      	nop
}
 8007396:	3740      	adds	r7, #64	@ 0x40
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	0801a85c 	.word	0x0801a85c
 80073a0:	0801a6b0 	.word	0x0801a6b0
 80073a4:	0801a870 	.word	0x0801a870
 80073a8:	0801a718 	.word	0x0801a718

080073ac <UI_Trans_HandleTotalizer>:

bool UI_Trans_HandleTotalizer(UI_Context *ui, char key)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	460b      	mov	r3, r1
 80073b6:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL) return false;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d101      	bne.n	80073c2 <UI_Trans_HandleTotalizer+0x16>
 80073be:	2300      	movs	r3, #0
 80073c0:	e00b      	b.n	80073da <UI_Trans_HandleTotalizer+0x2e>
    
    if (key == KEY_ESC || key == KEY_OK)
 80073c2:	78fb      	ldrb	r3, [r7, #3]
 80073c4:	2b46      	cmp	r3, #70	@ 0x46
 80073c6:	d002      	beq.n	80073ce <UI_Trans_HandleTotalizer+0x22>
 80073c8:	78fb      	ldrb	r3, [r7, #3]
 80073ca:	2b4b      	cmp	r3, #75	@ 0x4b
 80073cc:	d104      	bne.n	80073d8 <UI_Trans_HandleTotalizer+0x2c>
    {
        ui->screen = UI_SCREEN_HOME;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	731a      	strb	r2, [r3, #12]
        return true;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e000      	b.n	80073da <UI_Trans_HandleTotalizer+0x2e>
    }
    
    return false;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <UI_Trans_Task>:
/* ============================================================================
 * BACKGROUND TASK - Realtime polling
 * ========================================================================= */

void UI_Trans_Task(UI_Context *ui)
{
 80073e6:	b580      	push	{r7, lr}
 80073e8:	b084      	sub	sp, #16
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
    if (ui == NULL) return;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d03f      	beq.n	8007474 <UI_Trans_Task+0x8e>
    
    uint32_t now = HAL_GetTick();
 80073f4:	f000 f8f4 	bl	80075e0 <HAL_GetTick>
 80073f8:	60f8      	str	r0, [r7, #12]
    
    /* Poll realtime data during fuelling */
    if (ui->screen == UI_SCREEN_FUELLING || ui->screen == UI_SCREEN_PAUSED)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	7b1b      	ldrb	r3, [r3, #12]
 80073fe:	2b0a      	cmp	r3, #10
 8007400:	d003      	beq.n	800740a <UI_Trans_Task+0x24>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	7b1b      	ldrb	r3, [r3, #12]
 8007406:	2b0b      	cmp	r3, #11
 8007408:	d11d      	bne.n	8007446 <UI_Trans_Task+0x60>
    {
        if (now - ui->last_poll_ms >= 500) /* Poll every 500ms */
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	1ad3      	subs	r3, r2, r3
 8007412:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8007416:	d316      	bcc.n	8007446 <UI_Trans_Task+0x60>
        {
            ui->last_poll_ms = now;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	64da      	str	r2, [r3, #76]	@ 0x4c
            
            /* Poll both volume and money */
            PumpMgr_PollRealtimeVolume(ui->mgr, ui->active_pump_id, ui->preset_nozzle);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6818      	ldr	r0, [r3, #0]
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	7b59      	ldrb	r1, [r3, #13]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800742c:	461a      	mov	r2, r3
 800742e:	f7fb fd2f 	bl	8002e90 <PumpMgr_PollRealtimeVolume>
            PumpMgr_PollRealtimeMoney(ui->mgr, ui->active_pump_id, ui->preset_nozzle);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6818      	ldr	r0, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	7b59      	ldrb	r1, [r3, #13]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007440:	461a      	mov	r2, r3
 8007442:	f7fb fd54 	bl	8002eee <PumpMgr_PollRealtimeMoney>
        }
    }
    
    /* Read totalizer on TOTALIZER screen */
    if (ui->screen == UI_SCREEN_TOTALIZER)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	7b1b      	ldrb	r3, [r3, #12]
 800744a:	2b0d      	cmp	r3, #13
 800744c:	d113      	bne.n	8007476 <UI_Trans_Task+0x90>
    {
        if (now - ui->last_poll_ms >= 2000) /* Poll every 2s */
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800745a:	d30c      	bcc.n	8007476 <UI_Trans_Task+0x90>
        {
            ui->last_poll_ms = now;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68fa      	ldr	r2, [r7, #12]
 8007460:	64da      	str	r2, [r3, #76]	@ 0x4c
            PumpMgr_ReadTotalizer(ui->mgr, ui->active_pump_id, 0);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	7b5b      	ldrb	r3, [r3, #13]
 800746a:	2200      	movs	r2, #0
 800746c:	4619      	mov	r1, r3
 800746e:	f7fb fd6d 	bl	8002f4c <PumpMgr_ReadTotalizer>
 8007472:	e000      	b.n	8007476 <UI_Trans_Task+0x90>
    if (ui == NULL) return;
 8007474:	bf00      	nop
        }
    }
}
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800747c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80074b8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8007480:	f7fe f98e 	bl	80057a0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8007484:	f7fe f8ec 	bl	8005660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007488:	480c      	ldr	r0, [pc, #48]	@ (80074bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800748a:	490d      	ldr	r1, [pc, #52]	@ (80074c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800748c:	4a0d      	ldr	r2, [pc, #52]	@ (80074c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800748e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007490:	e002      	b.n	8007498 <LoopCopyDataInit>

08007492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007496:	3304      	adds	r3, #4

08007498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800749a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800749c:	d3f9      	bcc.n	8007492 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800749e:	4a0a      	ldr	r2, [pc, #40]	@ (80074c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80074a0:	4c0a      	ldr	r4, [pc, #40]	@ (80074cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80074a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80074a4:	e001      	b.n	80074aa <LoopFillZerobss>

080074a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80074a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80074a8:	3204      	adds	r2, #4

080074aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80074aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80074ac:	d3fb      	bcc.n	80074a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80074ae:	f012 f999 	bl	80197e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80074b2:	f7fa faf3 	bl	8001a9c <main>
  bx  lr
 80074b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80074b8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80074bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80074c0:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 80074c4:	0801ab60 	.word	0x0801ab60
  ldr r2, =_sbss
 80074c8:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 80074cc:	24004318 	.word	0x24004318

080074d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80074d0:	e7fe      	b.n	80074d0 <ADC3_IRQHandler>
	...

080074d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80074da:	2003      	movs	r0, #3
 80074dc:	f000 f98c 	bl	80077f8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80074e0:	f007 fee6 	bl	800f2b0 <HAL_RCC_GetSysClockFreq>
 80074e4:	4602      	mov	r2, r0
 80074e6:	4b15      	ldr	r3, [pc, #84]	@ (800753c <HAL_Init+0x68>)
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	0a1b      	lsrs	r3, r3, #8
 80074ec:	f003 030f 	and.w	r3, r3, #15
 80074f0:	4913      	ldr	r1, [pc, #76]	@ (8007540 <HAL_Init+0x6c>)
 80074f2:	5ccb      	ldrb	r3, [r1, r3]
 80074f4:	f003 031f 	and.w	r3, r3, #31
 80074f8:	fa22 f303 	lsr.w	r3, r2, r3
 80074fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80074fe:	4b0f      	ldr	r3, [pc, #60]	@ (800753c <HAL_Init+0x68>)
 8007500:	699b      	ldr	r3, [r3, #24]
 8007502:	f003 030f 	and.w	r3, r3, #15
 8007506:	4a0e      	ldr	r2, [pc, #56]	@ (8007540 <HAL_Init+0x6c>)
 8007508:	5cd3      	ldrb	r3, [r2, r3]
 800750a:	f003 031f 	and.w	r3, r3, #31
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	fa22 f303 	lsr.w	r3, r2, r3
 8007514:	4a0b      	ldr	r2, [pc, #44]	@ (8007544 <HAL_Init+0x70>)
 8007516:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007518:	4a0b      	ldr	r2, [pc, #44]	@ (8007548 <HAL_Init+0x74>)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800751e:	200f      	movs	r0, #15
 8007520:	f000 f814 	bl	800754c <HAL_InitTick>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e002      	b.n	8007534 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800752e:	f7fd fc87 	bl	8004e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007532:	2300      	movs	r3, #0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}
 800753c:	58024400 	.word	0x58024400
 8007540:	0801aaec 	.word	0x0801aaec
 8007544:	2400003c 	.word	0x2400003c
 8007548:	24000038 	.word	0x24000038

0800754c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8007554:	4b15      	ldr	r3, [pc, #84]	@ (80075ac <HAL_InitTick+0x60>)
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e021      	b.n	80075a4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8007560:	4b13      	ldr	r3, [pc, #76]	@ (80075b0 <HAL_InitTick+0x64>)
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	4b11      	ldr	r3, [pc, #68]	@ (80075ac <HAL_InitTick+0x60>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	4619      	mov	r1, r3
 800756a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800756e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007572:	fbb2 f3f3 	udiv	r3, r2, r3
 8007576:	4618      	mov	r0, r3
 8007578:	f000 f971 	bl	800785e <HAL_SYSTICK_Config>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e00e      	b.n	80075a4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2b0f      	cmp	r3, #15
 800758a:	d80a      	bhi.n	80075a2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800758c:	2200      	movs	r2, #0
 800758e:	6879      	ldr	r1, [r7, #4]
 8007590:	f04f 30ff 	mov.w	r0, #4294967295
 8007594:	f000 f93b 	bl	800780e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007598:	4a06      	ldr	r2, [pc, #24]	@ (80075b4 <HAL_InitTick+0x68>)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800759e:	2300      	movs	r3, #0
 80075a0:	e000      	b.n	80075a4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80075a2:	2301      	movs	r3, #1
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3708      	adds	r7, #8
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}
 80075ac:	24000044 	.word	0x24000044
 80075b0:	24000038 	.word	0x24000038
 80075b4:	24000040 	.word	0x24000040

080075b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80075b8:	b480      	push	{r7}
 80075ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80075bc:	4b06      	ldr	r3, [pc, #24]	@ (80075d8 <HAL_IncTick+0x20>)
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	461a      	mov	r2, r3
 80075c2:	4b06      	ldr	r3, [pc, #24]	@ (80075dc <HAL_IncTick+0x24>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4413      	add	r3, r2
 80075c8:	4a04      	ldr	r2, [pc, #16]	@ (80075dc <HAL_IncTick+0x24>)
 80075ca:	6013      	str	r3, [r2, #0]
}
 80075cc:	bf00      	nop
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr
 80075d6:	bf00      	nop
 80075d8:	24000044 	.word	0x24000044
 80075dc:	240025e8 	.word	0x240025e8

080075e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
  return uwTick;
 80075e4:	4b03      	ldr	r3, [pc, #12]	@ (80075f4 <HAL_GetTick+0x14>)
 80075e6:	681b      	ldr	r3, [r3, #0]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	240025e8 	.word	0x240025e8

080075f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007600:	f7ff ffee 	bl	80075e0 <HAL_GetTick>
 8007604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007610:	d005      	beq.n	800761e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007612:	4b0a      	ldr	r3, [pc, #40]	@ (800763c <HAL_Delay+0x44>)
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	461a      	mov	r2, r3
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	4413      	add	r3, r2
 800761c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800761e:	bf00      	nop
 8007620:	f7ff ffde 	bl	80075e0 <HAL_GetTick>
 8007624:	4602      	mov	r2, r0
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	429a      	cmp	r2, r3
 800762e:	d8f7      	bhi.n	8007620 <HAL_Delay+0x28>
  {
  }
}
 8007630:	bf00      	nop
 8007632:	bf00      	nop
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	24000044 	.word	0x24000044

08007640 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8007644:	4b03      	ldr	r3, [pc, #12]	@ (8007654 <HAL_GetREVID+0x14>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	0c1b      	lsrs	r3, r3, #16
}
 800764a:	4618      	mov	r0, r3
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr
 8007654:	5c001000 	.word	0x5c001000

08007658 <__NVIC_SetPriorityGrouping>:
{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f003 0307 	and.w	r3, r3, #7
 8007666:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007668:	4b0b      	ldr	r3, [pc, #44]	@ (8007698 <__NVIC_SetPriorityGrouping+0x40>)
 800766a:	68db      	ldr	r3, [r3, #12]
 800766c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800766e:	68ba      	ldr	r2, [r7, #8]
 8007670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007674:	4013      	ands	r3, r2
 8007676:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007680:	4b06      	ldr	r3, [pc, #24]	@ (800769c <__NVIC_SetPriorityGrouping+0x44>)
 8007682:	4313      	orrs	r3, r2
 8007684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007686:	4a04      	ldr	r2, [pc, #16]	@ (8007698 <__NVIC_SetPriorityGrouping+0x40>)
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	60d3      	str	r3, [r2, #12]
}
 800768c:	bf00      	nop
 800768e:	3714      	adds	r7, #20
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr
 8007698:	e000ed00 	.word	0xe000ed00
 800769c:	05fa0000 	.word	0x05fa0000

080076a0 <__NVIC_GetPriorityGrouping>:
{
 80076a0:	b480      	push	{r7}
 80076a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80076a4:	4b04      	ldr	r3, [pc, #16]	@ (80076b8 <__NVIC_GetPriorityGrouping+0x18>)
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	0a1b      	lsrs	r3, r3, #8
 80076aa:	f003 0307 	and.w	r3, r3, #7
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr
 80076b8:	e000ed00 	.word	0xe000ed00

080076bc <__NVIC_EnableIRQ>:
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	4603      	mov	r3, r0
 80076c4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80076c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	db0b      	blt.n	80076e6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076ce:	88fb      	ldrh	r3, [r7, #6]
 80076d0:	f003 021f 	and.w	r2, r3, #31
 80076d4:	4907      	ldr	r1, [pc, #28]	@ (80076f4 <__NVIC_EnableIRQ+0x38>)
 80076d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076da:	095b      	lsrs	r3, r3, #5
 80076dc:	2001      	movs	r0, #1
 80076de:	fa00 f202 	lsl.w	r2, r0, r2
 80076e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80076e6:	bf00      	nop
 80076e8:	370c      	adds	r7, #12
 80076ea:	46bd      	mov	sp, r7
 80076ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	e000e100 	.word	0xe000e100

080076f8 <__NVIC_SetPriority>:
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	4603      	mov	r3, r0
 8007700:	6039      	str	r1, [r7, #0]
 8007702:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007704:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007708:	2b00      	cmp	r3, #0
 800770a:	db0a      	blt.n	8007722 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	b2da      	uxtb	r2, r3
 8007710:	490c      	ldr	r1, [pc, #48]	@ (8007744 <__NVIC_SetPriority+0x4c>)
 8007712:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007716:	0112      	lsls	r2, r2, #4
 8007718:	b2d2      	uxtb	r2, r2
 800771a:	440b      	add	r3, r1
 800771c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007720:	e00a      	b.n	8007738 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	b2da      	uxtb	r2, r3
 8007726:	4908      	ldr	r1, [pc, #32]	@ (8007748 <__NVIC_SetPriority+0x50>)
 8007728:	88fb      	ldrh	r3, [r7, #6]
 800772a:	f003 030f 	and.w	r3, r3, #15
 800772e:	3b04      	subs	r3, #4
 8007730:	0112      	lsls	r2, r2, #4
 8007732:	b2d2      	uxtb	r2, r2
 8007734:	440b      	add	r3, r1
 8007736:	761a      	strb	r2, [r3, #24]
}
 8007738:	bf00      	nop
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	e000e100 	.word	0xe000e100
 8007748:	e000ed00 	.word	0xe000ed00

0800774c <NVIC_EncodePriority>:
{
 800774c:	b480      	push	{r7}
 800774e:	b089      	sub	sp, #36	@ 0x24
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f003 0307 	and.w	r3, r3, #7
 800775e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	f1c3 0307 	rsb	r3, r3, #7
 8007766:	2b04      	cmp	r3, #4
 8007768:	bf28      	it	cs
 800776a:	2304      	movcs	r3, #4
 800776c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	3304      	adds	r3, #4
 8007772:	2b06      	cmp	r3, #6
 8007774:	d902      	bls.n	800777c <NVIC_EncodePriority+0x30>
 8007776:	69fb      	ldr	r3, [r7, #28]
 8007778:	3b03      	subs	r3, #3
 800777a:	e000      	b.n	800777e <NVIC_EncodePriority+0x32>
 800777c:	2300      	movs	r3, #0
 800777e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007780:	f04f 32ff 	mov.w	r2, #4294967295
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	fa02 f303 	lsl.w	r3, r2, r3
 800778a:	43da      	mvns	r2, r3
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	401a      	ands	r2, r3
 8007790:	697b      	ldr	r3, [r7, #20]
 8007792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007794:	f04f 31ff 	mov.w	r1, #4294967295
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	fa01 f303 	lsl.w	r3, r1, r3
 800779e:	43d9      	mvns	r1, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077a4:	4313      	orrs	r3, r2
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3724      	adds	r7, #36	@ 0x24
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
	...

080077b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	3b01      	subs	r3, #1
 80077c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80077c4:	d301      	bcc.n	80077ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80077c6:	2301      	movs	r3, #1
 80077c8:	e00f      	b.n	80077ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80077ca:	4a0a      	ldr	r2, [pc, #40]	@ (80077f4 <SysTick_Config+0x40>)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	3b01      	subs	r3, #1
 80077d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80077d2:	210f      	movs	r1, #15
 80077d4:	f04f 30ff 	mov.w	r0, #4294967295
 80077d8:	f7ff ff8e 	bl	80076f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80077dc:	4b05      	ldr	r3, [pc, #20]	@ (80077f4 <SysTick_Config+0x40>)
 80077de:	2200      	movs	r2, #0
 80077e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80077e2:	4b04      	ldr	r3, [pc, #16]	@ (80077f4 <SysTick_Config+0x40>)
 80077e4:	2207      	movs	r2, #7
 80077e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3708      	adds	r7, #8
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	e000e010 	.word	0xe000e010

080077f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f7ff ff29 	bl	8007658 <__NVIC_SetPriorityGrouping>
}
 8007806:	bf00      	nop
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b086      	sub	sp, #24
 8007812:	af00      	add	r7, sp, #0
 8007814:	4603      	mov	r3, r0
 8007816:	60b9      	str	r1, [r7, #8]
 8007818:	607a      	str	r2, [r7, #4]
 800781a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800781c:	f7ff ff40 	bl	80076a0 <__NVIC_GetPriorityGrouping>
 8007820:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	68b9      	ldr	r1, [r7, #8]
 8007826:	6978      	ldr	r0, [r7, #20]
 8007828:	f7ff ff90 	bl	800774c <NVIC_EncodePriority>
 800782c:	4602      	mov	r2, r0
 800782e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007832:	4611      	mov	r1, r2
 8007834:	4618      	mov	r0, r3
 8007836:	f7ff ff5f 	bl	80076f8 <__NVIC_SetPriority>
}
 800783a:	bf00      	nop
 800783c:	3718      	adds	r7, #24
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}

08007842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007842:	b580      	push	{r7, lr}
 8007844:	b082      	sub	sp, #8
 8007846:	af00      	add	r7, sp, #0
 8007848:	4603      	mov	r3, r0
 800784a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800784c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007850:	4618      	mov	r0, r3
 8007852:	f7ff ff33 	bl	80076bc <__NVIC_EnableIRQ>
}
 8007856:	bf00      	nop
 8007858:	3708      	adds	r7, #8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b082      	sub	sp, #8
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f7ff ffa4 	bl	80077b4 <SysTick_Config>
 800786c:	4603      	mov	r3, r0
}
 800786e:	4618      	mov	r0, r3
 8007870:	3708      	adds	r7, #8
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
	...

08007878 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007878:	b480      	push	{r7}
 800787a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800787c:	f3bf 8f5f 	dmb	sy
}
 8007880:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007882:	4b07      	ldr	r3, [pc, #28]	@ (80078a0 <HAL_MPU_Disable+0x28>)
 8007884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007886:	4a06      	ldr	r2, [pc, #24]	@ (80078a0 <HAL_MPU_Disable+0x28>)
 8007888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800788c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800788e:	4b05      	ldr	r3, [pc, #20]	@ (80078a4 <HAL_MPU_Disable+0x2c>)
 8007890:	2200      	movs	r2, #0
 8007892:	605a      	str	r2, [r3, #4]
}
 8007894:	bf00      	nop
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr
 800789e:	bf00      	nop
 80078a0:	e000ed00 	.word	0xe000ed00
 80078a4:	e000ed90 	.word	0xe000ed90

080078a8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80078b0:	4a0b      	ldr	r2, [pc, #44]	@ (80078e0 <HAL_MPU_Enable+0x38>)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f043 0301 	orr.w	r3, r3, #1
 80078b8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80078ba:	4b0a      	ldr	r3, [pc, #40]	@ (80078e4 <HAL_MPU_Enable+0x3c>)
 80078bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078be:	4a09      	ldr	r2, [pc, #36]	@ (80078e4 <HAL_MPU_Enable+0x3c>)
 80078c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078c4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80078c6:	f3bf 8f4f 	dsb	sy
}
 80078ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80078cc:	f3bf 8f6f 	isb	sy
}
 80078d0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80078d2:	bf00      	nop
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	e000ed90 	.word	0xe000ed90
 80078e4:	e000ed00 	.word	0xe000ed00

080078e8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	785a      	ldrb	r2, [r3, #1]
 80078f4:	4b1b      	ldr	r3, [pc, #108]	@ (8007964 <HAL_MPU_ConfigRegion+0x7c>)
 80078f6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80078f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007964 <HAL_MPU_ConfigRegion+0x7c>)
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	4a19      	ldr	r2, [pc, #100]	@ (8007964 <HAL_MPU_ConfigRegion+0x7c>)
 80078fe:	f023 0301 	bic.w	r3, r3, #1
 8007902:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007904:	4a17      	ldr	r2, [pc, #92]	@ (8007964 <HAL_MPU_ConfigRegion+0x7c>)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	7b1b      	ldrb	r3, [r3, #12]
 8007910:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	7adb      	ldrb	r3, [r3, #11]
 8007916:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007918:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	7a9b      	ldrb	r3, [r3, #10]
 800791e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007920:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	7b5b      	ldrb	r3, [r3, #13]
 8007926:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007928:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	7b9b      	ldrb	r3, [r3, #14]
 800792e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007930:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	7bdb      	ldrb	r3, [r3, #15]
 8007936:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007938:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	7a5b      	ldrb	r3, [r3, #9]
 800793e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007940:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	7a1b      	ldrb	r3, [r3, #8]
 8007946:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007948:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	7812      	ldrb	r2, [r2, #0]
 800794e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007950:	4a04      	ldr	r2, [pc, #16]	@ (8007964 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007952:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007954:	6113      	str	r3, [r2, #16]
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	e000ed90 	.word	0xe000ed90

08007968 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007970:	f7ff fe36 	bl	80075e0 <HAL_GetTick>
 8007974:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e316      	b.n	8007fae <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	4a66      	ldr	r2, [pc, #408]	@ (8007b20 <HAL_DMA_Init+0x1b8>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d04a      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a65      	ldr	r2, [pc, #404]	@ (8007b24 <HAL_DMA_Init+0x1bc>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d045      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a63      	ldr	r2, [pc, #396]	@ (8007b28 <HAL_DMA_Init+0x1c0>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d040      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a62      	ldr	r2, [pc, #392]	@ (8007b2c <HAL_DMA_Init+0x1c4>)
 80079a4:	4293      	cmp	r3, r2
 80079a6:	d03b      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a60      	ldr	r2, [pc, #384]	@ (8007b30 <HAL_DMA_Init+0x1c8>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d036      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a5f      	ldr	r2, [pc, #380]	@ (8007b34 <HAL_DMA_Init+0x1cc>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d031      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a5d      	ldr	r2, [pc, #372]	@ (8007b38 <HAL_DMA_Init+0x1d0>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d02c      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a5c      	ldr	r2, [pc, #368]	@ (8007b3c <HAL_DMA_Init+0x1d4>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d027      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a5a      	ldr	r2, [pc, #360]	@ (8007b40 <HAL_DMA_Init+0x1d8>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d022      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a59      	ldr	r2, [pc, #356]	@ (8007b44 <HAL_DMA_Init+0x1dc>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d01d      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a57      	ldr	r2, [pc, #348]	@ (8007b48 <HAL_DMA_Init+0x1e0>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d018      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a56      	ldr	r2, [pc, #344]	@ (8007b4c <HAL_DMA_Init+0x1e4>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d013      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a54      	ldr	r2, [pc, #336]	@ (8007b50 <HAL_DMA_Init+0x1e8>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d00e      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a53      	ldr	r2, [pc, #332]	@ (8007b54 <HAL_DMA_Init+0x1ec>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d009      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a51      	ldr	r2, [pc, #324]	@ (8007b58 <HAL_DMA_Init+0x1f0>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d004      	beq.n	8007a20 <HAL_DMA_Init+0xb8>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a50      	ldr	r2, [pc, #320]	@ (8007b5c <HAL_DMA_Init+0x1f4>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d101      	bne.n	8007a24 <HAL_DMA_Init+0xbc>
 8007a20:	2301      	movs	r3, #1
 8007a22:	e000      	b.n	8007a26 <HAL_DMA_Init+0xbe>
 8007a24:	2300      	movs	r3, #0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	f000 813b 	beq.w	8007ca2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	4a37      	ldr	r2, [pc, #220]	@ (8007b20 <HAL_DMA_Init+0x1b8>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d04a      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	4a36      	ldr	r2, [pc, #216]	@ (8007b24 <HAL_DMA_Init+0x1bc>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d045      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a34      	ldr	r2, [pc, #208]	@ (8007b28 <HAL_DMA_Init+0x1c0>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d040      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a33      	ldr	r2, [pc, #204]	@ (8007b2c <HAL_DMA_Init+0x1c4>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d03b      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a31      	ldr	r2, [pc, #196]	@ (8007b30 <HAL_DMA_Init+0x1c8>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d036      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a30      	ldr	r2, [pc, #192]	@ (8007b34 <HAL_DMA_Init+0x1cc>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d031      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a2e      	ldr	r2, [pc, #184]	@ (8007b38 <HAL_DMA_Init+0x1d0>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d02c      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a2d      	ldr	r2, [pc, #180]	@ (8007b3c <HAL_DMA_Init+0x1d4>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d027      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a2b      	ldr	r2, [pc, #172]	@ (8007b40 <HAL_DMA_Init+0x1d8>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d022      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8007b44 <HAL_DMA_Init+0x1dc>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d01d      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a28      	ldr	r2, [pc, #160]	@ (8007b48 <HAL_DMA_Init+0x1e0>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d018      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a27      	ldr	r2, [pc, #156]	@ (8007b4c <HAL_DMA_Init+0x1e4>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d013      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a25      	ldr	r2, [pc, #148]	@ (8007b50 <HAL_DMA_Init+0x1e8>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d00e      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a24      	ldr	r2, [pc, #144]	@ (8007b54 <HAL_DMA_Init+0x1ec>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d009      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a22      	ldr	r2, [pc, #136]	@ (8007b58 <HAL_DMA_Init+0x1f0>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d004      	beq.n	8007adc <HAL_DMA_Init+0x174>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a21      	ldr	r2, [pc, #132]	@ (8007b5c <HAL_DMA_Init+0x1f4>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d108      	bne.n	8007aee <HAL_DMA_Init+0x186>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f022 0201 	bic.w	r2, r2, #1
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	e007      	b.n	8007afe <HAL_DMA_Init+0x196>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f022 0201 	bic.w	r2, r2, #1
 8007afc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007afe:	e02f      	b.n	8007b60 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007b00:	f7ff fd6e 	bl	80075e0 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	2b05      	cmp	r3, #5
 8007b0c:	d928      	bls.n	8007b60 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2220      	movs	r2, #32
 8007b12:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2203      	movs	r2, #3
 8007b18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e246      	b.n	8007fae <HAL_DMA_Init+0x646>
 8007b20:	40020010 	.word	0x40020010
 8007b24:	40020028 	.word	0x40020028
 8007b28:	40020040 	.word	0x40020040
 8007b2c:	40020058 	.word	0x40020058
 8007b30:	40020070 	.word	0x40020070
 8007b34:	40020088 	.word	0x40020088
 8007b38:	400200a0 	.word	0x400200a0
 8007b3c:	400200b8 	.word	0x400200b8
 8007b40:	40020410 	.word	0x40020410
 8007b44:	40020428 	.word	0x40020428
 8007b48:	40020440 	.word	0x40020440
 8007b4c:	40020458 	.word	0x40020458
 8007b50:	40020470 	.word	0x40020470
 8007b54:	40020488 	.word	0x40020488
 8007b58:	400204a0 	.word	0x400204a0
 8007b5c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f003 0301 	and.w	r3, r3, #1
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1c8      	bne.n	8007b00 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007b76:	697a      	ldr	r2, [r7, #20]
 8007b78:	4b83      	ldr	r3, [pc, #524]	@ (8007d88 <HAL_DMA_Init+0x420>)
 8007b7a:	4013      	ands	r3, r2
 8007b7c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007b86:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007b92:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	699b      	ldr	r3, [r3, #24]
 8007b98:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007b9e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6a1b      	ldr	r3, [r3, #32]
 8007ba4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007ba6:	697a      	ldr	r2, [r7, #20]
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb0:	2b04      	cmp	r3, #4
 8007bb2:	d107      	bne.n	8007bc4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	697a      	ldr	r2, [r7, #20]
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007bc4:	4b71      	ldr	r3, [pc, #452]	@ (8007d8c <HAL_DMA_Init+0x424>)
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	4b71      	ldr	r3, [pc, #452]	@ (8007d90 <HAL_DMA_Init+0x428>)
 8007bca:	4013      	ands	r3, r2
 8007bcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007bd0:	d328      	bcc.n	8007c24 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	2b28      	cmp	r3, #40	@ 0x28
 8007bd8:	d903      	bls.n	8007be2 <HAL_DMA_Init+0x27a>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	2b2e      	cmp	r3, #46	@ 0x2e
 8007be0:	d917      	bls.n	8007c12 <HAL_DMA_Init+0x2aa>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	2b3e      	cmp	r3, #62	@ 0x3e
 8007be8:	d903      	bls.n	8007bf2 <HAL_DMA_Init+0x28a>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	2b42      	cmp	r3, #66	@ 0x42
 8007bf0:	d90f      	bls.n	8007c12 <HAL_DMA_Init+0x2aa>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	2b46      	cmp	r3, #70	@ 0x46
 8007bf8:	d903      	bls.n	8007c02 <HAL_DMA_Init+0x29a>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	2b48      	cmp	r3, #72	@ 0x48
 8007c00:	d907      	bls.n	8007c12 <HAL_DMA_Init+0x2aa>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	685b      	ldr	r3, [r3, #4]
 8007c06:	2b4e      	cmp	r3, #78	@ 0x4e
 8007c08:	d905      	bls.n	8007c16 <HAL_DMA_Init+0x2ae>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	2b52      	cmp	r3, #82	@ 0x52
 8007c10:	d801      	bhi.n	8007c16 <HAL_DMA_Init+0x2ae>
 8007c12:	2301      	movs	r3, #1
 8007c14:	e000      	b.n	8007c18 <HAL_DMA_Init+0x2b0>
 8007c16:	2300      	movs	r3, #0
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d003      	beq.n	8007c24 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c22:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	697a      	ldr	r2, [r7, #20]
 8007c2a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f023 0307 	bic.w	r3, r3, #7
 8007c3a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c4a:	2b04      	cmp	r3, #4
 8007c4c:	d117      	bne.n	8007c7e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00e      	beq.n	8007c7e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f002 fb4d 	bl	800a300 <DMA_CheckFifoParam>
 8007c66:	4603      	mov	r3, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d008      	beq.n	8007c7e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2240      	movs	r2, #64	@ 0x40
 8007c70:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
 8007c7c:	e197      	b.n	8007fae <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f002 fa88 	bl	800a19c <DMA_CalcBaseAndBitshift>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c94:	f003 031f 	and.w	r3, r3, #31
 8007c98:	223f      	movs	r2, #63	@ 0x3f
 8007c9a:	409a      	lsls	r2, r3
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	609a      	str	r2, [r3, #8]
 8007ca0:	e0cd      	b.n	8007e3e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a3b      	ldr	r2, [pc, #236]	@ (8007d94 <HAL_DMA_Init+0x42c>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d022      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a39      	ldr	r2, [pc, #228]	@ (8007d98 <HAL_DMA_Init+0x430>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d01d      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a38      	ldr	r2, [pc, #224]	@ (8007d9c <HAL_DMA_Init+0x434>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d018      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a36      	ldr	r2, [pc, #216]	@ (8007da0 <HAL_DMA_Init+0x438>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d013      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a35      	ldr	r2, [pc, #212]	@ (8007da4 <HAL_DMA_Init+0x43c>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d00e      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a33      	ldr	r2, [pc, #204]	@ (8007da8 <HAL_DMA_Init+0x440>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d009      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a32      	ldr	r2, [pc, #200]	@ (8007dac <HAL_DMA_Init+0x444>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d004      	beq.n	8007cf2 <HAL_DMA_Init+0x38a>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a30      	ldr	r2, [pc, #192]	@ (8007db0 <HAL_DMA_Init+0x448>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d101      	bne.n	8007cf6 <HAL_DMA_Init+0x38e>
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e000      	b.n	8007cf8 <HAL_DMA_Init+0x390>
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	f000 8097 	beq.w	8007e2c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a24      	ldr	r2, [pc, #144]	@ (8007d94 <HAL_DMA_Init+0x42c>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d021      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a22      	ldr	r2, [pc, #136]	@ (8007d98 <HAL_DMA_Init+0x430>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d01c      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a21      	ldr	r2, [pc, #132]	@ (8007d9c <HAL_DMA_Init+0x434>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d017      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a1f      	ldr	r2, [pc, #124]	@ (8007da0 <HAL_DMA_Init+0x438>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d012      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8007da4 <HAL_DMA_Init+0x43c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d00d      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a1c      	ldr	r2, [pc, #112]	@ (8007da8 <HAL_DMA_Init+0x440>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d008      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a1b      	ldr	r2, [pc, #108]	@ (8007dac <HAL_DMA_Init+0x444>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d003      	beq.n	8007d4c <HAL_DMA_Init+0x3e4>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a19      	ldr	r2, [pc, #100]	@ (8007db0 <HAL_DMA_Init+0x448>)
 8007d4a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2202      	movs	r2, #2
 8007d50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8007d64:	697a      	ldr	r2, [r7, #20]
 8007d66:	4b13      	ldr	r3, [pc, #76]	@ (8007db4 <HAL_DMA_Init+0x44c>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	2b40      	cmp	r3, #64	@ 0x40
 8007d72:	d021      	beq.n	8007db8 <HAL_DMA_Init+0x450>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	2b80      	cmp	r3, #128	@ 0x80
 8007d7a:	d102      	bne.n	8007d82 <HAL_DMA_Init+0x41a>
 8007d7c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007d80:	e01b      	b.n	8007dba <HAL_DMA_Init+0x452>
 8007d82:	2300      	movs	r3, #0
 8007d84:	e019      	b.n	8007dba <HAL_DMA_Init+0x452>
 8007d86:	bf00      	nop
 8007d88:	fe10803f 	.word	0xfe10803f
 8007d8c:	5c001000 	.word	0x5c001000
 8007d90:	ffff0000 	.word	0xffff0000
 8007d94:	58025408 	.word	0x58025408
 8007d98:	5802541c 	.word	0x5802541c
 8007d9c:	58025430 	.word	0x58025430
 8007da0:	58025444 	.word	0x58025444
 8007da4:	58025458 	.word	0x58025458
 8007da8:	5802546c 	.word	0x5802546c
 8007dac:	58025480 	.word	0x58025480
 8007db0:	58025494 	.word	0x58025494
 8007db4:	fffe000f 	.word	0xfffe000f
 8007db8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	68d2      	ldr	r2, [r2, #12]
 8007dbe:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007dc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007dc8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007dd0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007dd8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	69db      	ldr	r3, [r3, #28]
 8007dde:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007de0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007de8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007dea:	697a      	ldr	r2, [r7, #20]
 8007dec:	4313      	orrs	r3, r2
 8007dee:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	697a      	ldr	r2, [r7, #20]
 8007df6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	4b6e      	ldr	r3, [pc, #440]	@ (8007fb8 <HAL_DMA_Init+0x650>)
 8007e00:	4413      	add	r3, r2
 8007e02:	4a6e      	ldr	r2, [pc, #440]	@ (8007fbc <HAL_DMA_Init+0x654>)
 8007e04:	fba2 2303 	umull	r2, r3, r2, r3
 8007e08:	091b      	lsrs	r3, r3, #4
 8007e0a:	009a      	lsls	r2, r3, #2
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f002 f9c3 	bl	800a19c <DMA_CalcBaseAndBitshift>
 8007e16:	4603      	mov	r3, r0
 8007e18:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e1e:	f003 031f 	and.w	r3, r3, #31
 8007e22:	2201      	movs	r2, #1
 8007e24:	409a      	lsls	r2, r3
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	605a      	str	r2, [r3, #4]
 8007e2a:	e008      	b.n	8007e3e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2240      	movs	r2, #64	@ 0x40
 8007e30:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2203      	movs	r2, #3
 8007e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e0b7      	b.n	8007fae <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a5f      	ldr	r2, [pc, #380]	@ (8007fc0 <HAL_DMA_Init+0x658>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d072      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a5d      	ldr	r2, [pc, #372]	@ (8007fc4 <HAL_DMA_Init+0x65c>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d06d      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a5c      	ldr	r2, [pc, #368]	@ (8007fc8 <HAL_DMA_Init+0x660>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d068      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a5a      	ldr	r2, [pc, #360]	@ (8007fcc <HAL_DMA_Init+0x664>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d063      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a59      	ldr	r2, [pc, #356]	@ (8007fd0 <HAL_DMA_Init+0x668>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d05e      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a57      	ldr	r2, [pc, #348]	@ (8007fd4 <HAL_DMA_Init+0x66c>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d059      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a56      	ldr	r2, [pc, #344]	@ (8007fd8 <HAL_DMA_Init+0x670>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d054      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a54      	ldr	r2, [pc, #336]	@ (8007fdc <HAL_DMA_Init+0x674>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d04f      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a53      	ldr	r2, [pc, #332]	@ (8007fe0 <HAL_DMA_Init+0x678>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d04a      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a51      	ldr	r2, [pc, #324]	@ (8007fe4 <HAL_DMA_Init+0x67c>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d045      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a50      	ldr	r2, [pc, #320]	@ (8007fe8 <HAL_DMA_Init+0x680>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d040      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a4e      	ldr	r2, [pc, #312]	@ (8007fec <HAL_DMA_Init+0x684>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d03b      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a4d      	ldr	r2, [pc, #308]	@ (8007ff0 <HAL_DMA_Init+0x688>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d036      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8007ff4 <HAL_DMA_Init+0x68c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d031      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a4a      	ldr	r2, [pc, #296]	@ (8007ff8 <HAL_DMA_Init+0x690>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d02c      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a48      	ldr	r2, [pc, #288]	@ (8007ffc <HAL_DMA_Init+0x694>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d027      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a47      	ldr	r2, [pc, #284]	@ (8008000 <HAL_DMA_Init+0x698>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d022      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a45      	ldr	r2, [pc, #276]	@ (8008004 <HAL_DMA_Init+0x69c>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d01d      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a44      	ldr	r2, [pc, #272]	@ (8008008 <HAL_DMA_Init+0x6a0>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d018      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a42      	ldr	r2, [pc, #264]	@ (800800c <HAL_DMA_Init+0x6a4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d013      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a41      	ldr	r2, [pc, #260]	@ (8008010 <HAL_DMA_Init+0x6a8>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d00e      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a3f      	ldr	r2, [pc, #252]	@ (8008014 <HAL_DMA_Init+0x6ac>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d009      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a3e      	ldr	r2, [pc, #248]	@ (8008018 <HAL_DMA_Init+0x6b0>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d004      	beq.n	8007f2e <HAL_DMA_Init+0x5c6>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a3c      	ldr	r2, [pc, #240]	@ (800801c <HAL_DMA_Init+0x6b4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d101      	bne.n	8007f32 <HAL_DMA_Init+0x5ca>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e000      	b.n	8007f34 <HAL_DMA_Init+0x5cc>
 8007f32:	2300      	movs	r3, #0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d032      	beq.n	8007f9e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f002 fa5d 	bl	800a3f8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	2b80      	cmp	r3, #128	@ 0x80
 8007f44:	d102      	bne.n	8007f4c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	685a      	ldr	r2, [r3, #4]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f54:	b2d2      	uxtb	r2, r2
 8007f56:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007f5c:	687a      	ldr	r2, [r7, #4]
 8007f5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007f60:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d010      	beq.n	8007f8c <HAL_DMA_Init+0x624>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	685b      	ldr	r3, [r3, #4]
 8007f6e:	2b08      	cmp	r3, #8
 8007f70:	d80c      	bhi.n	8007f8c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f002 fada 	bl	800a52c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007f88:	605a      	str	r2, [r3, #4]
 8007f8a:	e008      	b.n	8007f9e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	a7fdabf8 	.word	0xa7fdabf8
 8007fbc:	cccccccd 	.word	0xcccccccd
 8007fc0:	40020010 	.word	0x40020010
 8007fc4:	40020028 	.word	0x40020028
 8007fc8:	40020040 	.word	0x40020040
 8007fcc:	40020058 	.word	0x40020058
 8007fd0:	40020070 	.word	0x40020070
 8007fd4:	40020088 	.word	0x40020088
 8007fd8:	400200a0 	.word	0x400200a0
 8007fdc:	400200b8 	.word	0x400200b8
 8007fe0:	40020410 	.word	0x40020410
 8007fe4:	40020428 	.word	0x40020428
 8007fe8:	40020440 	.word	0x40020440
 8007fec:	40020458 	.word	0x40020458
 8007ff0:	40020470 	.word	0x40020470
 8007ff4:	40020488 	.word	0x40020488
 8007ff8:	400204a0 	.word	0x400204a0
 8007ffc:	400204b8 	.word	0x400204b8
 8008000:	58025408 	.word	0x58025408
 8008004:	5802541c 	.word	0x5802541c
 8008008:	58025430 	.word	0x58025430
 800800c:	58025444 	.word	0x58025444
 8008010:	58025458 	.word	0x58025458
 8008014:	5802546c 	.word	0x5802546c
 8008018:	58025480 	.word	0x58025480
 800801c:	58025494 	.word	0x58025494

08008020 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
 800802c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800802e:	2300      	movs	r3, #0
 8008030:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d101      	bne.n	800803c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	e226      	b.n	800848a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008042:	2b01      	cmp	r3, #1
 8008044:	d101      	bne.n	800804a <HAL_DMA_Start_IT+0x2a>
 8008046:	2302      	movs	r3, #2
 8008048:	e21f      	b.n	800848a <HAL_DMA_Start_IT+0x46a>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2201      	movs	r2, #1
 800804e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008058:	b2db      	uxtb	r3, r3
 800805a:	2b01      	cmp	r3, #1
 800805c:	f040 820a 	bne.w	8008474 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	2202      	movs	r2, #2
 8008064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2200      	movs	r2, #0
 800806c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a68      	ldr	r2, [pc, #416]	@ (8008214 <HAL_DMA_Start_IT+0x1f4>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d04a      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a66      	ldr	r2, [pc, #408]	@ (8008218 <HAL_DMA_Start_IT+0x1f8>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d045      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a65      	ldr	r2, [pc, #404]	@ (800821c <HAL_DMA_Start_IT+0x1fc>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d040      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a63      	ldr	r2, [pc, #396]	@ (8008220 <HAL_DMA_Start_IT+0x200>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d03b      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a62      	ldr	r2, [pc, #392]	@ (8008224 <HAL_DMA_Start_IT+0x204>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d036      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a60      	ldr	r2, [pc, #384]	@ (8008228 <HAL_DMA_Start_IT+0x208>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d031      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a5f      	ldr	r2, [pc, #380]	@ (800822c <HAL_DMA_Start_IT+0x20c>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d02c      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a5d      	ldr	r2, [pc, #372]	@ (8008230 <HAL_DMA_Start_IT+0x210>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d027      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a5c      	ldr	r2, [pc, #368]	@ (8008234 <HAL_DMA_Start_IT+0x214>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d022      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a5a      	ldr	r2, [pc, #360]	@ (8008238 <HAL_DMA_Start_IT+0x218>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d01d      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a59      	ldr	r2, [pc, #356]	@ (800823c <HAL_DMA_Start_IT+0x21c>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	d018      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a57      	ldr	r2, [pc, #348]	@ (8008240 <HAL_DMA_Start_IT+0x220>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d013      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a56      	ldr	r2, [pc, #344]	@ (8008244 <HAL_DMA_Start_IT+0x224>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d00e      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a54      	ldr	r2, [pc, #336]	@ (8008248 <HAL_DMA_Start_IT+0x228>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d009      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a53      	ldr	r2, [pc, #332]	@ (800824c <HAL_DMA_Start_IT+0x22c>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d004      	beq.n	800810e <HAL_DMA_Start_IT+0xee>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a51      	ldr	r2, [pc, #324]	@ (8008250 <HAL_DMA_Start_IT+0x230>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d108      	bne.n	8008120 <HAL_DMA_Start_IT+0x100>
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f022 0201 	bic.w	r2, r2, #1
 800811c:	601a      	str	r2, [r3, #0]
 800811e:	e007      	b.n	8008130 <HAL_DMA_Start_IT+0x110>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f022 0201 	bic.w	r2, r2, #1
 800812e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	68b9      	ldr	r1, [r7, #8]
 8008136:	68f8      	ldr	r0, [r7, #12]
 8008138:	f001 fe84 	bl	8009e44 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a34      	ldr	r2, [pc, #208]	@ (8008214 <HAL_DMA_Start_IT+0x1f4>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d04a      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a33      	ldr	r2, [pc, #204]	@ (8008218 <HAL_DMA_Start_IT+0x1f8>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d045      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a31      	ldr	r2, [pc, #196]	@ (800821c <HAL_DMA_Start_IT+0x1fc>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d040      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a30      	ldr	r2, [pc, #192]	@ (8008220 <HAL_DMA_Start_IT+0x200>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d03b      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a2e      	ldr	r2, [pc, #184]	@ (8008224 <HAL_DMA_Start_IT+0x204>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d036      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a2d      	ldr	r2, [pc, #180]	@ (8008228 <HAL_DMA_Start_IT+0x208>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d031      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a2b      	ldr	r2, [pc, #172]	@ (800822c <HAL_DMA_Start_IT+0x20c>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d02c      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a2a      	ldr	r2, [pc, #168]	@ (8008230 <HAL_DMA_Start_IT+0x210>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d027      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a28      	ldr	r2, [pc, #160]	@ (8008234 <HAL_DMA_Start_IT+0x214>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d022      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a27      	ldr	r2, [pc, #156]	@ (8008238 <HAL_DMA_Start_IT+0x218>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d01d      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a25      	ldr	r2, [pc, #148]	@ (800823c <HAL_DMA_Start_IT+0x21c>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d018      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a24      	ldr	r2, [pc, #144]	@ (8008240 <HAL_DMA_Start_IT+0x220>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d013      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a22      	ldr	r2, [pc, #136]	@ (8008244 <HAL_DMA_Start_IT+0x224>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d00e      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a21      	ldr	r2, [pc, #132]	@ (8008248 <HAL_DMA_Start_IT+0x228>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d009      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a1f      	ldr	r2, [pc, #124]	@ (800824c <HAL_DMA_Start_IT+0x22c>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d004      	beq.n	80081dc <HAL_DMA_Start_IT+0x1bc>
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a1e      	ldr	r2, [pc, #120]	@ (8008250 <HAL_DMA_Start_IT+0x230>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d101      	bne.n	80081e0 <HAL_DMA_Start_IT+0x1c0>
 80081dc:	2301      	movs	r3, #1
 80081de:	e000      	b.n	80081e2 <HAL_DMA_Start_IT+0x1c2>
 80081e0:	2300      	movs	r3, #0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d036      	beq.n	8008254 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f023 021e 	bic.w	r2, r3, #30
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f042 0216 	orr.w	r2, r2, #22
 80081f8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d03e      	beq.n	8008280 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f042 0208 	orr.w	r2, r2, #8
 8008210:	601a      	str	r2, [r3, #0]
 8008212:	e035      	b.n	8008280 <HAL_DMA_Start_IT+0x260>
 8008214:	40020010 	.word	0x40020010
 8008218:	40020028 	.word	0x40020028
 800821c:	40020040 	.word	0x40020040
 8008220:	40020058 	.word	0x40020058
 8008224:	40020070 	.word	0x40020070
 8008228:	40020088 	.word	0x40020088
 800822c:	400200a0 	.word	0x400200a0
 8008230:	400200b8 	.word	0x400200b8
 8008234:	40020410 	.word	0x40020410
 8008238:	40020428 	.word	0x40020428
 800823c:	40020440 	.word	0x40020440
 8008240:	40020458 	.word	0x40020458
 8008244:	40020470 	.word	0x40020470
 8008248:	40020488 	.word	0x40020488
 800824c:	400204a0 	.word	0x400204a0
 8008250:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f023 020e 	bic.w	r2, r3, #14
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f042 020a 	orr.w	r2, r2, #10
 8008266:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	d007      	beq.n	8008280 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f042 0204 	orr.w	r2, r2, #4
 800827e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a83      	ldr	r2, [pc, #524]	@ (8008494 <HAL_DMA_Start_IT+0x474>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d072      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a82      	ldr	r2, [pc, #520]	@ (8008498 <HAL_DMA_Start_IT+0x478>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d06d      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a80      	ldr	r2, [pc, #512]	@ (800849c <HAL_DMA_Start_IT+0x47c>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d068      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a7f      	ldr	r2, [pc, #508]	@ (80084a0 <HAL_DMA_Start_IT+0x480>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d063      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a7d      	ldr	r2, [pc, #500]	@ (80084a4 <HAL_DMA_Start_IT+0x484>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d05e      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a7c      	ldr	r2, [pc, #496]	@ (80084a8 <HAL_DMA_Start_IT+0x488>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d059      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a7a      	ldr	r2, [pc, #488]	@ (80084ac <HAL_DMA_Start_IT+0x48c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d054      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a79      	ldr	r2, [pc, #484]	@ (80084b0 <HAL_DMA_Start_IT+0x490>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d04f      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a77      	ldr	r2, [pc, #476]	@ (80084b4 <HAL_DMA_Start_IT+0x494>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d04a      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a76      	ldr	r2, [pc, #472]	@ (80084b8 <HAL_DMA_Start_IT+0x498>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d045      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a74      	ldr	r2, [pc, #464]	@ (80084bc <HAL_DMA_Start_IT+0x49c>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d040      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a73      	ldr	r2, [pc, #460]	@ (80084c0 <HAL_DMA_Start_IT+0x4a0>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d03b      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a71      	ldr	r2, [pc, #452]	@ (80084c4 <HAL_DMA_Start_IT+0x4a4>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d036      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a70      	ldr	r2, [pc, #448]	@ (80084c8 <HAL_DMA_Start_IT+0x4a8>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d031      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a6e      	ldr	r2, [pc, #440]	@ (80084cc <HAL_DMA_Start_IT+0x4ac>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d02c      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a6d      	ldr	r2, [pc, #436]	@ (80084d0 <HAL_DMA_Start_IT+0x4b0>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d027      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a6b      	ldr	r2, [pc, #428]	@ (80084d4 <HAL_DMA_Start_IT+0x4b4>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d022      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a6a      	ldr	r2, [pc, #424]	@ (80084d8 <HAL_DMA_Start_IT+0x4b8>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d01d      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a68      	ldr	r2, [pc, #416]	@ (80084dc <HAL_DMA_Start_IT+0x4bc>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d018      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a67      	ldr	r2, [pc, #412]	@ (80084e0 <HAL_DMA_Start_IT+0x4c0>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d013      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a65      	ldr	r2, [pc, #404]	@ (80084e4 <HAL_DMA_Start_IT+0x4c4>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d00e      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a64      	ldr	r2, [pc, #400]	@ (80084e8 <HAL_DMA_Start_IT+0x4c8>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d009      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a62      	ldr	r2, [pc, #392]	@ (80084ec <HAL_DMA_Start_IT+0x4cc>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d004      	beq.n	8008370 <HAL_DMA_Start_IT+0x350>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a61      	ldr	r2, [pc, #388]	@ (80084f0 <HAL_DMA_Start_IT+0x4d0>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d101      	bne.n	8008374 <HAL_DMA_Start_IT+0x354>
 8008370:	2301      	movs	r3, #1
 8008372:	e000      	b.n	8008376 <HAL_DMA_Start_IT+0x356>
 8008374:	2300      	movs	r3, #0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d01a      	beq.n	80083b0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008384:	2b00      	cmp	r3, #0
 8008386:	d007      	beq.n	8008398 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008392:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008396:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800839c:	2b00      	cmp	r3, #0
 800839e:	d007      	beq.n	80083b0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083ae:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	4a37      	ldr	r2, [pc, #220]	@ (8008494 <HAL_DMA_Start_IT+0x474>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d04a      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a36      	ldr	r2, [pc, #216]	@ (8008498 <HAL_DMA_Start_IT+0x478>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d045      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	4a34      	ldr	r2, [pc, #208]	@ (800849c <HAL_DMA_Start_IT+0x47c>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d040      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a33      	ldr	r2, [pc, #204]	@ (80084a0 <HAL_DMA_Start_IT+0x480>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d03b      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a31      	ldr	r2, [pc, #196]	@ (80084a4 <HAL_DMA_Start_IT+0x484>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d036      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a30      	ldr	r2, [pc, #192]	@ (80084a8 <HAL_DMA_Start_IT+0x488>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d031      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a2e      	ldr	r2, [pc, #184]	@ (80084ac <HAL_DMA_Start_IT+0x48c>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d02c      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a2d      	ldr	r2, [pc, #180]	@ (80084b0 <HAL_DMA_Start_IT+0x490>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d027      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a2b      	ldr	r2, [pc, #172]	@ (80084b4 <HAL_DMA_Start_IT+0x494>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d022      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	4a2a      	ldr	r2, [pc, #168]	@ (80084b8 <HAL_DMA_Start_IT+0x498>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d01d      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a28      	ldr	r2, [pc, #160]	@ (80084bc <HAL_DMA_Start_IT+0x49c>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d018      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	4a27      	ldr	r2, [pc, #156]	@ (80084c0 <HAL_DMA_Start_IT+0x4a0>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d013      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a25      	ldr	r2, [pc, #148]	@ (80084c4 <HAL_DMA_Start_IT+0x4a4>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d00e      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a24      	ldr	r2, [pc, #144]	@ (80084c8 <HAL_DMA_Start_IT+0x4a8>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d009      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a22      	ldr	r2, [pc, #136]	@ (80084cc <HAL_DMA_Start_IT+0x4ac>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d004      	beq.n	8008450 <HAL_DMA_Start_IT+0x430>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a21      	ldr	r2, [pc, #132]	@ (80084d0 <HAL_DMA_Start_IT+0x4b0>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d108      	bne.n	8008462 <HAL_DMA_Start_IT+0x442>
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f042 0201 	orr.w	r2, r2, #1
 800845e:	601a      	str	r2, [r3, #0]
 8008460:	e012      	b.n	8008488 <HAL_DMA_Start_IT+0x468>
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f042 0201 	orr.w	r2, r2, #1
 8008470:	601a      	str	r2, [r3, #0]
 8008472:	e009      	b.n	8008488 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800847a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8008484:	2301      	movs	r3, #1
 8008486:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008488:	7dfb      	ldrb	r3, [r7, #23]
}
 800848a:	4618      	mov	r0, r3
 800848c:	3718      	adds	r7, #24
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}
 8008492:	bf00      	nop
 8008494:	40020010 	.word	0x40020010
 8008498:	40020028 	.word	0x40020028
 800849c:	40020040 	.word	0x40020040
 80084a0:	40020058 	.word	0x40020058
 80084a4:	40020070 	.word	0x40020070
 80084a8:	40020088 	.word	0x40020088
 80084ac:	400200a0 	.word	0x400200a0
 80084b0:	400200b8 	.word	0x400200b8
 80084b4:	40020410 	.word	0x40020410
 80084b8:	40020428 	.word	0x40020428
 80084bc:	40020440 	.word	0x40020440
 80084c0:	40020458 	.word	0x40020458
 80084c4:	40020470 	.word	0x40020470
 80084c8:	40020488 	.word	0x40020488
 80084cc:	400204a0 	.word	0x400204a0
 80084d0:	400204b8 	.word	0x400204b8
 80084d4:	58025408 	.word	0x58025408
 80084d8:	5802541c 	.word	0x5802541c
 80084dc:	58025430 	.word	0x58025430
 80084e0:	58025444 	.word	0x58025444
 80084e4:	58025458 	.word	0x58025458
 80084e8:	5802546c 	.word	0x5802546c
 80084ec:	58025480 	.word	0x58025480
 80084f0:	58025494 	.word	0x58025494

080084f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b086      	sub	sp, #24
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80084fc:	f7ff f870 	bl	80075e0 <HAL_GetTick>
 8008500:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d101      	bne.n	800850c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e2dc      	b.n	8008ac6 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b02      	cmp	r3, #2
 8008516:	d008      	beq.n	800852a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2280      	movs	r2, #128	@ 0x80
 800851c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e2cd      	b.n	8008ac6 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a76      	ldr	r2, [pc, #472]	@ (8008708 <HAL_DMA_Abort+0x214>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d04a      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a74      	ldr	r2, [pc, #464]	@ (800870c <HAL_DMA_Abort+0x218>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d045      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4a73      	ldr	r2, [pc, #460]	@ (8008710 <HAL_DMA_Abort+0x21c>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d040      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a71      	ldr	r2, [pc, #452]	@ (8008714 <HAL_DMA_Abort+0x220>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d03b      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4a70      	ldr	r2, [pc, #448]	@ (8008718 <HAL_DMA_Abort+0x224>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d036      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a6e      	ldr	r2, [pc, #440]	@ (800871c <HAL_DMA_Abort+0x228>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d031      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	4a6d      	ldr	r2, [pc, #436]	@ (8008720 <HAL_DMA_Abort+0x22c>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d02c      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	4a6b      	ldr	r2, [pc, #428]	@ (8008724 <HAL_DMA_Abort+0x230>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d027      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4a6a      	ldr	r2, [pc, #424]	@ (8008728 <HAL_DMA_Abort+0x234>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d022      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a68      	ldr	r2, [pc, #416]	@ (800872c <HAL_DMA_Abort+0x238>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d01d      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	4a67      	ldr	r2, [pc, #412]	@ (8008730 <HAL_DMA_Abort+0x23c>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d018      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a65      	ldr	r2, [pc, #404]	@ (8008734 <HAL_DMA_Abort+0x240>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d013      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a64      	ldr	r2, [pc, #400]	@ (8008738 <HAL_DMA_Abort+0x244>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d00e      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a62      	ldr	r2, [pc, #392]	@ (800873c <HAL_DMA_Abort+0x248>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d009      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4a61      	ldr	r2, [pc, #388]	@ (8008740 <HAL_DMA_Abort+0x24c>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d004      	beq.n	80085ca <HAL_DMA_Abort+0xd6>
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a5f      	ldr	r2, [pc, #380]	@ (8008744 <HAL_DMA_Abort+0x250>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d101      	bne.n	80085ce <HAL_DMA_Abort+0xda>
 80085ca:	2301      	movs	r3, #1
 80085cc:	e000      	b.n	80085d0 <HAL_DMA_Abort+0xdc>
 80085ce:	2300      	movs	r3, #0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d013      	beq.n	80085fc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f022 021e 	bic.w	r2, r2, #30
 80085e2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	695a      	ldr	r2, [r3, #20]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80085f2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	617b      	str	r3, [r7, #20]
 80085fa:	e00a      	b.n	8008612 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681a      	ldr	r2, [r3, #0]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f022 020e 	bic.w	r2, r2, #14
 800860a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a3c      	ldr	r2, [pc, #240]	@ (8008708 <HAL_DMA_Abort+0x214>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d072      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a3a      	ldr	r2, [pc, #232]	@ (800870c <HAL_DMA_Abort+0x218>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d06d      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a39      	ldr	r2, [pc, #228]	@ (8008710 <HAL_DMA_Abort+0x21c>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d068      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a37      	ldr	r2, [pc, #220]	@ (8008714 <HAL_DMA_Abort+0x220>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d063      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a36      	ldr	r2, [pc, #216]	@ (8008718 <HAL_DMA_Abort+0x224>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d05e      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a34      	ldr	r2, [pc, #208]	@ (800871c <HAL_DMA_Abort+0x228>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d059      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a33      	ldr	r2, [pc, #204]	@ (8008720 <HAL_DMA_Abort+0x22c>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d054      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a31      	ldr	r2, [pc, #196]	@ (8008724 <HAL_DMA_Abort+0x230>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d04f      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a30      	ldr	r2, [pc, #192]	@ (8008728 <HAL_DMA_Abort+0x234>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d04a      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a2e      	ldr	r2, [pc, #184]	@ (800872c <HAL_DMA_Abort+0x238>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d045      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a2d      	ldr	r2, [pc, #180]	@ (8008730 <HAL_DMA_Abort+0x23c>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d040      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a2b      	ldr	r2, [pc, #172]	@ (8008734 <HAL_DMA_Abort+0x240>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d03b      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a2a      	ldr	r2, [pc, #168]	@ (8008738 <HAL_DMA_Abort+0x244>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d036      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a28      	ldr	r2, [pc, #160]	@ (800873c <HAL_DMA_Abort+0x248>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d031      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a27      	ldr	r2, [pc, #156]	@ (8008740 <HAL_DMA_Abort+0x24c>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d02c      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a25      	ldr	r2, [pc, #148]	@ (8008744 <HAL_DMA_Abort+0x250>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d027      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a24      	ldr	r2, [pc, #144]	@ (8008748 <HAL_DMA_Abort+0x254>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d022      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a22      	ldr	r2, [pc, #136]	@ (800874c <HAL_DMA_Abort+0x258>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d01d      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a21      	ldr	r2, [pc, #132]	@ (8008750 <HAL_DMA_Abort+0x25c>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d018      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a1f      	ldr	r2, [pc, #124]	@ (8008754 <HAL_DMA_Abort+0x260>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d013      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a1e      	ldr	r2, [pc, #120]	@ (8008758 <HAL_DMA_Abort+0x264>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d00e      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a1c      	ldr	r2, [pc, #112]	@ (800875c <HAL_DMA_Abort+0x268>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d009      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008760 <HAL_DMA_Abort+0x26c>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d004      	beq.n	8008702 <HAL_DMA_Abort+0x20e>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a19      	ldr	r2, [pc, #100]	@ (8008764 <HAL_DMA_Abort+0x270>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d132      	bne.n	8008768 <HAL_DMA_Abort+0x274>
 8008702:	2301      	movs	r3, #1
 8008704:	e031      	b.n	800876a <HAL_DMA_Abort+0x276>
 8008706:	bf00      	nop
 8008708:	40020010 	.word	0x40020010
 800870c:	40020028 	.word	0x40020028
 8008710:	40020040 	.word	0x40020040
 8008714:	40020058 	.word	0x40020058
 8008718:	40020070 	.word	0x40020070
 800871c:	40020088 	.word	0x40020088
 8008720:	400200a0 	.word	0x400200a0
 8008724:	400200b8 	.word	0x400200b8
 8008728:	40020410 	.word	0x40020410
 800872c:	40020428 	.word	0x40020428
 8008730:	40020440 	.word	0x40020440
 8008734:	40020458 	.word	0x40020458
 8008738:	40020470 	.word	0x40020470
 800873c:	40020488 	.word	0x40020488
 8008740:	400204a0 	.word	0x400204a0
 8008744:	400204b8 	.word	0x400204b8
 8008748:	58025408 	.word	0x58025408
 800874c:	5802541c 	.word	0x5802541c
 8008750:	58025430 	.word	0x58025430
 8008754:	58025444 	.word	0x58025444
 8008758:	58025458 	.word	0x58025458
 800875c:	5802546c 	.word	0x5802546c
 8008760:	58025480 	.word	0x58025480
 8008764:	58025494 	.word	0x58025494
 8008768:	2300      	movs	r3, #0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d007      	beq.n	800877e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008772:	681a      	ldr	r2, [r3, #0]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008778:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800877c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a6d      	ldr	r2, [pc, #436]	@ (8008938 <HAL_DMA_Abort+0x444>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d04a      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a6b      	ldr	r2, [pc, #428]	@ (800893c <HAL_DMA_Abort+0x448>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d045      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a6a      	ldr	r2, [pc, #424]	@ (8008940 <HAL_DMA_Abort+0x44c>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d040      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a68      	ldr	r2, [pc, #416]	@ (8008944 <HAL_DMA_Abort+0x450>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d03b      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a67      	ldr	r2, [pc, #412]	@ (8008948 <HAL_DMA_Abort+0x454>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d036      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a65      	ldr	r2, [pc, #404]	@ (800894c <HAL_DMA_Abort+0x458>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d031      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	4a64      	ldr	r2, [pc, #400]	@ (8008950 <HAL_DMA_Abort+0x45c>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d02c      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a62      	ldr	r2, [pc, #392]	@ (8008954 <HAL_DMA_Abort+0x460>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d027      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a61      	ldr	r2, [pc, #388]	@ (8008958 <HAL_DMA_Abort+0x464>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d022      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a5f      	ldr	r2, [pc, #380]	@ (800895c <HAL_DMA_Abort+0x468>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d01d      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a5e      	ldr	r2, [pc, #376]	@ (8008960 <HAL_DMA_Abort+0x46c>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d018      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a5c      	ldr	r2, [pc, #368]	@ (8008964 <HAL_DMA_Abort+0x470>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d013      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a5b      	ldr	r2, [pc, #364]	@ (8008968 <HAL_DMA_Abort+0x474>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d00e      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4a59      	ldr	r2, [pc, #356]	@ (800896c <HAL_DMA_Abort+0x478>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d009      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a58      	ldr	r2, [pc, #352]	@ (8008970 <HAL_DMA_Abort+0x47c>)
 8008810:	4293      	cmp	r3, r2
 8008812:	d004      	beq.n	800881e <HAL_DMA_Abort+0x32a>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a56      	ldr	r2, [pc, #344]	@ (8008974 <HAL_DMA_Abort+0x480>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d108      	bne.n	8008830 <HAL_DMA_Abort+0x33c>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f022 0201 	bic.w	r2, r2, #1
 800882c:	601a      	str	r2, [r3, #0]
 800882e:	e007      	b.n	8008840 <HAL_DMA_Abort+0x34c>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f022 0201 	bic.w	r2, r2, #1
 800883e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008840:	e013      	b.n	800886a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008842:	f7fe fecd 	bl	80075e0 <HAL_GetTick>
 8008846:	4602      	mov	r2, r0
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	1ad3      	subs	r3, r2, r3
 800884c:	2b05      	cmp	r3, #5
 800884e:	d90c      	bls.n	800886a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2220      	movs	r2, #32
 8008854:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2203      	movs	r2, #3
 800885a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e12d      	b.n	8008ac6 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f003 0301 	and.w	r3, r3, #1
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1e5      	bne.n	8008842 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a2f      	ldr	r2, [pc, #188]	@ (8008938 <HAL_DMA_Abort+0x444>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d04a      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a2d      	ldr	r2, [pc, #180]	@ (800893c <HAL_DMA_Abort+0x448>)
 8008886:	4293      	cmp	r3, r2
 8008888:	d045      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a2c      	ldr	r2, [pc, #176]	@ (8008940 <HAL_DMA_Abort+0x44c>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d040      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4a2a      	ldr	r2, [pc, #168]	@ (8008944 <HAL_DMA_Abort+0x450>)
 800889a:	4293      	cmp	r3, r2
 800889c:	d03b      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	4a29      	ldr	r2, [pc, #164]	@ (8008948 <HAL_DMA_Abort+0x454>)
 80088a4:	4293      	cmp	r3, r2
 80088a6:	d036      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a27      	ldr	r2, [pc, #156]	@ (800894c <HAL_DMA_Abort+0x458>)
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d031      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a26      	ldr	r2, [pc, #152]	@ (8008950 <HAL_DMA_Abort+0x45c>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d02c      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a24      	ldr	r2, [pc, #144]	@ (8008954 <HAL_DMA_Abort+0x460>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d027      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a23      	ldr	r2, [pc, #140]	@ (8008958 <HAL_DMA_Abort+0x464>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d022      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a21      	ldr	r2, [pc, #132]	@ (800895c <HAL_DMA_Abort+0x468>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d01d      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a20      	ldr	r2, [pc, #128]	@ (8008960 <HAL_DMA_Abort+0x46c>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d018      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a1e      	ldr	r2, [pc, #120]	@ (8008964 <HAL_DMA_Abort+0x470>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d013      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a1d      	ldr	r2, [pc, #116]	@ (8008968 <HAL_DMA_Abort+0x474>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d00e      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a1b      	ldr	r2, [pc, #108]	@ (800896c <HAL_DMA_Abort+0x478>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d009      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a1a      	ldr	r2, [pc, #104]	@ (8008970 <HAL_DMA_Abort+0x47c>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d004      	beq.n	8008916 <HAL_DMA_Abort+0x422>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a18      	ldr	r2, [pc, #96]	@ (8008974 <HAL_DMA_Abort+0x480>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d101      	bne.n	800891a <HAL_DMA_Abort+0x426>
 8008916:	2301      	movs	r3, #1
 8008918:	e000      	b.n	800891c <HAL_DMA_Abort+0x428>
 800891a:	2300      	movs	r3, #0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d02b      	beq.n	8008978 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008924:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800892a:	f003 031f 	and.w	r3, r3, #31
 800892e:	223f      	movs	r2, #63	@ 0x3f
 8008930:	409a      	lsls	r2, r3
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	609a      	str	r2, [r3, #8]
 8008936:	e02a      	b.n	800898e <HAL_DMA_Abort+0x49a>
 8008938:	40020010 	.word	0x40020010
 800893c:	40020028 	.word	0x40020028
 8008940:	40020040 	.word	0x40020040
 8008944:	40020058 	.word	0x40020058
 8008948:	40020070 	.word	0x40020070
 800894c:	40020088 	.word	0x40020088
 8008950:	400200a0 	.word	0x400200a0
 8008954:	400200b8 	.word	0x400200b8
 8008958:	40020410 	.word	0x40020410
 800895c:	40020428 	.word	0x40020428
 8008960:	40020440 	.word	0x40020440
 8008964:	40020458 	.word	0x40020458
 8008968:	40020470 	.word	0x40020470
 800896c:	40020488 	.word	0x40020488
 8008970:	400204a0 	.word	0x400204a0
 8008974:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800897c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008982:	f003 031f 	and.w	r3, r3, #31
 8008986:	2201      	movs	r2, #1
 8008988:	409a      	lsls	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a4f      	ldr	r2, [pc, #316]	@ (8008ad0 <HAL_DMA_Abort+0x5dc>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d072      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a4d      	ldr	r2, [pc, #308]	@ (8008ad4 <HAL_DMA_Abort+0x5e0>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d06d      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a4c      	ldr	r2, [pc, #304]	@ (8008ad8 <HAL_DMA_Abort+0x5e4>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d068      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a4a      	ldr	r2, [pc, #296]	@ (8008adc <HAL_DMA_Abort+0x5e8>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d063      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a49      	ldr	r2, [pc, #292]	@ (8008ae0 <HAL_DMA_Abort+0x5ec>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d05e      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	4a47      	ldr	r2, [pc, #284]	@ (8008ae4 <HAL_DMA_Abort+0x5f0>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d059      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a46      	ldr	r2, [pc, #280]	@ (8008ae8 <HAL_DMA_Abort+0x5f4>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d054      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a44      	ldr	r2, [pc, #272]	@ (8008aec <HAL_DMA_Abort+0x5f8>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d04f      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a43      	ldr	r2, [pc, #268]	@ (8008af0 <HAL_DMA_Abort+0x5fc>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d04a      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a41      	ldr	r2, [pc, #260]	@ (8008af4 <HAL_DMA_Abort+0x600>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d045      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a40      	ldr	r2, [pc, #256]	@ (8008af8 <HAL_DMA_Abort+0x604>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d040      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a3e      	ldr	r2, [pc, #248]	@ (8008afc <HAL_DMA_Abort+0x608>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d03b      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a3d      	ldr	r2, [pc, #244]	@ (8008b00 <HAL_DMA_Abort+0x60c>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d036      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a3b      	ldr	r2, [pc, #236]	@ (8008b04 <HAL_DMA_Abort+0x610>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d031      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	4a3a      	ldr	r2, [pc, #232]	@ (8008b08 <HAL_DMA_Abort+0x614>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d02c      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a38      	ldr	r2, [pc, #224]	@ (8008b0c <HAL_DMA_Abort+0x618>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d027      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a37      	ldr	r2, [pc, #220]	@ (8008b10 <HAL_DMA_Abort+0x61c>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d022      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a35      	ldr	r2, [pc, #212]	@ (8008b14 <HAL_DMA_Abort+0x620>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d01d      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a34      	ldr	r2, [pc, #208]	@ (8008b18 <HAL_DMA_Abort+0x624>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d018      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a32      	ldr	r2, [pc, #200]	@ (8008b1c <HAL_DMA_Abort+0x628>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d013      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a31      	ldr	r2, [pc, #196]	@ (8008b20 <HAL_DMA_Abort+0x62c>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d00e      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a2f      	ldr	r2, [pc, #188]	@ (8008b24 <HAL_DMA_Abort+0x630>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d009      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a2e      	ldr	r2, [pc, #184]	@ (8008b28 <HAL_DMA_Abort+0x634>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d004      	beq.n	8008a7e <HAL_DMA_Abort+0x58a>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a2c      	ldr	r2, [pc, #176]	@ (8008b2c <HAL_DMA_Abort+0x638>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d101      	bne.n	8008a82 <HAL_DMA_Abort+0x58e>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e000      	b.n	8008a84 <HAL_DMA_Abort+0x590>
 8008a82:	2300      	movs	r3, #0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d015      	beq.n	8008ab4 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a8c:	687a      	ldr	r2, [r7, #4]
 8008a8e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008a90:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00c      	beq.n	8008ab4 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aa4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008aa8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008ab2:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008ac4:	2300      	movs	r3, #0
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3718      	adds	r7, #24
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	40020010 	.word	0x40020010
 8008ad4:	40020028 	.word	0x40020028
 8008ad8:	40020040 	.word	0x40020040
 8008adc:	40020058 	.word	0x40020058
 8008ae0:	40020070 	.word	0x40020070
 8008ae4:	40020088 	.word	0x40020088
 8008ae8:	400200a0 	.word	0x400200a0
 8008aec:	400200b8 	.word	0x400200b8
 8008af0:	40020410 	.word	0x40020410
 8008af4:	40020428 	.word	0x40020428
 8008af8:	40020440 	.word	0x40020440
 8008afc:	40020458 	.word	0x40020458
 8008b00:	40020470 	.word	0x40020470
 8008b04:	40020488 	.word	0x40020488
 8008b08:	400204a0 	.word	0x400204a0
 8008b0c:	400204b8 	.word	0x400204b8
 8008b10:	58025408 	.word	0x58025408
 8008b14:	5802541c 	.word	0x5802541c
 8008b18:	58025430 	.word	0x58025430
 8008b1c:	58025444 	.word	0x58025444
 8008b20:	58025458 	.word	0x58025458
 8008b24:	5802546c 	.word	0x5802546c
 8008b28:	58025480 	.word	0x58025480
 8008b2c:	58025494 	.word	0x58025494

08008b30 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d101      	bne.n	8008b42 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e237      	b.n	8008fb2 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d004      	beq.n	8008b58 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2280      	movs	r2, #128	@ 0x80
 8008b52:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008b54:	2301      	movs	r3, #1
 8008b56:	e22c      	b.n	8008fb2 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a5c      	ldr	r2, [pc, #368]	@ (8008cd0 <HAL_DMA_Abort_IT+0x1a0>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d04a      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a5b      	ldr	r2, [pc, #364]	@ (8008cd4 <HAL_DMA_Abort_IT+0x1a4>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d045      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a59      	ldr	r2, [pc, #356]	@ (8008cd8 <HAL_DMA_Abort_IT+0x1a8>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d040      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a58      	ldr	r2, [pc, #352]	@ (8008cdc <HAL_DMA_Abort_IT+0x1ac>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d03b      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a56      	ldr	r2, [pc, #344]	@ (8008ce0 <HAL_DMA_Abort_IT+0x1b0>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d036      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	4a55      	ldr	r2, [pc, #340]	@ (8008ce4 <HAL_DMA_Abort_IT+0x1b4>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d031      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a53      	ldr	r2, [pc, #332]	@ (8008ce8 <HAL_DMA_Abort_IT+0x1b8>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d02c      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4a52      	ldr	r2, [pc, #328]	@ (8008cec <HAL_DMA_Abort_IT+0x1bc>)
 8008ba4:	4293      	cmp	r3, r2
 8008ba6:	d027      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a50      	ldr	r2, [pc, #320]	@ (8008cf0 <HAL_DMA_Abort_IT+0x1c0>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d022      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a4f      	ldr	r2, [pc, #316]	@ (8008cf4 <HAL_DMA_Abort_IT+0x1c4>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d01d      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	4a4d      	ldr	r2, [pc, #308]	@ (8008cf8 <HAL_DMA_Abort_IT+0x1c8>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d018      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a4c      	ldr	r2, [pc, #304]	@ (8008cfc <HAL_DMA_Abort_IT+0x1cc>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d013      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a4a      	ldr	r2, [pc, #296]	@ (8008d00 <HAL_DMA_Abort_IT+0x1d0>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d00e      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a49      	ldr	r2, [pc, #292]	@ (8008d04 <HAL_DMA_Abort_IT+0x1d4>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d009      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a47      	ldr	r2, [pc, #284]	@ (8008d08 <HAL_DMA_Abort_IT+0x1d8>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d004      	beq.n	8008bf8 <HAL_DMA_Abort_IT+0xc8>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a46      	ldr	r2, [pc, #280]	@ (8008d0c <HAL_DMA_Abort_IT+0x1dc>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d101      	bne.n	8008bfc <HAL_DMA_Abort_IT+0xcc>
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e000      	b.n	8008bfe <HAL_DMA_Abort_IT+0xce>
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	f000 8086 	beq.w	8008d10 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2204      	movs	r2, #4
 8008c08:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a2f      	ldr	r2, [pc, #188]	@ (8008cd0 <HAL_DMA_Abort_IT+0x1a0>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d04a      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a2e      	ldr	r2, [pc, #184]	@ (8008cd4 <HAL_DMA_Abort_IT+0x1a4>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d045      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a2c      	ldr	r2, [pc, #176]	@ (8008cd8 <HAL_DMA_Abort_IT+0x1a8>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d040      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a2b      	ldr	r2, [pc, #172]	@ (8008cdc <HAL_DMA_Abort_IT+0x1ac>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d03b      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a29      	ldr	r2, [pc, #164]	@ (8008ce0 <HAL_DMA_Abort_IT+0x1b0>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d036      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a28      	ldr	r2, [pc, #160]	@ (8008ce4 <HAL_DMA_Abort_IT+0x1b4>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d031      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a26      	ldr	r2, [pc, #152]	@ (8008ce8 <HAL_DMA_Abort_IT+0x1b8>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d02c      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a25      	ldr	r2, [pc, #148]	@ (8008cec <HAL_DMA_Abort_IT+0x1bc>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d027      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a23      	ldr	r2, [pc, #140]	@ (8008cf0 <HAL_DMA_Abort_IT+0x1c0>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d022      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a22      	ldr	r2, [pc, #136]	@ (8008cf4 <HAL_DMA_Abort_IT+0x1c4>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d01d      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a20      	ldr	r2, [pc, #128]	@ (8008cf8 <HAL_DMA_Abort_IT+0x1c8>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d018      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a1f      	ldr	r2, [pc, #124]	@ (8008cfc <HAL_DMA_Abort_IT+0x1cc>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d013      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a1d      	ldr	r2, [pc, #116]	@ (8008d00 <HAL_DMA_Abort_IT+0x1d0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d00e      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a1c      	ldr	r2, [pc, #112]	@ (8008d04 <HAL_DMA_Abort_IT+0x1d4>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d009      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8008d08 <HAL_DMA_Abort_IT+0x1d8>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d004      	beq.n	8008cac <HAL_DMA_Abort_IT+0x17c>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a19      	ldr	r2, [pc, #100]	@ (8008d0c <HAL_DMA_Abort_IT+0x1dc>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d108      	bne.n	8008cbe <HAL_DMA_Abort_IT+0x18e>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	681a      	ldr	r2, [r3, #0]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f022 0201 	bic.w	r2, r2, #1
 8008cba:	601a      	str	r2, [r3, #0]
 8008cbc:	e178      	b.n	8008fb0 <HAL_DMA_Abort_IT+0x480>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f022 0201 	bic.w	r2, r2, #1
 8008ccc:	601a      	str	r2, [r3, #0]
 8008cce:	e16f      	b.n	8008fb0 <HAL_DMA_Abort_IT+0x480>
 8008cd0:	40020010 	.word	0x40020010
 8008cd4:	40020028 	.word	0x40020028
 8008cd8:	40020040 	.word	0x40020040
 8008cdc:	40020058 	.word	0x40020058
 8008ce0:	40020070 	.word	0x40020070
 8008ce4:	40020088 	.word	0x40020088
 8008ce8:	400200a0 	.word	0x400200a0
 8008cec:	400200b8 	.word	0x400200b8
 8008cf0:	40020410 	.word	0x40020410
 8008cf4:	40020428 	.word	0x40020428
 8008cf8:	40020440 	.word	0x40020440
 8008cfc:	40020458 	.word	0x40020458
 8008d00:	40020470 	.word	0x40020470
 8008d04:	40020488 	.word	0x40020488
 8008d08:	400204a0 	.word	0x400204a0
 8008d0c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	681a      	ldr	r2, [r3, #0]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f022 020e 	bic.w	r2, r2, #14
 8008d1e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a6c      	ldr	r2, [pc, #432]	@ (8008ed8 <HAL_DMA_Abort_IT+0x3a8>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d04a      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a6b      	ldr	r2, [pc, #428]	@ (8008edc <HAL_DMA_Abort_IT+0x3ac>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d045      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a69      	ldr	r2, [pc, #420]	@ (8008ee0 <HAL_DMA_Abort_IT+0x3b0>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d040      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a68      	ldr	r2, [pc, #416]	@ (8008ee4 <HAL_DMA_Abort_IT+0x3b4>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d03b      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a66      	ldr	r2, [pc, #408]	@ (8008ee8 <HAL_DMA_Abort_IT+0x3b8>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d036      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a65      	ldr	r2, [pc, #404]	@ (8008eec <HAL_DMA_Abort_IT+0x3bc>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d031      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a63      	ldr	r2, [pc, #396]	@ (8008ef0 <HAL_DMA_Abort_IT+0x3c0>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d02c      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a62      	ldr	r2, [pc, #392]	@ (8008ef4 <HAL_DMA_Abort_IT+0x3c4>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d027      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a60      	ldr	r2, [pc, #384]	@ (8008ef8 <HAL_DMA_Abort_IT+0x3c8>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d022      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a5f      	ldr	r2, [pc, #380]	@ (8008efc <HAL_DMA_Abort_IT+0x3cc>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d01d      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a5d      	ldr	r2, [pc, #372]	@ (8008f00 <HAL_DMA_Abort_IT+0x3d0>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d018      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a5c      	ldr	r2, [pc, #368]	@ (8008f04 <HAL_DMA_Abort_IT+0x3d4>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d013      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a5a      	ldr	r2, [pc, #360]	@ (8008f08 <HAL_DMA_Abort_IT+0x3d8>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d00e      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a59      	ldr	r2, [pc, #356]	@ (8008f0c <HAL_DMA_Abort_IT+0x3dc>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d009      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a57      	ldr	r2, [pc, #348]	@ (8008f10 <HAL_DMA_Abort_IT+0x3e0>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d004      	beq.n	8008dc0 <HAL_DMA_Abort_IT+0x290>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a56      	ldr	r2, [pc, #344]	@ (8008f14 <HAL_DMA_Abort_IT+0x3e4>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d108      	bne.n	8008dd2 <HAL_DMA_Abort_IT+0x2a2>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f022 0201 	bic.w	r2, r2, #1
 8008dce:	601a      	str	r2, [r3, #0]
 8008dd0:	e007      	b.n	8008de2 <HAL_DMA_Abort_IT+0x2b2>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f022 0201 	bic.w	r2, r2, #1
 8008de0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a3c      	ldr	r2, [pc, #240]	@ (8008ed8 <HAL_DMA_Abort_IT+0x3a8>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d072      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a3a      	ldr	r2, [pc, #232]	@ (8008edc <HAL_DMA_Abort_IT+0x3ac>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d06d      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a39      	ldr	r2, [pc, #228]	@ (8008ee0 <HAL_DMA_Abort_IT+0x3b0>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d068      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a37      	ldr	r2, [pc, #220]	@ (8008ee4 <HAL_DMA_Abort_IT+0x3b4>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d063      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a36      	ldr	r2, [pc, #216]	@ (8008ee8 <HAL_DMA_Abort_IT+0x3b8>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d05e      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a34      	ldr	r2, [pc, #208]	@ (8008eec <HAL_DMA_Abort_IT+0x3bc>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d059      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a33      	ldr	r2, [pc, #204]	@ (8008ef0 <HAL_DMA_Abort_IT+0x3c0>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d054      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a31      	ldr	r2, [pc, #196]	@ (8008ef4 <HAL_DMA_Abort_IT+0x3c4>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d04f      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a30      	ldr	r2, [pc, #192]	@ (8008ef8 <HAL_DMA_Abort_IT+0x3c8>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d04a      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a2e      	ldr	r2, [pc, #184]	@ (8008efc <HAL_DMA_Abort_IT+0x3cc>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d045      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a2d      	ldr	r2, [pc, #180]	@ (8008f00 <HAL_DMA_Abort_IT+0x3d0>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d040      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a2b      	ldr	r2, [pc, #172]	@ (8008f04 <HAL_DMA_Abort_IT+0x3d4>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d03b      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8008f08 <HAL_DMA_Abort_IT+0x3d8>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d036      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a28      	ldr	r2, [pc, #160]	@ (8008f0c <HAL_DMA_Abort_IT+0x3dc>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d031      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a27      	ldr	r2, [pc, #156]	@ (8008f10 <HAL_DMA_Abort_IT+0x3e0>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d02c      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a25      	ldr	r2, [pc, #148]	@ (8008f14 <HAL_DMA_Abort_IT+0x3e4>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d027      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a24      	ldr	r2, [pc, #144]	@ (8008f18 <HAL_DMA_Abort_IT+0x3e8>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d022      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a22      	ldr	r2, [pc, #136]	@ (8008f1c <HAL_DMA_Abort_IT+0x3ec>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d01d      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a21      	ldr	r2, [pc, #132]	@ (8008f20 <HAL_DMA_Abort_IT+0x3f0>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d018      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8008f24 <HAL_DMA_Abort_IT+0x3f4>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d013      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a1e      	ldr	r2, [pc, #120]	@ (8008f28 <HAL_DMA_Abort_IT+0x3f8>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d00e      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a1c      	ldr	r2, [pc, #112]	@ (8008f2c <HAL_DMA_Abort_IT+0x3fc>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d009      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8008f30 <HAL_DMA_Abort_IT+0x400>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d004      	beq.n	8008ed2 <HAL_DMA_Abort_IT+0x3a2>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a19      	ldr	r2, [pc, #100]	@ (8008f34 <HAL_DMA_Abort_IT+0x404>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d132      	bne.n	8008f38 <HAL_DMA_Abort_IT+0x408>
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e031      	b.n	8008f3a <HAL_DMA_Abort_IT+0x40a>
 8008ed6:	bf00      	nop
 8008ed8:	40020010 	.word	0x40020010
 8008edc:	40020028 	.word	0x40020028
 8008ee0:	40020040 	.word	0x40020040
 8008ee4:	40020058 	.word	0x40020058
 8008ee8:	40020070 	.word	0x40020070
 8008eec:	40020088 	.word	0x40020088
 8008ef0:	400200a0 	.word	0x400200a0
 8008ef4:	400200b8 	.word	0x400200b8
 8008ef8:	40020410 	.word	0x40020410
 8008efc:	40020428 	.word	0x40020428
 8008f00:	40020440 	.word	0x40020440
 8008f04:	40020458 	.word	0x40020458
 8008f08:	40020470 	.word	0x40020470
 8008f0c:	40020488 	.word	0x40020488
 8008f10:	400204a0 	.word	0x400204a0
 8008f14:	400204b8 	.word	0x400204b8
 8008f18:	58025408 	.word	0x58025408
 8008f1c:	5802541c 	.word	0x5802541c
 8008f20:	58025430 	.word	0x58025430
 8008f24:	58025444 	.word	0x58025444
 8008f28:	58025458 	.word	0x58025458
 8008f2c:	5802546c 	.word	0x5802546c
 8008f30:	58025480 	.word	0x58025480
 8008f34:	58025494 	.word	0x58025494
 8008f38:	2300      	movs	r3, #0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d028      	beq.n	8008f90 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f4c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f52:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f58:	f003 031f 	and.w	r3, r3, #31
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	409a      	lsls	r2, r3
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f68:	687a      	ldr	r2, [r7, #4]
 8008f6a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008f6c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00c      	beq.n	8008f90 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f84:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008f8a:	687a      	ldr	r2, [r7, #4]
 8008f8c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008f8e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d003      	beq.n	8008fb0 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3710      	adds	r7, #16
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}
 8008fba:	bf00      	nop

08008fbc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b08a      	sub	sp, #40	@ 0x28
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008fc8:	4b67      	ldr	r3, [pc, #412]	@ (8009168 <HAL_DMA_IRQHandler+0x1ac>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a67      	ldr	r2, [pc, #412]	@ (800916c <HAL_DMA_IRQHandler+0x1b0>)
 8008fce:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd2:	0a9b      	lsrs	r3, r3, #10
 8008fd4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fda:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008fe2:	6a3b      	ldr	r3, [r7, #32]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008fe8:	69fb      	ldr	r3, [r7, #28]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a5f      	ldr	r2, [pc, #380]	@ (8009170 <HAL_DMA_IRQHandler+0x1b4>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d04a      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a5d      	ldr	r2, [pc, #372]	@ (8009174 <HAL_DMA_IRQHandler+0x1b8>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d045      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a5c      	ldr	r2, [pc, #368]	@ (8009178 <HAL_DMA_IRQHandler+0x1bc>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d040      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a5a      	ldr	r2, [pc, #360]	@ (800917c <HAL_DMA_IRQHandler+0x1c0>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d03b      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a59      	ldr	r2, [pc, #356]	@ (8009180 <HAL_DMA_IRQHandler+0x1c4>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d036      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a57      	ldr	r2, [pc, #348]	@ (8009184 <HAL_DMA_IRQHandler+0x1c8>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d031      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a56      	ldr	r2, [pc, #344]	@ (8009188 <HAL_DMA_IRQHandler+0x1cc>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d02c      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a54      	ldr	r2, [pc, #336]	@ (800918c <HAL_DMA_IRQHandler+0x1d0>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d027      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a53      	ldr	r2, [pc, #332]	@ (8009190 <HAL_DMA_IRQHandler+0x1d4>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d022      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a51      	ldr	r2, [pc, #324]	@ (8009194 <HAL_DMA_IRQHandler+0x1d8>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d01d      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a50      	ldr	r2, [pc, #320]	@ (8009198 <HAL_DMA_IRQHandler+0x1dc>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d018      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a4e      	ldr	r2, [pc, #312]	@ (800919c <HAL_DMA_IRQHandler+0x1e0>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d013      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a4d      	ldr	r2, [pc, #308]	@ (80091a0 <HAL_DMA_IRQHandler+0x1e4>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d00e      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a4b      	ldr	r2, [pc, #300]	@ (80091a4 <HAL_DMA_IRQHandler+0x1e8>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d009      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a4a      	ldr	r2, [pc, #296]	@ (80091a8 <HAL_DMA_IRQHandler+0x1ec>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d004      	beq.n	800908e <HAL_DMA_IRQHandler+0xd2>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a48      	ldr	r2, [pc, #288]	@ (80091ac <HAL_DMA_IRQHandler+0x1f0>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d101      	bne.n	8009092 <HAL_DMA_IRQHandler+0xd6>
 800908e:	2301      	movs	r3, #1
 8009090:	e000      	b.n	8009094 <HAL_DMA_IRQHandler+0xd8>
 8009092:	2300      	movs	r3, #0
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 842b 	beq.w	80098f0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800909e:	f003 031f 	and.w	r3, r3, #31
 80090a2:	2208      	movs	r2, #8
 80090a4:	409a      	lsls	r2, r3
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	4013      	ands	r3, r2
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 80a2 	beq.w	80091f4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a2e      	ldr	r2, [pc, #184]	@ (8009170 <HAL_DMA_IRQHandler+0x1b4>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d04a      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a2d      	ldr	r2, [pc, #180]	@ (8009174 <HAL_DMA_IRQHandler+0x1b8>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d045      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a2b      	ldr	r2, [pc, #172]	@ (8009178 <HAL_DMA_IRQHandler+0x1bc>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d040      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a2a      	ldr	r2, [pc, #168]	@ (800917c <HAL_DMA_IRQHandler+0x1c0>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d03b      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a28      	ldr	r2, [pc, #160]	@ (8009180 <HAL_DMA_IRQHandler+0x1c4>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d036      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a27      	ldr	r2, [pc, #156]	@ (8009184 <HAL_DMA_IRQHandler+0x1c8>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d031      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a25      	ldr	r2, [pc, #148]	@ (8009188 <HAL_DMA_IRQHandler+0x1cc>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d02c      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a24      	ldr	r2, [pc, #144]	@ (800918c <HAL_DMA_IRQHandler+0x1d0>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d027      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a22      	ldr	r2, [pc, #136]	@ (8009190 <HAL_DMA_IRQHandler+0x1d4>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d022      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a21      	ldr	r2, [pc, #132]	@ (8009194 <HAL_DMA_IRQHandler+0x1d8>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d01d      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a1f      	ldr	r2, [pc, #124]	@ (8009198 <HAL_DMA_IRQHandler+0x1dc>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d018      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a1e      	ldr	r2, [pc, #120]	@ (800919c <HAL_DMA_IRQHandler+0x1e0>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d013      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a1c      	ldr	r2, [pc, #112]	@ (80091a0 <HAL_DMA_IRQHandler+0x1e4>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d00e      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a1b      	ldr	r2, [pc, #108]	@ (80091a4 <HAL_DMA_IRQHandler+0x1e8>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d009      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a19      	ldr	r2, [pc, #100]	@ (80091a8 <HAL_DMA_IRQHandler+0x1ec>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d004      	beq.n	8009150 <HAL_DMA_IRQHandler+0x194>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a18      	ldr	r2, [pc, #96]	@ (80091ac <HAL_DMA_IRQHandler+0x1f0>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d12f      	bne.n	80091b0 <HAL_DMA_IRQHandler+0x1f4>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f003 0304 	and.w	r3, r3, #4
 800915a:	2b00      	cmp	r3, #0
 800915c:	bf14      	ite	ne
 800915e:	2301      	movne	r3, #1
 8009160:	2300      	moveq	r3, #0
 8009162:	b2db      	uxtb	r3, r3
 8009164:	e02e      	b.n	80091c4 <HAL_DMA_IRQHandler+0x208>
 8009166:	bf00      	nop
 8009168:	24000038 	.word	0x24000038
 800916c:	1b4e81b5 	.word	0x1b4e81b5
 8009170:	40020010 	.word	0x40020010
 8009174:	40020028 	.word	0x40020028
 8009178:	40020040 	.word	0x40020040
 800917c:	40020058 	.word	0x40020058
 8009180:	40020070 	.word	0x40020070
 8009184:	40020088 	.word	0x40020088
 8009188:	400200a0 	.word	0x400200a0
 800918c:	400200b8 	.word	0x400200b8
 8009190:	40020410 	.word	0x40020410
 8009194:	40020428 	.word	0x40020428
 8009198:	40020440 	.word	0x40020440
 800919c:	40020458 	.word	0x40020458
 80091a0:	40020470 	.word	0x40020470
 80091a4:	40020488 	.word	0x40020488
 80091a8:	400204a0 	.word	0x400204a0
 80091ac:	400204b8 	.word	0x400204b8
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f003 0308 	and.w	r3, r3, #8
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	bf14      	ite	ne
 80091be:	2301      	movne	r3, #1
 80091c0:	2300      	moveq	r3, #0
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d015      	beq.n	80091f4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f022 0204 	bic.w	r2, r2, #4
 80091d6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091dc:	f003 031f 	and.w	r3, r3, #31
 80091e0:	2208      	movs	r2, #8
 80091e2:	409a      	lsls	r2, r3
 80091e4:	6a3b      	ldr	r3, [r7, #32]
 80091e6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091ec:	f043 0201 	orr.w	r2, r3, #1
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091f8:	f003 031f 	and.w	r3, r3, #31
 80091fc:	69ba      	ldr	r2, [r7, #24]
 80091fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	2b00      	cmp	r3, #0
 8009208:	d06e      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	4a69      	ldr	r2, [pc, #420]	@ (80093b4 <HAL_DMA_IRQHandler+0x3f8>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d04a      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	4a67      	ldr	r2, [pc, #412]	@ (80093b8 <HAL_DMA_IRQHandler+0x3fc>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d045      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	4a66      	ldr	r2, [pc, #408]	@ (80093bc <HAL_DMA_IRQHandler+0x400>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d040      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4a64      	ldr	r2, [pc, #400]	@ (80093c0 <HAL_DMA_IRQHandler+0x404>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d03b      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a63      	ldr	r2, [pc, #396]	@ (80093c4 <HAL_DMA_IRQHandler+0x408>)
 8009238:	4293      	cmp	r3, r2
 800923a:	d036      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	4a61      	ldr	r2, [pc, #388]	@ (80093c8 <HAL_DMA_IRQHandler+0x40c>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d031      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	4a60      	ldr	r2, [pc, #384]	@ (80093cc <HAL_DMA_IRQHandler+0x410>)
 800924c:	4293      	cmp	r3, r2
 800924e:	d02c      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a5e      	ldr	r2, [pc, #376]	@ (80093d0 <HAL_DMA_IRQHandler+0x414>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d027      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a5d      	ldr	r2, [pc, #372]	@ (80093d4 <HAL_DMA_IRQHandler+0x418>)
 8009260:	4293      	cmp	r3, r2
 8009262:	d022      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a5b      	ldr	r2, [pc, #364]	@ (80093d8 <HAL_DMA_IRQHandler+0x41c>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d01d      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4a5a      	ldr	r2, [pc, #360]	@ (80093dc <HAL_DMA_IRQHandler+0x420>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d018      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	4a58      	ldr	r2, [pc, #352]	@ (80093e0 <HAL_DMA_IRQHandler+0x424>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d013      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4a57      	ldr	r2, [pc, #348]	@ (80093e4 <HAL_DMA_IRQHandler+0x428>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d00e      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a55      	ldr	r2, [pc, #340]	@ (80093e8 <HAL_DMA_IRQHandler+0x42c>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d009      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a54      	ldr	r2, [pc, #336]	@ (80093ec <HAL_DMA_IRQHandler+0x430>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d004      	beq.n	80092aa <HAL_DMA_IRQHandler+0x2ee>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a52      	ldr	r2, [pc, #328]	@ (80093f0 <HAL_DMA_IRQHandler+0x434>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d10a      	bne.n	80092c0 <HAL_DMA_IRQHandler+0x304>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	695b      	ldr	r3, [r3, #20]
 80092b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	bf14      	ite	ne
 80092b8:	2301      	movne	r3, #1
 80092ba:	2300      	moveq	r3, #0
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	e003      	b.n	80092c8 <HAL_DMA_IRQHandler+0x30c>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	2300      	movs	r3, #0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00d      	beq.n	80092e8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092d0:	f003 031f 	and.w	r3, r3, #31
 80092d4:	2201      	movs	r2, #1
 80092d6:	409a      	lsls	r2, r3
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e0:	f043 0202 	orr.w	r2, r3, #2
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80092ec:	f003 031f 	and.w	r3, r3, #31
 80092f0:	2204      	movs	r2, #4
 80092f2:	409a      	lsls	r2, r3
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	4013      	ands	r3, r2
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	f000 808f 	beq.w	800941c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	4a2c      	ldr	r2, [pc, #176]	@ (80093b4 <HAL_DMA_IRQHandler+0x3f8>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d04a      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a2a      	ldr	r2, [pc, #168]	@ (80093b8 <HAL_DMA_IRQHandler+0x3fc>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d045      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a29      	ldr	r2, [pc, #164]	@ (80093bc <HAL_DMA_IRQHandler+0x400>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d040      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	4a27      	ldr	r2, [pc, #156]	@ (80093c0 <HAL_DMA_IRQHandler+0x404>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d03b      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a26      	ldr	r2, [pc, #152]	@ (80093c4 <HAL_DMA_IRQHandler+0x408>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d036      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a24      	ldr	r2, [pc, #144]	@ (80093c8 <HAL_DMA_IRQHandler+0x40c>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d031      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a23      	ldr	r2, [pc, #140]	@ (80093cc <HAL_DMA_IRQHandler+0x410>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d02c      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a21      	ldr	r2, [pc, #132]	@ (80093d0 <HAL_DMA_IRQHandler+0x414>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d027      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a20      	ldr	r2, [pc, #128]	@ (80093d4 <HAL_DMA_IRQHandler+0x418>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d022      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a1e      	ldr	r2, [pc, #120]	@ (80093d8 <HAL_DMA_IRQHandler+0x41c>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d01d      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a1d      	ldr	r2, [pc, #116]	@ (80093dc <HAL_DMA_IRQHandler+0x420>)
 8009368:	4293      	cmp	r3, r2
 800936a:	d018      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a1b      	ldr	r2, [pc, #108]	@ (80093e0 <HAL_DMA_IRQHandler+0x424>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d013      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	4a1a      	ldr	r2, [pc, #104]	@ (80093e4 <HAL_DMA_IRQHandler+0x428>)
 800937c:	4293      	cmp	r3, r2
 800937e:	d00e      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a18      	ldr	r2, [pc, #96]	@ (80093e8 <HAL_DMA_IRQHandler+0x42c>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d009      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a17      	ldr	r2, [pc, #92]	@ (80093ec <HAL_DMA_IRQHandler+0x430>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d004      	beq.n	800939e <HAL_DMA_IRQHandler+0x3e2>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a15      	ldr	r2, [pc, #84]	@ (80093f0 <HAL_DMA_IRQHandler+0x434>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d12a      	bne.n	80093f4 <HAL_DMA_IRQHandler+0x438>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	bf14      	ite	ne
 80093ac:	2301      	movne	r3, #1
 80093ae:	2300      	moveq	r3, #0
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	e023      	b.n	80093fc <HAL_DMA_IRQHandler+0x440>
 80093b4:	40020010 	.word	0x40020010
 80093b8:	40020028 	.word	0x40020028
 80093bc:	40020040 	.word	0x40020040
 80093c0:	40020058 	.word	0x40020058
 80093c4:	40020070 	.word	0x40020070
 80093c8:	40020088 	.word	0x40020088
 80093cc:	400200a0 	.word	0x400200a0
 80093d0:	400200b8 	.word	0x400200b8
 80093d4:	40020410 	.word	0x40020410
 80093d8:	40020428 	.word	0x40020428
 80093dc:	40020440 	.word	0x40020440
 80093e0:	40020458 	.word	0x40020458
 80093e4:	40020470 	.word	0x40020470
 80093e8:	40020488 	.word	0x40020488
 80093ec:	400204a0 	.word	0x400204a0
 80093f0:	400204b8 	.word	0x400204b8
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2300      	movs	r3, #0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00d      	beq.n	800941c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009404:	f003 031f 	and.w	r3, r3, #31
 8009408:	2204      	movs	r2, #4
 800940a:	409a      	lsls	r2, r3
 800940c:	6a3b      	ldr	r3, [r7, #32]
 800940e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009414:	f043 0204 	orr.w	r2, r3, #4
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009420:	f003 031f 	and.w	r3, r3, #31
 8009424:	2210      	movs	r2, #16
 8009426:	409a      	lsls	r2, r3
 8009428:	69bb      	ldr	r3, [r7, #24]
 800942a:	4013      	ands	r3, r2
 800942c:	2b00      	cmp	r3, #0
 800942e:	f000 80a6 	beq.w	800957e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a85      	ldr	r2, [pc, #532]	@ (800964c <HAL_DMA_IRQHandler+0x690>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d04a      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a83      	ldr	r2, [pc, #524]	@ (8009650 <HAL_DMA_IRQHandler+0x694>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d045      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a82      	ldr	r2, [pc, #520]	@ (8009654 <HAL_DMA_IRQHandler+0x698>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d040      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a80      	ldr	r2, [pc, #512]	@ (8009658 <HAL_DMA_IRQHandler+0x69c>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d03b      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a7f      	ldr	r2, [pc, #508]	@ (800965c <HAL_DMA_IRQHandler+0x6a0>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d036      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a7d      	ldr	r2, [pc, #500]	@ (8009660 <HAL_DMA_IRQHandler+0x6a4>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d031      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a7c      	ldr	r2, [pc, #496]	@ (8009664 <HAL_DMA_IRQHandler+0x6a8>)
 8009474:	4293      	cmp	r3, r2
 8009476:	d02c      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a7a      	ldr	r2, [pc, #488]	@ (8009668 <HAL_DMA_IRQHandler+0x6ac>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d027      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a79      	ldr	r2, [pc, #484]	@ (800966c <HAL_DMA_IRQHandler+0x6b0>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d022      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a77      	ldr	r2, [pc, #476]	@ (8009670 <HAL_DMA_IRQHandler+0x6b4>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d01d      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a76      	ldr	r2, [pc, #472]	@ (8009674 <HAL_DMA_IRQHandler+0x6b8>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d018      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a74      	ldr	r2, [pc, #464]	@ (8009678 <HAL_DMA_IRQHandler+0x6bc>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d013      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a73      	ldr	r2, [pc, #460]	@ (800967c <HAL_DMA_IRQHandler+0x6c0>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d00e      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a71      	ldr	r2, [pc, #452]	@ (8009680 <HAL_DMA_IRQHandler+0x6c4>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d009      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a70      	ldr	r2, [pc, #448]	@ (8009684 <HAL_DMA_IRQHandler+0x6c8>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d004      	beq.n	80094d2 <HAL_DMA_IRQHandler+0x516>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a6e      	ldr	r2, [pc, #440]	@ (8009688 <HAL_DMA_IRQHandler+0x6cc>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d10a      	bne.n	80094e8 <HAL_DMA_IRQHandler+0x52c>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 0308 	and.w	r3, r3, #8
 80094dc:	2b00      	cmp	r3, #0
 80094de:	bf14      	ite	ne
 80094e0:	2301      	movne	r3, #1
 80094e2:	2300      	moveq	r3, #0
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	e009      	b.n	80094fc <HAL_DMA_IRQHandler+0x540>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f003 0304 	and.w	r3, r3, #4
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	bf14      	ite	ne
 80094f6:	2301      	movne	r3, #1
 80094f8:	2300      	moveq	r3, #0
 80094fa:	b2db      	uxtb	r3, r3
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d03e      	beq.n	800957e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009504:	f003 031f 	and.w	r3, r3, #31
 8009508:	2210      	movs	r2, #16
 800950a:	409a      	lsls	r2, r3
 800950c:	6a3b      	ldr	r3, [r7, #32]
 800950e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800951a:	2b00      	cmp	r3, #0
 800951c:	d018      	beq.n	8009550 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009528:	2b00      	cmp	r3, #0
 800952a:	d108      	bne.n	800953e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009530:	2b00      	cmp	r3, #0
 8009532:	d024      	beq.n	800957e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	4798      	blx	r3
 800953c:	e01f      	b.n	800957e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009542:	2b00      	cmp	r3, #0
 8009544:	d01b      	beq.n	800957e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	4798      	blx	r3
 800954e:	e016      	b.n	800957e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800955a:	2b00      	cmp	r3, #0
 800955c:	d107      	bne.n	800956e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	681a      	ldr	r2, [r3, #0]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 0208 	bic.w	r2, r2, #8
 800956c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009572:	2b00      	cmp	r3, #0
 8009574:	d003      	beq.n	800957e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009582:	f003 031f 	and.w	r3, r3, #31
 8009586:	2220      	movs	r2, #32
 8009588:	409a      	lsls	r2, r3
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	4013      	ands	r3, r2
 800958e:	2b00      	cmp	r3, #0
 8009590:	f000 8110 	beq.w	80097b4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a2c      	ldr	r2, [pc, #176]	@ (800964c <HAL_DMA_IRQHandler+0x690>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d04a      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a2b      	ldr	r2, [pc, #172]	@ (8009650 <HAL_DMA_IRQHandler+0x694>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d045      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	4a29      	ldr	r2, [pc, #164]	@ (8009654 <HAL_DMA_IRQHandler+0x698>)
 80095ae:	4293      	cmp	r3, r2
 80095b0:	d040      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	4a28      	ldr	r2, [pc, #160]	@ (8009658 <HAL_DMA_IRQHandler+0x69c>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d03b      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a26      	ldr	r2, [pc, #152]	@ (800965c <HAL_DMA_IRQHandler+0x6a0>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d036      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	4a25      	ldr	r2, [pc, #148]	@ (8009660 <HAL_DMA_IRQHandler+0x6a4>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d031      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	4a23      	ldr	r2, [pc, #140]	@ (8009664 <HAL_DMA_IRQHandler+0x6a8>)
 80095d6:	4293      	cmp	r3, r2
 80095d8:	d02c      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	4a22      	ldr	r2, [pc, #136]	@ (8009668 <HAL_DMA_IRQHandler+0x6ac>)
 80095e0:	4293      	cmp	r3, r2
 80095e2:	d027      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	4a20      	ldr	r2, [pc, #128]	@ (800966c <HAL_DMA_IRQHandler+0x6b0>)
 80095ea:	4293      	cmp	r3, r2
 80095ec:	d022      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	4a1f      	ldr	r2, [pc, #124]	@ (8009670 <HAL_DMA_IRQHandler+0x6b4>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d01d      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	4a1d      	ldr	r2, [pc, #116]	@ (8009674 <HAL_DMA_IRQHandler+0x6b8>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d018      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a1c      	ldr	r2, [pc, #112]	@ (8009678 <HAL_DMA_IRQHandler+0x6bc>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d013      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a1a      	ldr	r2, [pc, #104]	@ (800967c <HAL_DMA_IRQHandler+0x6c0>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d00e      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4a19      	ldr	r2, [pc, #100]	@ (8009680 <HAL_DMA_IRQHandler+0x6c4>)
 800961c:	4293      	cmp	r3, r2
 800961e:	d009      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a17      	ldr	r2, [pc, #92]	@ (8009684 <HAL_DMA_IRQHandler+0x6c8>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d004      	beq.n	8009634 <HAL_DMA_IRQHandler+0x678>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a16      	ldr	r2, [pc, #88]	@ (8009688 <HAL_DMA_IRQHandler+0x6cc>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d12b      	bne.n	800968c <HAL_DMA_IRQHandler+0x6d0>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0310 	and.w	r3, r3, #16
 800963e:	2b00      	cmp	r3, #0
 8009640:	bf14      	ite	ne
 8009642:	2301      	movne	r3, #1
 8009644:	2300      	moveq	r3, #0
 8009646:	b2db      	uxtb	r3, r3
 8009648:	e02a      	b.n	80096a0 <HAL_DMA_IRQHandler+0x6e4>
 800964a:	bf00      	nop
 800964c:	40020010 	.word	0x40020010
 8009650:	40020028 	.word	0x40020028
 8009654:	40020040 	.word	0x40020040
 8009658:	40020058 	.word	0x40020058
 800965c:	40020070 	.word	0x40020070
 8009660:	40020088 	.word	0x40020088
 8009664:	400200a0 	.word	0x400200a0
 8009668:	400200b8 	.word	0x400200b8
 800966c:	40020410 	.word	0x40020410
 8009670:	40020428 	.word	0x40020428
 8009674:	40020440 	.word	0x40020440
 8009678:	40020458 	.word	0x40020458
 800967c:	40020470 	.word	0x40020470
 8009680:	40020488 	.word	0x40020488
 8009684:	400204a0 	.word	0x400204a0
 8009688:	400204b8 	.word	0x400204b8
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0302 	and.w	r3, r3, #2
 8009696:	2b00      	cmp	r3, #0
 8009698:	bf14      	ite	ne
 800969a:	2301      	movne	r3, #1
 800969c:	2300      	moveq	r3, #0
 800969e:	b2db      	uxtb	r3, r3
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 8087 	beq.w	80097b4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80096aa:	f003 031f 	and.w	r3, r3, #31
 80096ae:	2220      	movs	r2, #32
 80096b0:	409a      	lsls	r2, r3
 80096b2:	6a3b      	ldr	r3, [r7, #32]
 80096b4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d139      	bne.n	8009736 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f022 0216 	bic.w	r2, r2, #22
 80096d0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	695a      	ldr	r2, [r3, #20]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80096e0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d103      	bne.n	80096f2 <HAL_DMA_IRQHandler+0x736>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d007      	beq.n	8009702 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	681a      	ldr	r2, [r3, #0]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f022 0208 	bic.w	r2, r2, #8
 8009700:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009706:	f003 031f 	and.w	r3, r3, #31
 800970a:	223f      	movs	r2, #63	@ 0x3f
 800970c:	409a      	lsls	r2, r3
 800970e:	6a3b      	ldr	r3, [r7, #32]
 8009710:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2201      	movs	r2, #1
 8009716:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2200      	movs	r2, #0
 800971e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009726:	2b00      	cmp	r3, #0
 8009728:	f000 834a 	beq.w	8009dc0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	4798      	blx	r3
          }
          return;
 8009734:	e344      	b.n	8009dc0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009740:	2b00      	cmp	r3, #0
 8009742:	d018      	beq.n	8009776 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800974e:	2b00      	cmp	r3, #0
 8009750:	d108      	bne.n	8009764 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009756:	2b00      	cmp	r3, #0
 8009758:	d02c      	beq.n	80097b4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	4798      	blx	r3
 8009762:	e027      	b.n	80097b4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009768:	2b00      	cmp	r3, #0
 800976a:	d023      	beq.n	80097b4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	4798      	blx	r3
 8009774:	e01e      	b.n	80097b4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10f      	bne.n	80097a4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f022 0210 	bic.w	r2, r2, #16
 8009792:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2201      	movs	r2, #1
 8009798:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2200      	movs	r2, #0
 80097a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d003      	beq.n	80097b4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097b0:	6878      	ldr	r0, [r7, #4]
 80097b2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f000 8306 	beq.w	8009dca <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097c2:	f003 0301 	and.w	r3, r3, #1
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	f000 8088 	beq.w	80098dc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2204      	movs	r2, #4
 80097d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a7a      	ldr	r2, [pc, #488]	@ (80099c4 <HAL_DMA_IRQHandler+0xa08>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d04a      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a79      	ldr	r2, [pc, #484]	@ (80099c8 <HAL_DMA_IRQHandler+0xa0c>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d045      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a77      	ldr	r2, [pc, #476]	@ (80099cc <HAL_DMA_IRQHandler+0xa10>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d040      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a76      	ldr	r2, [pc, #472]	@ (80099d0 <HAL_DMA_IRQHandler+0xa14>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d03b      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4a74      	ldr	r2, [pc, #464]	@ (80099d4 <HAL_DMA_IRQHandler+0xa18>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d036      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a73      	ldr	r2, [pc, #460]	@ (80099d8 <HAL_DMA_IRQHandler+0xa1c>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d031      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a71      	ldr	r2, [pc, #452]	@ (80099dc <HAL_DMA_IRQHandler+0xa20>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d02c      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a70      	ldr	r2, [pc, #448]	@ (80099e0 <HAL_DMA_IRQHandler+0xa24>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d027      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a6e      	ldr	r2, [pc, #440]	@ (80099e4 <HAL_DMA_IRQHandler+0xa28>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d022      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	4a6d      	ldr	r2, [pc, #436]	@ (80099e8 <HAL_DMA_IRQHandler+0xa2c>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d01d      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4a6b      	ldr	r2, [pc, #428]	@ (80099ec <HAL_DMA_IRQHandler+0xa30>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d018      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4a6a      	ldr	r2, [pc, #424]	@ (80099f0 <HAL_DMA_IRQHandler+0xa34>)
 8009848:	4293      	cmp	r3, r2
 800984a:	d013      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a68      	ldr	r2, [pc, #416]	@ (80099f4 <HAL_DMA_IRQHandler+0xa38>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d00e      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	4a67      	ldr	r2, [pc, #412]	@ (80099f8 <HAL_DMA_IRQHandler+0xa3c>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d009      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a65      	ldr	r2, [pc, #404]	@ (80099fc <HAL_DMA_IRQHandler+0xa40>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d004      	beq.n	8009874 <HAL_DMA_IRQHandler+0x8b8>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a64      	ldr	r2, [pc, #400]	@ (8009a00 <HAL_DMA_IRQHandler+0xa44>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d108      	bne.n	8009886 <HAL_DMA_IRQHandler+0x8ca>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f022 0201 	bic.w	r2, r2, #1
 8009882:	601a      	str	r2, [r3, #0]
 8009884:	e007      	b.n	8009896 <HAL_DMA_IRQHandler+0x8da>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	681a      	ldr	r2, [r3, #0]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f022 0201 	bic.w	r2, r2, #1
 8009894:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	3301      	adds	r3, #1
 800989a:	60fb      	str	r3, [r7, #12]
 800989c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800989e:	429a      	cmp	r2, r3
 80098a0:	d307      	bcc.n	80098b2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f003 0301 	and.w	r3, r3, #1
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d1f2      	bne.n	8009896 <HAL_DMA_IRQHandler+0x8da>
 80098b0:	e000      	b.n	80098b4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80098b2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f003 0301 	and.w	r3, r3, #1
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d004      	beq.n	80098cc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2203      	movs	r2, #3
 80098c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80098ca:	e003      	b.n	80098d4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 8272 	beq.w	8009dca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	4798      	blx	r3
 80098ee:	e26c      	b.n	8009dca <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a43      	ldr	r2, [pc, #268]	@ (8009a04 <HAL_DMA_IRQHandler+0xa48>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d022      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a42      	ldr	r2, [pc, #264]	@ (8009a08 <HAL_DMA_IRQHandler+0xa4c>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d01d      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	4a40      	ldr	r2, [pc, #256]	@ (8009a0c <HAL_DMA_IRQHandler+0xa50>)
 800990a:	4293      	cmp	r3, r2
 800990c:	d018      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	4a3f      	ldr	r2, [pc, #252]	@ (8009a10 <HAL_DMA_IRQHandler+0xa54>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d013      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	4a3d      	ldr	r2, [pc, #244]	@ (8009a14 <HAL_DMA_IRQHandler+0xa58>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d00e      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4a3c      	ldr	r2, [pc, #240]	@ (8009a18 <HAL_DMA_IRQHandler+0xa5c>)
 8009928:	4293      	cmp	r3, r2
 800992a:	d009      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4a3a      	ldr	r2, [pc, #232]	@ (8009a1c <HAL_DMA_IRQHandler+0xa60>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d004      	beq.n	8009940 <HAL_DMA_IRQHandler+0x984>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4a39      	ldr	r2, [pc, #228]	@ (8009a20 <HAL_DMA_IRQHandler+0xa64>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d101      	bne.n	8009944 <HAL_DMA_IRQHandler+0x988>
 8009940:	2301      	movs	r3, #1
 8009942:	e000      	b.n	8009946 <HAL_DMA_IRQHandler+0x98a>
 8009944:	2300      	movs	r3, #0
 8009946:	2b00      	cmp	r3, #0
 8009948:	f000 823f 	beq.w	8009dca <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009958:	f003 031f 	and.w	r3, r3, #31
 800995c:	2204      	movs	r2, #4
 800995e:	409a      	lsls	r2, r3
 8009960:	697b      	ldr	r3, [r7, #20]
 8009962:	4013      	ands	r3, r2
 8009964:	2b00      	cmp	r3, #0
 8009966:	f000 80cd 	beq.w	8009b04 <HAL_DMA_IRQHandler+0xb48>
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	f003 0304 	and.w	r3, r3, #4
 8009970:	2b00      	cmp	r3, #0
 8009972:	f000 80c7 	beq.w	8009b04 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800997a:	f003 031f 	and.w	r3, r3, #31
 800997e:	2204      	movs	r2, #4
 8009980:	409a      	lsls	r2, r3
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800998c:	2b00      	cmp	r3, #0
 800998e:	d049      	beq.n	8009a24 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009996:	2b00      	cmp	r3, #0
 8009998:	d109      	bne.n	80099ae <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800999e:	2b00      	cmp	r3, #0
 80099a0:	f000 8210 	beq.w	8009dc4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80099ac:	e20a      	b.n	8009dc4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	f000 8206 	beq.w	8009dc4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80099c0:	e200      	b.n	8009dc4 <HAL_DMA_IRQHandler+0xe08>
 80099c2:	bf00      	nop
 80099c4:	40020010 	.word	0x40020010
 80099c8:	40020028 	.word	0x40020028
 80099cc:	40020040 	.word	0x40020040
 80099d0:	40020058 	.word	0x40020058
 80099d4:	40020070 	.word	0x40020070
 80099d8:	40020088 	.word	0x40020088
 80099dc:	400200a0 	.word	0x400200a0
 80099e0:	400200b8 	.word	0x400200b8
 80099e4:	40020410 	.word	0x40020410
 80099e8:	40020428 	.word	0x40020428
 80099ec:	40020440 	.word	0x40020440
 80099f0:	40020458 	.word	0x40020458
 80099f4:	40020470 	.word	0x40020470
 80099f8:	40020488 	.word	0x40020488
 80099fc:	400204a0 	.word	0x400204a0
 8009a00:	400204b8 	.word	0x400204b8
 8009a04:	58025408 	.word	0x58025408
 8009a08:	5802541c 	.word	0x5802541c
 8009a0c:	58025430 	.word	0x58025430
 8009a10:	58025444 	.word	0x58025444
 8009a14:	58025458 	.word	0x58025458
 8009a18:	5802546c 	.word	0x5802546c
 8009a1c:	58025480 	.word	0x58025480
 8009a20:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009a24:	693b      	ldr	r3, [r7, #16]
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d160      	bne.n	8009af0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a7f      	ldr	r2, [pc, #508]	@ (8009c30 <HAL_DMA_IRQHandler+0xc74>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d04a      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a7d      	ldr	r2, [pc, #500]	@ (8009c34 <HAL_DMA_IRQHandler+0xc78>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d045      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a7c      	ldr	r2, [pc, #496]	@ (8009c38 <HAL_DMA_IRQHandler+0xc7c>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d040      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a7a      	ldr	r2, [pc, #488]	@ (8009c3c <HAL_DMA_IRQHandler+0xc80>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d03b      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a79      	ldr	r2, [pc, #484]	@ (8009c40 <HAL_DMA_IRQHandler+0xc84>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d036      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a77      	ldr	r2, [pc, #476]	@ (8009c44 <HAL_DMA_IRQHandler+0xc88>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d031      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a76      	ldr	r2, [pc, #472]	@ (8009c48 <HAL_DMA_IRQHandler+0xc8c>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d02c      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a74      	ldr	r2, [pc, #464]	@ (8009c4c <HAL_DMA_IRQHandler+0xc90>)
 8009a7a:	4293      	cmp	r3, r2
 8009a7c:	d027      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	4a73      	ldr	r2, [pc, #460]	@ (8009c50 <HAL_DMA_IRQHandler+0xc94>)
 8009a84:	4293      	cmp	r3, r2
 8009a86:	d022      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a71      	ldr	r2, [pc, #452]	@ (8009c54 <HAL_DMA_IRQHandler+0xc98>)
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d01d      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a70      	ldr	r2, [pc, #448]	@ (8009c58 <HAL_DMA_IRQHandler+0xc9c>)
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d018      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a6e      	ldr	r2, [pc, #440]	@ (8009c5c <HAL_DMA_IRQHandler+0xca0>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d013      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a6d      	ldr	r2, [pc, #436]	@ (8009c60 <HAL_DMA_IRQHandler+0xca4>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d00e      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a6b      	ldr	r2, [pc, #428]	@ (8009c64 <HAL_DMA_IRQHandler+0xca8>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d009      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a6a      	ldr	r2, [pc, #424]	@ (8009c68 <HAL_DMA_IRQHandler+0xcac>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d004      	beq.n	8009ace <HAL_DMA_IRQHandler+0xb12>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a68      	ldr	r2, [pc, #416]	@ (8009c6c <HAL_DMA_IRQHandler+0xcb0>)
 8009aca:	4293      	cmp	r3, r2
 8009acc:	d108      	bne.n	8009ae0 <HAL_DMA_IRQHandler+0xb24>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	681a      	ldr	r2, [r3, #0]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f022 0208 	bic.w	r2, r2, #8
 8009adc:	601a      	str	r2, [r3, #0]
 8009ade:	e007      	b.n	8009af0 <HAL_DMA_IRQHandler+0xb34>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f022 0204 	bic.w	r2, r2, #4
 8009aee:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 8165 	beq.w	8009dc4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009b02:	e15f      	b.n	8009dc4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b08:	f003 031f 	and.w	r3, r3, #31
 8009b0c:	2202      	movs	r2, #2
 8009b0e:	409a      	lsls	r2, r3
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	4013      	ands	r3, r2
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 80c5 	beq.w	8009ca4 <HAL_DMA_IRQHandler+0xce8>
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	f003 0302 	and.w	r3, r3, #2
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	f000 80bf 	beq.w	8009ca4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b2a:	f003 031f 	and.w	r3, r3, #31
 8009b2e:	2202      	movs	r2, #2
 8009b30:	409a      	lsls	r2, r3
 8009b32:	69fb      	ldr	r3, [r7, #28]
 8009b34:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d018      	beq.n	8009b72 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d109      	bne.n	8009b5e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f000 813a 	beq.w	8009dc8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009b5c:	e134      	b.n	8009dc8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f000 8130 	beq.w	8009dc8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009b70:	e12a      	b.n	8009dc8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	f003 0320 	and.w	r3, r3, #32
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	f040 8089 	bne.w	8009c90 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	4a2b      	ldr	r2, [pc, #172]	@ (8009c30 <HAL_DMA_IRQHandler+0xc74>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d04a      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	4a29      	ldr	r2, [pc, #164]	@ (8009c34 <HAL_DMA_IRQHandler+0xc78>)
 8009b8e:	4293      	cmp	r3, r2
 8009b90:	d045      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a28      	ldr	r2, [pc, #160]	@ (8009c38 <HAL_DMA_IRQHandler+0xc7c>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d040      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	4a26      	ldr	r2, [pc, #152]	@ (8009c3c <HAL_DMA_IRQHandler+0xc80>)
 8009ba2:	4293      	cmp	r3, r2
 8009ba4:	d03b      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a25      	ldr	r2, [pc, #148]	@ (8009c40 <HAL_DMA_IRQHandler+0xc84>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d036      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a23      	ldr	r2, [pc, #140]	@ (8009c44 <HAL_DMA_IRQHandler+0xc88>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d031      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a22      	ldr	r2, [pc, #136]	@ (8009c48 <HAL_DMA_IRQHandler+0xc8c>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d02c      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a20      	ldr	r2, [pc, #128]	@ (8009c4c <HAL_DMA_IRQHandler+0xc90>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d027      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8009c50 <HAL_DMA_IRQHandler+0xc94>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d022      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a1d      	ldr	r2, [pc, #116]	@ (8009c54 <HAL_DMA_IRQHandler+0xc98>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d01d      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a1c      	ldr	r2, [pc, #112]	@ (8009c58 <HAL_DMA_IRQHandler+0xc9c>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d018      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	4a1a      	ldr	r2, [pc, #104]	@ (8009c5c <HAL_DMA_IRQHandler+0xca0>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d013      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a19      	ldr	r2, [pc, #100]	@ (8009c60 <HAL_DMA_IRQHandler+0xca4>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d00e      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4a17      	ldr	r2, [pc, #92]	@ (8009c64 <HAL_DMA_IRQHandler+0xca8>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d009      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a16      	ldr	r2, [pc, #88]	@ (8009c68 <HAL_DMA_IRQHandler+0xcac>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d004      	beq.n	8009c1e <HAL_DMA_IRQHandler+0xc62>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a14      	ldr	r2, [pc, #80]	@ (8009c6c <HAL_DMA_IRQHandler+0xcb0>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d128      	bne.n	8009c70 <HAL_DMA_IRQHandler+0xcb4>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f022 0214 	bic.w	r2, r2, #20
 8009c2c:	601a      	str	r2, [r3, #0]
 8009c2e:	e027      	b.n	8009c80 <HAL_DMA_IRQHandler+0xcc4>
 8009c30:	40020010 	.word	0x40020010
 8009c34:	40020028 	.word	0x40020028
 8009c38:	40020040 	.word	0x40020040
 8009c3c:	40020058 	.word	0x40020058
 8009c40:	40020070 	.word	0x40020070
 8009c44:	40020088 	.word	0x40020088
 8009c48:	400200a0 	.word	0x400200a0
 8009c4c:	400200b8 	.word	0x400200b8
 8009c50:	40020410 	.word	0x40020410
 8009c54:	40020428 	.word	0x40020428
 8009c58:	40020440 	.word	0x40020440
 8009c5c:	40020458 	.word	0x40020458
 8009c60:	40020470 	.word	0x40020470
 8009c64:	40020488 	.word	0x40020488
 8009c68:	400204a0 	.word	0x400204a0
 8009c6c:	400204b8 	.word	0x400204b8
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f022 020a 	bic.w	r2, r2, #10
 8009c7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2201      	movs	r2, #1
 8009c84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f000 8097 	beq.w	8009dc8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ca2:	e091      	b.n	8009dc8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ca8:	f003 031f 	and.w	r3, r3, #31
 8009cac:	2208      	movs	r2, #8
 8009cae:	409a      	lsls	r2, r3
 8009cb0:	697b      	ldr	r3, [r7, #20]
 8009cb2:	4013      	ands	r3, r2
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	f000 8088 	beq.w	8009dca <HAL_DMA_IRQHandler+0xe0e>
 8009cba:	693b      	ldr	r3, [r7, #16]
 8009cbc:	f003 0308 	and.w	r3, r3, #8
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	f000 8082 	beq.w	8009dca <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a41      	ldr	r2, [pc, #260]	@ (8009dd0 <HAL_DMA_IRQHandler+0xe14>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d04a      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a3f      	ldr	r2, [pc, #252]	@ (8009dd4 <HAL_DMA_IRQHandler+0xe18>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d045      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a3e      	ldr	r2, [pc, #248]	@ (8009dd8 <HAL_DMA_IRQHandler+0xe1c>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d040      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a3c      	ldr	r2, [pc, #240]	@ (8009ddc <HAL_DMA_IRQHandler+0xe20>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d03b      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a3b      	ldr	r2, [pc, #236]	@ (8009de0 <HAL_DMA_IRQHandler+0xe24>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d036      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4a39      	ldr	r2, [pc, #228]	@ (8009de4 <HAL_DMA_IRQHandler+0xe28>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d031      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a38      	ldr	r2, [pc, #224]	@ (8009de8 <HAL_DMA_IRQHandler+0xe2c>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d02c      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a36      	ldr	r2, [pc, #216]	@ (8009dec <HAL_DMA_IRQHandler+0xe30>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d027      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a35      	ldr	r2, [pc, #212]	@ (8009df0 <HAL_DMA_IRQHandler+0xe34>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d022      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a33      	ldr	r2, [pc, #204]	@ (8009df4 <HAL_DMA_IRQHandler+0xe38>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d01d      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a32      	ldr	r2, [pc, #200]	@ (8009df8 <HAL_DMA_IRQHandler+0xe3c>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d018      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a30      	ldr	r2, [pc, #192]	@ (8009dfc <HAL_DMA_IRQHandler+0xe40>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d013      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a2f      	ldr	r2, [pc, #188]	@ (8009e00 <HAL_DMA_IRQHandler+0xe44>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d00e      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4a2d      	ldr	r2, [pc, #180]	@ (8009e04 <HAL_DMA_IRQHandler+0xe48>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d009      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a2c      	ldr	r2, [pc, #176]	@ (8009e08 <HAL_DMA_IRQHandler+0xe4c>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d004      	beq.n	8009d66 <HAL_DMA_IRQHandler+0xdaa>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a2a      	ldr	r2, [pc, #168]	@ (8009e0c <HAL_DMA_IRQHandler+0xe50>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d108      	bne.n	8009d78 <HAL_DMA_IRQHandler+0xdbc>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	681a      	ldr	r2, [r3, #0]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f022 021c 	bic.w	r2, r2, #28
 8009d74:	601a      	str	r2, [r3, #0]
 8009d76:	e007      	b.n	8009d88 <HAL_DMA_IRQHandler+0xdcc>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f022 020e 	bic.w	r2, r2, #14
 8009d86:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d8c:	f003 031f 	and.w	r3, r3, #31
 8009d90:	2201      	movs	r2, #1
 8009d92:	409a      	lsls	r2, r3
 8009d94:	69fb      	ldr	r3, [r7, #28]
 8009d96:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d009      	beq.n	8009dca <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	4798      	blx	r3
 8009dbe:	e004      	b.n	8009dca <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009dc0:	bf00      	nop
 8009dc2:	e002      	b.n	8009dca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009dc4:	bf00      	nop
 8009dc6:	e000      	b.n	8009dca <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009dc8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009dca:	3728      	adds	r7, #40	@ 0x28
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}
 8009dd0:	40020010 	.word	0x40020010
 8009dd4:	40020028 	.word	0x40020028
 8009dd8:	40020040 	.word	0x40020040
 8009ddc:	40020058 	.word	0x40020058
 8009de0:	40020070 	.word	0x40020070
 8009de4:	40020088 	.word	0x40020088
 8009de8:	400200a0 	.word	0x400200a0
 8009dec:	400200b8 	.word	0x400200b8
 8009df0:	40020410 	.word	0x40020410
 8009df4:	40020428 	.word	0x40020428
 8009df8:	40020440 	.word	0x40020440
 8009dfc:	40020458 	.word	0x40020458
 8009e00:	40020470 	.word	0x40020470
 8009e04:	40020488 	.word	0x40020488
 8009e08:	400204a0 	.word	0x400204a0
 8009e0c:	400204b8 	.word	0x400204b8

08009e10 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b083      	sub	sp, #12
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009e1e:	b2db      	uxtb	r3, r3
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	370c      	adds	r7, #12
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e42:	4770      	bx	lr

08009e44 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b087      	sub	sp, #28
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]
 8009e50:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e56:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e5c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a7f      	ldr	r2, [pc, #508]	@ (800a060 <DMA_SetConfig+0x21c>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d072      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a7d      	ldr	r2, [pc, #500]	@ (800a064 <DMA_SetConfig+0x220>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d06d      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a7c      	ldr	r2, [pc, #496]	@ (800a068 <DMA_SetConfig+0x224>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d068      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a7a      	ldr	r2, [pc, #488]	@ (800a06c <DMA_SetConfig+0x228>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d063      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a79      	ldr	r2, [pc, #484]	@ (800a070 <DMA_SetConfig+0x22c>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d05e      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a77      	ldr	r2, [pc, #476]	@ (800a074 <DMA_SetConfig+0x230>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d059      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a76      	ldr	r2, [pc, #472]	@ (800a078 <DMA_SetConfig+0x234>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d054      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a74      	ldr	r2, [pc, #464]	@ (800a07c <DMA_SetConfig+0x238>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d04f      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	4a73      	ldr	r2, [pc, #460]	@ (800a080 <DMA_SetConfig+0x23c>)
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	d04a      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a71      	ldr	r2, [pc, #452]	@ (800a084 <DMA_SetConfig+0x240>)
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	d045      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a70      	ldr	r2, [pc, #448]	@ (800a088 <DMA_SetConfig+0x244>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d040      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a6e      	ldr	r2, [pc, #440]	@ (800a08c <DMA_SetConfig+0x248>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d03b      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a6d      	ldr	r2, [pc, #436]	@ (800a090 <DMA_SetConfig+0x24c>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d036      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a6b      	ldr	r2, [pc, #428]	@ (800a094 <DMA_SetConfig+0x250>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d031      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a6a      	ldr	r2, [pc, #424]	@ (800a098 <DMA_SetConfig+0x254>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d02c      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a68      	ldr	r2, [pc, #416]	@ (800a09c <DMA_SetConfig+0x258>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d027      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a67      	ldr	r2, [pc, #412]	@ (800a0a0 <DMA_SetConfig+0x25c>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d022      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a65      	ldr	r2, [pc, #404]	@ (800a0a4 <DMA_SetConfig+0x260>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d01d      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a64      	ldr	r2, [pc, #400]	@ (800a0a8 <DMA_SetConfig+0x264>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d018      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a62      	ldr	r2, [pc, #392]	@ (800a0ac <DMA_SetConfig+0x268>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d013      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4a61      	ldr	r2, [pc, #388]	@ (800a0b0 <DMA_SetConfig+0x26c>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d00e      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a5f      	ldr	r2, [pc, #380]	@ (800a0b4 <DMA_SetConfig+0x270>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d009      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a5e      	ldr	r2, [pc, #376]	@ (800a0b8 <DMA_SetConfig+0x274>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d004      	beq.n	8009f4e <DMA_SetConfig+0x10a>
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4a5c      	ldr	r2, [pc, #368]	@ (800a0bc <DMA_SetConfig+0x278>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d101      	bne.n	8009f52 <DMA_SetConfig+0x10e>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e000      	b.n	8009f54 <DMA_SetConfig+0x110>
 8009f52:	2300      	movs	r3, #0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00d      	beq.n	8009f74 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009f60:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d004      	beq.n	8009f74 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009f72:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4a39      	ldr	r2, [pc, #228]	@ (800a060 <DMA_SetConfig+0x21c>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d04a      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	4a38      	ldr	r2, [pc, #224]	@ (800a064 <DMA_SetConfig+0x220>)
 8009f84:	4293      	cmp	r3, r2
 8009f86:	d045      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	4a36      	ldr	r2, [pc, #216]	@ (800a068 <DMA_SetConfig+0x224>)
 8009f8e:	4293      	cmp	r3, r2
 8009f90:	d040      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a35      	ldr	r2, [pc, #212]	@ (800a06c <DMA_SetConfig+0x228>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d03b      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a33      	ldr	r2, [pc, #204]	@ (800a070 <DMA_SetConfig+0x22c>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d036      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a32      	ldr	r2, [pc, #200]	@ (800a074 <DMA_SetConfig+0x230>)
 8009fac:	4293      	cmp	r3, r2
 8009fae:	d031      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4a30      	ldr	r2, [pc, #192]	@ (800a078 <DMA_SetConfig+0x234>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d02c      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	4a2f      	ldr	r2, [pc, #188]	@ (800a07c <DMA_SetConfig+0x238>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d027      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a2d      	ldr	r2, [pc, #180]	@ (800a080 <DMA_SetConfig+0x23c>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d022      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a2c      	ldr	r2, [pc, #176]	@ (800a084 <DMA_SetConfig+0x240>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d01d      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4a2a      	ldr	r2, [pc, #168]	@ (800a088 <DMA_SetConfig+0x244>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d018      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a29      	ldr	r2, [pc, #164]	@ (800a08c <DMA_SetConfig+0x248>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d013      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a27      	ldr	r2, [pc, #156]	@ (800a090 <DMA_SetConfig+0x24c>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d00e      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a26      	ldr	r2, [pc, #152]	@ (800a094 <DMA_SetConfig+0x250>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d009      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a24      	ldr	r2, [pc, #144]	@ (800a098 <DMA_SetConfig+0x254>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d004      	beq.n	800a014 <DMA_SetConfig+0x1d0>
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4a23      	ldr	r2, [pc, #140]	@ (800a09c <DMA_SetConfig+0x258>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d101      	bne.n	800a018 <DMA_SetConfig+0x1d4>
 800a014:	2301      	movs	r3, #1
 800a016:	e000      	b.n	800a01a <DMA_SetConfig+0x1d6>
 800a018:	2300      	movs	r3, #0
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d059      	beq.n	800a0d2 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a022:	f003 031f 	and.w	r3, r3, #31
 800a026:	223f      	movs	r2, #63	@ 0x3f
 800a028:	409a      	lsls	r2, r3
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a03c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	2b40      	cmp	r3, #64	@ 0x40
 800a04c:	d138      	bne.n	800a0c0 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68ba      	ldr	r2, [r7, #8]
 800a05c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a05e:	e086      	b.n	800a16e <DMA_SetConfig+0x32a>
 800a060:	40020010 	.word	0x40020010
 800a064:	40020028 	.word	0x40020028
 800a068:	40020040 	.word	0x40020040
 800a06c:	40020058 	.word	0x40020058
 800a070:	40020070 	.word	0x40020070
 800a074:	40020088 	.word	0x40020088
 800a078:	400200a0 	.word	0x400200a0
 800a07c:	400200b8 	.word	0x400200b8
 800a080:	40020410 	.word	0x40020410
 800a084:	40020428 	.word	0x40020428
 800a088:	40020440 	.word	0x40020440
 800a08c:	40020458 	.word	0x40020458
 800a090:	40020470 	.word	0x40020470
 800a094:	40020488 	.word	0x40020488
 800a098:	400204a0 	.word	0x400204a0
 800a09c:	400204b8 	.word	0x400204b8
 800a0a0:	58025408 	.word	0x58025408
 800a0a4:	5802541c 	.word	0x5802541c
 800a0a8:	58025430 	.word	0x58025430
 800a0ac:	58025444 	.word	0x58025444
 800a0b0:	58025458 	.word	0x58025458
 800a0b4:	5802546c 	.word	0x5802546c
 800a0b8:	58025480 	.word	0x58025480
 800a0bc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	68ba      	ldr	r2, [r7, #8]
 800a0c6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	60da      	str	r2, [r3, #12]
}
 800a0d0:	e04d      	b.n	800a16e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a29      	ldr	r2, [pc, #164]	@ (800a17c <DMA_SetConfig+0x338>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d022      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	4a27      	ldr	r2, [pc, #156]	@ (800a180 <DMA_SetConfig+0x33c>)
 800a0e2:	4293      	cmp	r3, r2
 800a0e4:	d01d      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4a26      	ldr	r2, [pc, #152]	@ (800a184 <DMA_SetConfig+0x340>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d018      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4a24      	ldr	r2, [pc, #144]	@ (800a188 <DMA_SetConfig+0x344>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d013      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a23      	ldr	r2, [pc, #140]	@ (800a18c <DMA_SetConfig+0x348>)
 800a100:	4293      	cmp	r3, r2
 800a102:	d00e      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	4a21      	ldr	r2, [pc, #132]	@ (800a190 <DMA_SetConfig+0x34c>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d009      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a20      	ldr	r2, [pc, #128]	@ (800a194 <DMA_SetConfig+0x350>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d004      	beq.n	800a122 <DMA_SetConfig+0x2de>
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	4a1e      	ldr	r2, [pc, #120]	@ (800a198 <DMA_SetConfig+0x354>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d101      	bne.n	800a126 <DMA_SetConfig+0x2e2>
 800a122:	2301      	movs	r3, #1
 800a124:	e000      	b.n	800a128 <DMA_SetConfig+0x2e4>
 800a126:	2300      	movs	r3, #0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d020      	beq.n	800a16e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a130:	f003 031f 	and.w	r3, r3, #31
 800a134:	2201      	movs	r2, #1
 800a136:	409a      	lsls	r2, r3
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	683a      	ldr	r2, [r7, #0]
 800a142:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	2b40      	cmp	r3, #64	@ 0x40
 800a14a:	d108      	bne.n	800a15e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	687a      	ldr	r2, [r7, #4]
 800a152:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	68ba      	ldr	r2, [r7, #8]
 800a15a:	60da      	str	r2, [r3, #12]
}
 800a15c:	e007      	b.n	800a16e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	68ba      	ldr	r2, [r7, #8]
 800a164:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	60da      	str	r2, [r3, #12]
}
 800a16e:	bf00      	nop
 800a170:	371c      	adds	r7, #28
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	58025408 	.word	0x58025408
 800a180:	5802541c 	.word	0x5802541c
 800a184:	58025430 	.word	0x58025430
 800a188:	58025444 	.word	0x58025444
 800a18c:	58025458 	.word	0x58025458
 800a190:	5802546c 	.word	0x5802546c
 800a194:	58025480 	.word	0x58025480
 800a198:	58025494 	.word	0x58025494

0800a19c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b085      	sub	sp, #20
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a42      	ldr	r2, [pc, #264]	@ (800a2b4 <DMA_CalcBaseAndBitshift+0x118>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d04a      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a41      	ldr	r2, [pc, #260]	@ (800a2b8 <DMA_CalcBaseAndBitshift+0x11c>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d045      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4a3f      	ldr	r2, [pc, #252]	@ (800a2bc <DMA_CalcBaseAndBitshift+0x120>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d040      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	4a3e      	ldr	r2, [pc, #248]	@ (800a2c0 <DMA_CalcBaseAndBitshift+0x124>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d03b      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a3c      	ldr	r2, [pc, #240]	@ (800a2c4 <DMA_CalcBaseAndBitshift+0x128>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d036      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	4a3b      	ldr	r2, [pc, #236]	@ (800a2c8 <DMA_CalcBaseAndBitshift+0x12c>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d031      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a39      	ldr	r2, [pc, #228]	@ (800a2cc <DMA_CalcBaseAndBitshift+0x130>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d02c      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4a38      	ldr	r2, [pc, #224]	@ (800a2d0 <DMA_CalcBaseAndBitshift+0x134>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d027      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4a36      	ldr	r2, [pc, #216]	@ (800a2d4 <DMA_CalcBaseAndBitshift+0x138>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d022      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	4a35      	ldr	r2, [pc, #212]	@ (800a2d8 <DMA_CalcBaseAndBitshift+0x13c>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d01d      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4a33      	ldr	r2, [pc, #204]	@ (800a2dc <DMA_CalcBaseAndBitshift+0x140>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d018      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4a32      	ldr	r2, [pc, #200]	@ (800a2e0 <DMA_CalcBaseAndBitshift+0x144>)
 800a218:	4293      	cmp	r3, r2
 800a21a:	d013      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4a30      	ldr	r2, [pc, #192]	@ (800a2e4 <DMA_CalcBaseAndBitshift+0x148>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d00e      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	4a2f      	ldr	r2, [pc, #188]	@ (800a2e8 <DMA_CalcBaseAndBitshift+0x14c>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d009      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a2d      	ldr	r2, [pc, #180]	@ (800a2ec <DMA_CalcBaseAndBitshift+0x150>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d004      	beq.n	800a244 <DMA_CalcBaseAndBitshift+0xa8>
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	4a2c      	ldr	r2, [pc, #176]	@ (800a2f0 <DMA_CalcBaseAndBitshift+0x154>)
 800a240:	4293      	cmp	r3, r2
 800a242:	d101      	bne.n	800a248 <DMA_CalcBaseAndBitshift+0xac>
 800a244:	2301      	movs	r3, #1
 800a246:	e000      	b.n	800a24a <DMA_CalcBaseAndBitshift+0xae>
 800a248:	2300      	movs	r3, #0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d024      	beq.n	800a298 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	b2db      	uxtb	r3, r3
 800a254:	3b10      	subs	r3, #16
 800a256:	4a27      	ldr	r2, [pc, #156]	@ (800a2f4 <DMA_CalcBaseAndBitshift+0x158>)
 800a258:	fba2 2303 	umull	r2, r3, r2, r3
 800a25c:	091b      	lsrs	r3, r3, #4
 800a25e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f003 0307 	and.w	r3, r3, #7
 800a266:	4a24      	ldr	r2, [pc, #144]	@ (800a2f8 <DMA_CalcBaseAndBitshift+0x15c>)
 800a268:	5cd3      	ldrb	r3, [r2, r3]
 800a26a:	461a      	mov	r2, r3
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	2b03      	cmp	r3, #3
 800a274:	d908      	bls.n	800a288 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	461a      	mov	r2, r3
 800a27c:	4b1f      	ldr	r3, [pc, #124]	@ (800a2fc <DMA_CalcBaseAndBitshift+0x160>)
 800a27e:	4013      	ands	r3, r2
 800a280:	1d1a      	adds	r2, r3, #4
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	659a      	str	r2, [r3, #88]	@ 0x58
 800a286:	e00d      	b.n	800a2a4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	461a      	mov	r2, r3
 800a28e:	4b1b      	ldr	r3, [pc, #108]	@ (800a2fc <DMA_CalcBaseAndBitshift+0x160>)
 800a290:	4013      	ands	r3, r2
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	6593      	str	r3, [r2, #88]	@ 0x58
 800a296:	e005      	b.n	800a2a4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3714      	adds	r7, #20
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b2:	4770      	bx	lr
 800a2b4:	40020010 	.word	0x40020010
 800a2b8:	40020028 	.word	0x40020028
 800a2bc:	40020040 	.word	0x40020040
 800a2c0:	40020058 	.word	0x40020058
 800a2c4:	40020070 	.word	0x40020070
 800a2c8:	40020088 	.word	0x40020088
 800a2cc:	400200a0 	.word	0x400200a0
 800a2d0:	400200b8 	.word	0x400200b8
 800a2d4:	40020410 	.word	0x40020410
 800a2d8:	40020428 	.word	0x40020428
 800a2dc:	40020440 	.word	0x40020440
 800a2e0:	40020458 	.word	0x40020458
 800a2e4:	40020470 	.word	0x40020470
 800a2e8:	40020488 	.word	0x40020488
 800a2ec:	400204a0 	.word	0x400204a0
 800a2f0:	400204b8 	.word	0x400204b8
 800a2f4:	aaaaaaab 	.word	0xaaaaaaab
 800a2f8:	0801aafc 	.word	0x0801aafc
 800a2fc:	fffffc00 	.word	0xfffffc00

0800a300 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800a300:	b480      	push	{r7}
 800a302:	b085      	sub	sp, #20
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a308:	2300      	movs	r3, #0
 800a30a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	699b      	ldr	r3, [r3, #24]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d120      	bne.n	800a356 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a318:	2b03      	cmp	r3, #3
 800a31a:	d858      	bhi.n	800a3ce <DMA_CheckFifoParam+0xce>
 800a31c:	a201      	add	r2, pc, #4	@ (adr r2, 800a324 <DMA_CheckFifoParam+0x24>)
 800a31e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a322:	bf00      	nop
 800a324:	0800a335 	.word	0x0800a335
 800a328:	0800a347 	.word	0x0800a347
 800a32c:	0800a335 	.word	0x0800a335
 800a330:	0800a3cf 	.word	0x0800a3cf
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a338:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d048      	beq.n	800a3d2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a340:	2301      	movs	r3, #1
 800a342:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a344:	e045      	b.n	800a3d2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a34a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a34e:	d142      	bne.n	800a3d6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a350:	2301      	movs	r3, #1
 800a352:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a354:	e03f      	b.n	800a3d6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	699b      	ldr	r3, [r3, #24]
 800a35a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a35e:	d123      	bne.n	800a3a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a364:	2b03      	cmp	r3, #3
 800a366:	d838      	bhi.n	800a3da <DMA_CheckFifoParam+0xda>
 800a368:	a201      	add	r2, pc, #4	@ (adr r2, 800a370 <DMA_CheckFifoParam+0x70>)
 800a36a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a36e:	bf00      	nop
 800a370:	0800a381 	.word	0x0800a381
 800a374:	0800a387 	.word	0x0800a387
 800a378:	0800a381 	.word	0x0800a381
 800a37c:	0800a399 	.word	0x0800a399
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	73fb      	strb	r3, [r7, #15]
        break;
 800a384:	e030      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d025      	beq.n	800a3de <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a392:	2301      	movs	r3, #1
 800a394:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a396:	e022      	b.n	800a3de <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a39c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800a3a0:	d11f      	bne.n	800a3e2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a3a6:	e01c      	b.n	800a3e2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ac:	2b02      	cmp	r3, #2
 800a3ae:	d902      	bls.n	800a3b6 <DMA_CheckFifoParam+0xb6>
 800a3b0:	2b03      	cmp	r3, #3
 800a3b2:	d003      	beq.n	800a3bc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a3b4:	e018      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	73fb      	strb	r3, [r7, #15]
        break;
 800a3ba:	e015      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d00e      	beq.n	800a3e6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	73fb      	strb	r3, [r7, #15]
    break;
 800a3cc:	e00b      	b.n	800a3e6 <DMA_CheckFifoParam+0xe6>
        break;
 800a3ce:	bf00      	nop
 800a3d0:	e00a      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        break;
 800a3d2:	bf00      	nop
 800a3d4:	e008      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        break;
 800a3d6:	bf00      	nop
 800a3d8:	e006      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        break;
 800a3da:	bf00      	nop
 800a3dc:	e004      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        break;
 800a3de:	bf00      	nop
 800a3e0:	e002      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
        break;
 800a3e2:	bf00      	nop
 800a3e4:	e000      	b.n	800a3e8 <DMA_CheckFifoParam+0xe8>
    break;
 800a3e6:	bf00      	nop
    }
  }

  return status;
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3714      	adds	r7, #20
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop

0800a3f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b085      	sub	sp, #20
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	4a38      	ldr	r2, [pc, #224]	@ (800a4ec <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d022      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a36      	ldr	r2, [pc, #216]	@ (800a4f0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d01d      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a35      	ldr	r2, [pc, #212]	@ (800a4f4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d018      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a33      	ldr	r2, [pc, #204]	@ (800a4f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d013      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a32      	ldr	r2, [pc, #200]	@ (800a4fc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d00e      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a30      	ldr	r2, [pc, #192]	@ (800a500 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d009      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a2f      	ldr	r2, [pc, #188]	@ (800a504 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d004      	beq.n	800a456 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	4a2d      	ldr	r2, [pc, #180]	@ (800a508 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a452:	4293      	cmp	r3, r2
 800a454:	d101      	bne.n	800a45a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a456:	2301      	movs	r3, #1
 800a458:	e000      	b.n	800a45c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a45a:	2300      	movs	r3, #0
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d01a      	beq.n	800a496 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	b2db      	uxtb	r3, r3
 800a466:	3b08      	subs	r3, #8
 800a468:	4a28      	ldr	r2, [pc, #160]	@ (800a50c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a46a:	fba2 2303 	umull	r2, r3, r2, r3
 800a46e:	091b      	lsrs	r3, r3, #4
 800a470:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a472:	68fa      	ldr	r2, [r7, #12]
 800a474:	4b26      	ldr	r3, [pc, #152]	@ (800a510 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a476:	4413      	add	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	461a      	mov	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a24      	ldr	r2, [pc, #144]	@ (800a514 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a484:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	f003 031f 	and.w	r3, r3, #31
 800a48c:	2201      	movs	r2, #1
 800a48e:	409a      	lsls	r2, r3
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a494:	e024      	b.n	800a4e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	3b10      	subs	r3, #16
 800a49e:	4a1e      	ldr	r2, [pc, #120]	@ (800a518 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a4:	091b      	lsrs	r3, r3, #4
 800a4a6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	4a1c      	ldr	r2, [pc, #112]	@ (800a51c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d806      	bhi.n	800a4be <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a4b0:	68bb      	ldr	r3, [r7, #8]
 800a4b2:	4a1b      	ldr	r2, [pc, #108]	@ (800a520 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d902      	bls.n	800a4be <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	3308      	adds	r3, #8
 800a4bc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a4be:	68fa      	ldr	r2, [r7, #12]
 800a4c0:	4b18      	ldr	r3, [pc, #96]	@ (800a524 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a4c2:	4413      	add	r3, r2
 800a4c4:	009b      	lsls	r3, r3, #2
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	4a16      	ldr	r2, [pc, #88]	@ (800a528 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a4d0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f003 031f 	and.w	r3, r3, #31
 800a4d8:	2201      	movs	r2, #1
 800a4da:	409a      	lsls	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a4e0:	bf00      	nop
 800a4e2:	3714      	adds	r7, #20
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr
 800a4ec:	58025408 	.word	0x58025408
 800a4f0:	5802541c 	.word	0x5802541c
 800a4f4:	58025430 	.word	0x58025430
 800a4f8:	58025444 	.word	0x58025444
 800a4fc:	58025458 	.word	0x58025458
 800a500:	5802546c 	.word	0x5802546c
 800a504:	58025480 	.word	0x58025480
 800a508:	58025494 	.word	0x58025494
 800a50c:	cccccccd 	.word	0xcccccccd
 800a510:	16009600 	.word	0x16009600
 800a514:	58025880 	.word	0x58025880
 800a518:	aaaaaaab 	.word	0xaaaaaaab
 800a51c:	400204b8 	.word	0x400204b8
 800a520:	4002040f 	.word	0x4002040f
 800a524:	10008200 	.word	0x10008200
 800a528:	40020880 	.word	0x40020880

0800a52c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b085      	sub	sp, #20
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	685b      	ldr	r3, [r3, #4]
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d04a      	beq.n	800a5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	2b08      	cmp	r3, #8
 800a546:	d847      	bhi.n	800a5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4a25      	ldr	r2, [pc, #148]	@ (800a5e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d022      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a24      	ldr	r2, [pc, #144]	@ (800a5e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d01d      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4a22      	ldr	r2, [pc, #136]	@ (800a5ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d018      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a21      	ldr	r2, [pc, #132]	@ (800a5f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d013      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a1f      	ldr	r2, [pc, #124]	@ (800a5f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d00e      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	4a1e      	ldr	r2, [pc, #120]	@ (800a5f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d009      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a1c      	ldr	r2, [pc, #112]	@ (800a5fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d004      	beq.n	800a598 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4a1b      	ldr	r2, [pc, #108]	@ (800a600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d101      	bne.n	800a59c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a598:	2301      	movs	r3, #1
 800a59a:	e000      	b.n	800a59e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a59c:	2300      	movs	r3, #0
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d00a      	beq.n	800a5b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	4b17      	ldr	r3, [pc, #92]	@ (800a604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a5a6:	4413      	add	r3, r2
 800a5a8:	009b      	lsls	r3, r3, #2
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a15      	ldr	r2, [pc, #84]	@ (800a608 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a5b4:	671a      	str	r2, [r3, #112]	@ 0x70
 800a5b6:	e009      	b.n	800a5cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	4b14      	ldr	r3, [pc, #80]	@ (800a60c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a5bc:	4413      	add	r3, r2
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	461a      	mov	r2, r3
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4a11      	ldr	r2, [pc, #68]	@ (800a610 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a5ca:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	3b01      	subs	r3, #1
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	409a      	lsls	r2, r3
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a5d8:	bf00      	nop
 800a5da:	3714      	adds	r7, #20
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr
 800a5e4:	58025408 	.word	0x58025408
 800a5e8:	5802541c 	.word	0x5802541c
 800a5ec:	58025430 	.word	0x58025430
 800a5f0:	58025444 	.word	0x58025444
 800a5f4:	58025458 	.word	0x58025458
 800a5f8:	5802546c 	.word	0x5802546c
 800a5fc:	58025480 	.word	0x58025480
 800a600:	58025494 	.word	0x58025494
 800a604:	1600963f 	.word	0x1600963f
 800a608:	58025940 	.word	0x58025940
 800a60c:	1000823f 	.word	0x1000823f
 800a610:	40020940 	.word	0x40020940

0800a614 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800a614:	b480      	push	{r7}
 800a616:	b089      	sub	sp, #36	@ 0x24
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a61e:	2300      	movs	r3, #0
 800a620:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a622:	4b89      	ldr	r3, [pc, #548]	@ (800a848 <HAL_GPIO_Init+0x234>)
 800a624:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a626:	e194      	b.n	800a952 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	681a      	ldr	r2, [r3, #0]
 800a62c:	2101      	movs	r1, #1
 800a62e:	69fb      	ldr	r3, [r7, #28]
 800a630:	fa01 f303 	lsl.w	r3, r1, r3
 800a634:	4013      	ands	r3, r2
 800a636:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	f000 8186 	beq.w	800a94c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	f003 0303 	and.w	r3, r3, #3
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d005      	beq.n	800a658 <HAL_GPIO_Init+0x44>
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	f003 0303 	and.w	r3, r3, #3
 800a654:	2b02      	cmp	r3, #2
 800a656:	d130      	bne.n	800a6ba <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	689b      	ldr	r3, [r3, #8]
 800a65c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a65e:	69fb      	ldr	r3, [r7, #28]
 800a660:	005b      	lsls	r3, r3, #1
 800a662:	2203      	movs	r2, #3
 800a664:	fa02 f303 	lsl.w	r3, r2, r3
 800a668:	43db      	mvns	r3, r3
 800a66a:	69ba      	ldr	r2, [r7, #24]
 800a66c:	4013      	ands	r3, r2
 800a66e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	68da      	ldr	r2, [r3, #12]
 800a674:	69fb      	ldr	r3, [r7, #28]
 800a676:	005b      	lsls	r3, r3, #1
 800a678:	fa02 f303 	lsl.w	r3, r2, r3
 800a67c:	69ba      	ldr	r2, [r7, #24]
 800a67e:	4313      	orrs	r3, r2
 800a680:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	69ba      	ldr	r2, [r7, #24]
 800a686:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a68e:	2201      	movs	r2, #1
 800a690:	69fb      	ldr	r3, [r7, #28]
 800a692:	fa02 f303 	lsl.w	r3, r2, r3
 800a696:	43db      	mvns	r3, r3
 800a698:	69ba      	ldr	r2, [r7, #24]
 800a69a:	4013      	ands	r3, r2
 800a69c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	091b      	lsrs	r3, r3, #4
 800a6a4:	f003 0201 	and.w	r2, r3, #1
 800a6a8:	69fb      	ldr	r3, [r7, #28]
 800a6aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ae:	69ba      	ldr	r2, [r7, #24]
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	69ba      	ldr	r2, [r7, #24]
 800a6b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	f003 0303 	and.w	r3, r3, #3
 800a6c2:	2b03      	cmp	r3, #3
 800a6c4:	d017      	beq.n	800a6f6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a6cc:	69fb      	ldr	r3, [r7, #28]
 800a6ce:	005b      	lsls	r3, r3, #1
 800a6d0:	2203      	movs	r2, #3
 800a6d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a6d6:	43db      	mvns	r3, r3
 800a6d8:	69ba      	ldr	r2, [r7, #24]
 800a6da:	4013      	ands	r3, r2
 800a6dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	689a      	ldr	r2, [r3, #8]
 800a6e2:	69fb      	ldr	r3, [r7, #28]
 800a6e4:	005b      	lsls	r3, r3, #1
 800a6e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ea:	69ba      	ldr	r2, [r7, #24]
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	69ba      	ldr	r2, [r7, #24]
 800a6f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	f003 0303 	and.w	r3, r3, #3
 800a6fe:	2b02      	cmp	r3, #2
 800a700:	d123      	bne.n	800a74a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a702:	69fb      	ldr	r3, [r7, #28]
 800a704:	08da      	lsrs	r2, r3, #3
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	3208      	adds	r2, #8
 800a70a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a70e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a710:	69fb      	ldr	r3, [r7, #28]
 800a712:	f003 0307 	and.w	r3, r3, #7
 800a716:	009b      	lsls	r3, r3, #2
 800a718:	220f      	movs	r2, #15
 800a71a:	fa02 f303 	lsl.w	r3, r2, r3
 800a71e:	43db      	mvns	r3, r3
 800a720:	69ba      	ldr	r2, [r7, #24]
 800a722:	4013      	ands	r3, r2
 800a724:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	691a      	ldr	r2, [r3, #16]
 800a72a:	69fb      	ldr	r3, [r7, #28]
 800a72c:	f003 0307 	and.w	r3, r3, #7
 800a730:	009b      	lsls	r3, r3, #2
 800a732:	fa02 f303 	lsl.w	r3, r2, r3
 800a736:	69ba      	ldr	r2, [r7, #24]
 800a738:	4313      	orrs	r3, r2
 800a73a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a73c:	69fb      	ldr	r3, [r7, #28]
 800a73e:	08da      	lsrs	r2, r3, #3
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	3208      	adds	r2, #8
 800a744:	69b9      	ldr	r1, [r7, #24]
 800a746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	005b      	lsls	r3, r3, #1
 800a754:	2203      	movs	r2, #3
 800a756:	fa02 f303 	lsl.w	r3, r2, r3
 800a75a:	43db      	mvns	r3, r3
 800a75c:	69ba      	ldr	r2, [r7, #24]
 800a75e:	4013      	ands	r3, r2
 800a760:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	685b      	ldr	r3, [r3, #4]
 800a766:	f003 0203 	and.w	r2, r3, #3
 800a76a:	69fb      	ldr	r3, [r7, #28]
 800a76c:	005b      	lsls	r3, r3, #1
 800a76e:	fa02 f303 	lsl.w	r3, r2, r3
 800a772:	69ba      	ldr	r2, [r7, #24]
 800a774:	4313      	orrs	r3, r2
 800a776:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	69ba      	ldr	r2, [r7, #24]
 800a77c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	685b      	ldr	r3, [r3, #4]
 800a782:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a786:	2b00      	cmp	r3, #0
 800a788:	f000 80e0 	beq.w	800a94c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a78c:	4b2f      	ldr	r3, [pc, #188]	@ (800a84c <HAL_GPIO_Init+0x238>)
 800a78e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a792:	4a2e      	ldr	r2, [pc, #184]	@ (800a84c <HAL_GPIO_Init+0x238>)
 800a794:	f043 0302 	orr.w	r3, r3, #2
 800a798:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a79c:	4b2b      	ldr	r3, [pc, #172]	@ (800a84c <HAL_GPIO_Init+0x238>)
 800a79e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a7a2:	f003 0302 	and.w	r3, r3, #2
 800a7a6:	60fb      	str	r3, [r7, #12]
 800a7a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a7aa:	4a29      	ldr	r2, [pc, #164]	@ (800a850 <HAL_GPIO_Init+0x23c>)
 800a7ac:	69fb      	ldr	r3, [r7, #28]
 800a7ae:	089b      	lsrs	r3, r3, #2
 800a7b0:	3302      	adds	r3, #2
 800a7b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a7b8:	69fb      	ldr	r3, [r7, #28]
 800a7ba:	f003 0303 	and.w	r3, r3, #3
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	220f      	movs	r2, #15
 800a7c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a7c6:	43db      	mvns	r3, r3
 800a7c8:	69ba      	ldr	r2, [r7, #24]
 800a7ca:	4013      	ands	r3, r2
 800a7cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4a20      	ldr	r2, [pc, #128]	@ (800a854 <HAL_GPIO_Init+0x240>)
 800a7d2:	4293      	cmp	r3, r2
 800a7d4:	d052      	beq.n	800a87c <HAL_GPIO_Init+0x268>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	4a1f      	ldr	r2, [pc, #124]	@ (800a858 <HAL_GPIO_Init+0x244>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d031      	beq.n	800a842 <HAL_GPIO_Init+0x22e>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4a1e      	ldr	r2, [pc, #120]	@ (800a85c <HAL_GPIO_Init+0x248>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d02b      	beq.n	800a83e <HAL_GPIO_Init+0x22a>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a860 <HAL_GPIO_Init+0x24c>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d025      	beq.n	800a83a <HAL_GPIO_Init+0x226>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a1c      	ldr	r2, [pc, #112]	@ (800a864 <HAL_GPIO_Init+0x250>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d01f      	beq.n	800a836 <HAL_GPIO_Init+0x222>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a1b      	ldr	r2, [pc, #108]	@ (800a868 <HAL_GPIO_Init+0x254>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d019      	beq.n	800a832 <HAL_GPIO_Init+0x21e>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a1a      	ldr	r2, [pc, #104]	@ (800a86c <HAL_GPIO_Init+0x258>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d013      	beq.n	800a82e <HAL_GPIO_Init+0x21a>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4a19      	ldr	r2, [pc, #100]	@ (800a870 <HAL_GPIO_Init+0x25c>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d00d      	beq.n	800a82a <HAL_GPIO_Init+0x216>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4a18      	ldr	r2, [pc, #96]	@ (800a874 <HAL_GPIO_Init+0x260>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d007      	beq.n	800a826 <HAL_GPIO_Init+0x212>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4a17      	ldr	r2, [pc, #92]	@ (800a878 <HAL_GPIO_Init+0x264>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d101      	bne.n	800a822 <HAL_GPIO_Init+0x20e>
 800a81e:	2309      	movs	r3, #9
 800a820:	e02d      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a822:	230a      	movs	r3, #10
 800a824:	e02b      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a826:	2308      	movs	r3, #8
 800a828:	e029      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a82a:	2307      	movs	r3, #7
 800a82c:	e027      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a82e:	2306      	movs	r3, #6
 800a830:	e025      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a832:	2305      	movs	r3, #5
 800a834:	e023      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a836:	2304      	movs	r3, #4
 800a838:	e021      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a83a:	2303      	movs	r3, #3
 800a83c:	e01f      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a83e:	2302      	movs	r3, #2
 800a840:	e01d      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a842:	2301      	movs	r3, #1
 800a844:	e01b      	b.n	800a87e <HAL_GPIO_Init+0x26a>
 800a846:	bf00      	nop
 800a848:	58000080 	.word	0x58000080
 800a84c:	58024400 	.word	0x58024400
 800a850:	58000400 	.word	0x58000400
 800a854:	58020000 	.word	0x58020000
 800a858:	58020400 	.word	0x58020400
 800a85c:	58020800 	.word	0x58020800
 800a860:	58020c00 	.word	0x58020c00
 800a864:	58021000 	.word	0x58021000
 800a868:	58021400 	.word	0x58021400
 800a86c:	58021800 	.word	0x58021800
 800a870:	58021c00 	.word	0x58021c00
 800a874:	58022000 	.word	0x58022000
 800a878:	58022400 	.word	0x58022400
 800a87c:	2300      	movs	r3, #0
 800a87e:	69fa      	ldr	r2, [r7, #28]
 800a880:	f002 0203 	and.w	r2, r2, #3
 800a884:	0092      	lsls	r2, r2, #2
 800a886:	4093      	lsls	r3, r2
 800a888:	69ba      	ldr	r2, [r7, #24]
 800a88a:	4313      	orrs	r3, r2
 800a88c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a88e:	4938      	ldr	r1, [pc, #224]	@ (800a970 <HAL_GPIO_Init+0x35c>)
 800a890:	69fb      	ldr	r3, [r7, #28]
 800a892:	089b      	lsrs	r3, r3, #2
 800a894:	3302      	adds	r3, #2
 800a896:	69ba      	ldr	r2, [r7, #24]
 800a898:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a89c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	43db      	mvns	r3, r3
 800a8a8:	69ba      	ldr	r2, [r7, #24]
 800a8aa:	4013      	ands	r3, r2
 800a8ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	685b      	ldr	r3, [r3, #4]
 800a8b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d003      	beq.n	800a8c2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a8ba:	69ba      	ldr	r2, [r7, #24]
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	4313      	orrs	r3, r2
 800a8c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a8c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a8ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	43db      	mvns	r3, r3
 800a8d6:	69ba      	ldr	r2, [r7, #24]
 800a8d8:	4013      	ands	r3, r2
 800a8da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d003      	beq.n	800a8f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a8e8:	69ba      	ldr	r2, [r7, #24]
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a8f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	43db      	mvns	r3, r3
 800a902:	69ba      	ldr	r2, [r7, #24]
 800a904:	4013      	ands	r3, r2
 800a906:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a910:	2b00      	cmp	r3, #0
 800a912:	d003      	beq.n	800a91c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a914:	69ba      	ldr	r2, [r7, #24]
 800a916:	693b      	ldr	r3, [r7, #16]
 800a918:	4313      	orrs	r3, r2
 800a91a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a91c:	697b      	ldr	r3, [r7, #20]
 800a91e:	69ba      	ldr	r2, [r7, #24]
 800a920:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	43db      	mvns	r3, r3
 800a92c:	69ba      	ldr	r2, [r7, #24]
 800a92e:	4013      	ands	r3, r2
 800a930:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d003      	beq.n	800a946 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a93e:	69ba      	ldr	r2, [r7, #24]
 800a940:	693b      	ldr	r3, [r7, #16]
 800a942:	4313      	orrs	r3, r2
 800a944:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	69ba      	ldr	r2, [r7, #24]
 800a94a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a94c:	69fb      	ldr	r3, [r7, #28]
 800a94e:	3301      	adds	r3, #1
 800a950:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	681a      	ldr	r2, [r3, #0]
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	fa22 f303 	lsr.w	r3, r2, r3
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	f47f ae63 	bne.w	800a628 <HAL_GPIO_Init+0x14>
  }
}
 800a962:	bf00      	nop
 800a964:	bf00      	nop
 800a966:	3724      	adds	r7, #36	@ 0x24
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr
 800a970:	58000400 	.word	0x58000400

0800a974 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a974:	b480      	push	{r7}
 800a976:	b085      	sub	sp, #20
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	460b      	mov	r3, r1
 800a97e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	691a      	ldr	r2, [r3, #16]
 800a984:	887b      	ldrh	r3, [r7, #2]
 800a986:	4013      	ands	r3, r2
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d002      	beq.n	800a992 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a98c:	2301      	movs	r3, #1
 800a98e:	73fb      	strb	r3, [r7, #15]
 800a990:	e001      	b.n	800a996 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a992:	2300      	movs	r3, #0
 800a994:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a996:	7bfb      	ldrb	r3, [r7, #15]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3714      	adds	r7, #20
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b083      	sub	sp, #12
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	807b      	strh	r3, [r7, #2]
 800a9b0:	4613      	mov	r3, r2
 800a9b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a9b4:	787b      	ldrb	r3, [r7, #1]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d003      	beq.n	800a9c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a9ba:	887a      	ldrh	r2, [r7, #2]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a9c0:	e003      	b.n	800a9ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a9c2:	887b      	ldrh	r3, [r7, #2]
 800a9c4:	041a      	lsls	r2, r3, #16
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	619a      	str	r2, [r3, #24]
}
 800a9ca:	bf00      	nop
 800a9cc:	370c      	adds	r7, #12
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d4:	4770      	bx	lr
	...

0800a9d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d101      	bne.n	800a9ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e08b      	b.n	800ab02 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9f0:	b2db      	uxtb	r3, r3
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d106      	bne.n	800aa04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f7fa fa38 	bl	8004e74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2224      	movs	r2, #36	@ 0x24
 800aa08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	681a      	ldr	r2, [r3, #0]
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f022 0201 	bic.w	r2, r2, #1
 800aa1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	685a      	ldr	r2, [r3, #4]
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800aa28:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	689a      	ldr	r2, [r3, #8]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800aa38:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d107      	bne.n	800aa52 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	689a      	ldr	r2, [r3, #8]
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa4e:	609a      	str	r2, [r3, #8]
 800aa50:	e006      	b.n	800aa60 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	689a      	ldr	r2, [r3, #8]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800aa5e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	68db      	ldr	r3, [r3, #12]
 800aa64:	2b02      	cmp	r3, #2
 800aa66:	d108      	bne.n	800aa7a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	685a      	ldr	r2, [r3, #4]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa76:	605a      	str	r2, [r3, #4]
 800aa78:	e007      	b.n	800aa8a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	685a      	ldr	r2, [r3, #4]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa88:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	6859      	ldr	r1, [r3, #4]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681a      	ldr	r2, [r3, #0]
 800aa94:	4b1d      	ldr	r3, [pc, #116]	@ (800ab0c <HAL_I2C_Init+0x134>)
 800aa96:	430b      	orrs	r3, r1
 800aa98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	68da      	ldr	r2, [r3, #12]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800aaa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	691a      	ldr	r2, [r3, #16]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	695b      	ldr	r3, [r3, #20]
 800aab2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	699b      	ldr	r3, [r3, #24]
 800aaba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	430a      	orrs	r2, r1
 800aac2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	69d9      	ldr	r1, [r3, #28]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a1a      	ldr	r2, [r3, #32]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	430a      	orrs	r2, r1
 800aad2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	681a      	ldr	r2, [r3, #0]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f042 0201 	orr.w	r2, r2, #1
 800aae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2220      	movs	r2, #32
 800aaee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2200      	movs	r2, #0
 800aafc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800ab00:	2300      	movs	r3, #0
}
 800ab02:	4618      	mov	r0, r3
 800ab04:	3708      	adds	r7, #8
 800ab06:	46bd      	mov	sp, r7
 800ab08:	bd80      	pop	{r7, pc}
 800ab0a:	bf00      	nop
 800ab0c:	02008000 	.word	0x02008000

0800ab10 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b088      	sub	sp, #32
 800ab14:	af02      	add	r7, sp, #8
 800ab16:	60f8      	str	r0, [r7, #12]
 800ab18:	4608      	mov	r0, r1
 800ab1a:	4611      	mov	r1, r2
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	4603      	mov	r3, r0
 800ab20:	817b      	strh	r3, [r7, #10]
 800ab22:	460b      	mov	r3, r1
 800ab24:	813b      	strh	r3, [r7, #8]
 800ab26:	4613      	mov	r3, r2
 800ab28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab30:	b2db      	uxtb	r3, r3
 800ab32:	2b20      	cmp	r3, #32
 800ab34:	f040 80fd 	bne.w	800ad32 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab38:	6a3b      	ldr	r3, [r7, #32]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d002      	beq.n	800ab44 <HAL_I2C_Mem_Read+0x34>
 800ab3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d105      	bne.n	800ab50 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab4a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e0f1      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ab56:	2b01      	cmp	r3, #1
 800ab58:	d101      	bne.n	800ab5e <HAL_I2C_Mem_Read+0x4e>
 800ab5a:	2302      	movs	r3, #2
 800ab5c:	e0ea      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2201      	movs	r2, #1
 800ab62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ab66:	f7fc fd3b 	bl	80075e0 <HAL_GetTick>
 800ab6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	9300      	str	r3, [sp, #0]
 800ab70:	2319      	movs	r3, #25
 800ab72:	2201      	movs	r2, #1
 800ab74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ab78:	68f8      	ldr	r0, [r7, #12]
 800ab7a:	f001 ffc8 	bl	800cb0e <I2C_WaitOnFlagUntilTimeout>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d001      	beq.n	800ab88 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800ab84:	2301      	movs	r3, #1
 800ab86:	e0d5      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2222      	movs	r2, #34	@ 0x22
 800ab8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2240      	movs	r2, #64	@ 0x40
 800ab94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	6a3a      	ldr	r2, [r7, #32]
 800aba2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800aba8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	2200      	movs	r2, #0
 800abae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800abb0:	88f8      	ldrh	r0, [r7, #6]
 800abb2:	893a      	ldrh	r2, [r7, #8]
 800abb4:	8979      	ldrh	r1, [r7, #10]
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	9301      	str	r3, [sp, #4]
 800abba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abbc:	9300      	str	r3, [sp, #0]
 800abbe:	4603      	mov	r3, r0
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f001 f95d 	bl	800be80 <I2C_RequestMemoryRead>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d005      	beq.n	800abd8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800abd4:	2301      	movs	r3, #1
 800abd6:	e0ad      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abdc:	b29b      	uxth	r3, r3
 800abde:	2bff      	cmp	r3, #255	@ 0xff
 800abe0:	d90e      	bls.n	800ac00 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	22ff      	movs	r2, #255	@ 0xff
 800abe6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abec:	b2da      	uxtb	r2, r3
 800abee:	8979      	ldrh	r1, [r7, #10]
 800abf0:	4b52      	ldr	r3, [pc, #328]	@ (800ad3c <HAL_I2C_Mem_Read+0x22c>)
 800abf2:	9300      	str	r3, [sp, #0]
 800abf4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800abf8:	68f8      	ldr	r0, [r7, #12]
 800abfa:	f002 f94b 	bl	800ce94 <I2C_TransferConfig>
 800abfe:	e00f      	b.n	800ac20 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac04:	b29a      	uxth	r2, r3
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac0e:	b2da      	uxtb	r2, r3
 800ac10:	8979      	ldrh	r1, [r7, #10]
 800ac12:	4b4a      	ldr	r3, [pc, #296]	@ (800ad3c <HAL_I2C_Mem_Read+0x22c>)
 800ac14:	9300      	str	r3, [sp, #0]
 800ac16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac1a:	68f8      	ldr	r0, [r7, #12]
 800ac1c:	f002 f93a 	bl	800ce94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	9300      	str	r3, [sp, #0]
 800ac24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac26:	2200      	movs	r2, #0
 800ac28:	2104      	movs	r1, #4
 800ac2a:	68f8      	ldr	r0, [r7, #12]
 800ac2c:	f001 ff6f 	bl	800cb0e <I2C_WaitOnFlagUntilTimeout>
 800ac30:	4603      	mov	r3, r0
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d001      	beq.n	800ac3a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800ac36:	2301      	movs	r3, #1
 800ac38:	e07c      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac44:	b2d2      	uxtb	r2, r2
 800ac46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac4c:	1c5a      	adds	r2, r3, #1
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac56:	3b01      	subs	r3, #1
 800ac58:	b29a      	uxth	r2, r3
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	3b01      	subs	r3, #1
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d034      	beq.n	800ace0 <HAL_I2C_Mem_Read+0x1d0>
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d130      	bne.n	800ace0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ac7e:	697b      	ldr	r3, [r7, #20]
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac84:	2200      	movs	r2, #0
 800ac86:	2180      	movs	r1, #128	@ 0x80
 800ac88:	68f8      	ldr	r0, [r7, #12]
 800ac8a:	f001 ff40 	bl	800cb0e <I2C_WaitOnFlagUntilTimeout>
 800ac8e:	4603      	mov	r3, r0
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d001      	beq.n	800ac98 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e04d      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac9c:	b29b      	uxth	r3, r3
 800ac9e:	2bff      	cmp	r3, #255	@ 0xff
 800aca0:	d90e      	bls.n	800acc0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	22ff      	movs	r2, #255	@ 0xff
 800aca6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acac:	b2da      	uxtb	r2, r3
 800acae:	8979      	ldrh	r1, [r7, #10]
 800acb0:	2300      	movs	r3, #0
 800acb2:	9300      	str	r3, [sp, #0]
 800acb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800acb8:	68f8      	ldr	r0, [r7, #12]
 800acba:	f002 f8eb 	bl	800ce94 <I2C_TransferConfig>
 800acbe:	e00f      	b.n	800ace0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800acc4:	b29a      	uxth	r2, r3
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800acce:	b2da      	uxtb	r2, r3
 800acd0:	8979      	ldrh	r1, [r7, #10]
 800acd2:	2300      	movs	r3, #0
 800acd4:	9300      	str	r3, [sp, #0]
 800acd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800acda:	68f8      	ldr	r0, [r7, #12]
 800acdc:	f002 f8da 	bl	800ce94 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ace4:	b29b      	uxth	r3, r3
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d19a      	bne.n	800ac20 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800acea:	697a      	ldr	r2, [r7, #20]
 800acec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800acee:	68f8      	ldr	r0, [r7, #12]
 800acf0:	f001 ffad 	bl	800cc4e <I2C_WaitOnSTOPFlagUntilTimeout>
 800acf4:	4603      	mov	r3, r0
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d001      	beq.n	800acfe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800acfa:	2301      	movs	r3, #1
 800acfc:	e01a      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2220      	movs	r2, #32
 800ad04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	6859      	ldr	r1, [r3, #4]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681a      	ldr	r2, [r3, #0]
 800ad10:	4b0b      	ldr	r3, [pc, #44]	@ (800ad40 <HAL_I2C_Mem_Read+0x230>)
 800ad12:	400b      	ands	r3, r1
 800ad14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2220      	movs	r2, #32
 800ad1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	2200      	movs	r2, #0
 800ad22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ad2e:	2300      	movs	r3, #0
 800ad30:	e000      	b.n	800ad34 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800ad32:	2302      	movs	r3, #2
  }
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3718      	adds	r7, #24
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	80002400 	.word	0x80002400
 800ad40:	fe00e800 	.word	0xfe00e800

0800ad44 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b086      	sub	sp, #24
 800ad48:	af02      	add	r7, sp, #8
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	4608      	mov	r0, r1
 800ad4e:	4611      	mov	r1, r2
 800ad50:	461a      	mov	r2, r3
 800ad52:	4603      	mov	r3, r0
 800ad54:	817b      	strh	r3, [r7, #10]
 800ad56:	460b      	mov	r3, r1
 800ad58:	813b      	strh	r3, [r7, #8]
 800ad5a:	4613      	mov	r3, r2
 800ad5c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	2b20      	cmp	r3, #32
 800ad68:	d16a      	bne.n	800ae40 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad6a:	69bb      	ldr	r3, [r7, #24]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d002      	beq.n	800ad76 <HAL_I2C_Mem_Write_IT+0x32>
 800ad70:	8bbb      	ldrh	r3, [r7, #28]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d105      	bne.n	800ad82 <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad7c:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e05f      	b.n	800ae42 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	699b      	ldr	r3, [r3, #24]
 800ad88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad90:	d101      	bne.n	800ad96 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 800ad92:	2302      	movs	r3, #2
 800ad94:	e055      	b.n	800ae42 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d101      	bne.n	800ada4 <HAL_I2C_Mem_Write_IT+0x60>
 800ada0:	2302      	movs	r3, #2
 800ada2:	e04e      	b.n	800ae42 <HAL_I2C_Mem_Write_IT+0xfe>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	2201      	movs	r2, #1
 800ada8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2221      	movs	r2, #33	@ 0x21
 800adb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	2240      	movs	r2, #64	@ 0x40
 800adb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2200      	movs	r2, #0
 800adc0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2200      	movs	r2, #0
 800adc6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	69ba      	ldr	r2, [r7, #24]
 800adcc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	8bba      	ldrh	r2, [r7, #28]
 800add2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	4a1d      	ldr	r2, [pc, #116]	@ (800ae4c <HAL_I2C_Mem_Write_IT+0x108>)
 800add8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	4a1c      	ldr	r2, [pc, #112]	@ (800ae50 <HAL_I2C_Mem_Write_IT+0x10c>)
 800adde:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800ade0:	897a      	ldrh	r2, [r7, #10]
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ade6:	88fb      	ldrh	r3, [r7, #6]
 800ade8:	2b01      	cmp	r3, #1
 800adea:	d109      	bne.n	800ae00 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800adec:	893b      	ldrh	r3, [r7, #8]
 800adee:	b2da      	uxtb	r2, r3
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	f04f 32ff 	mov.w	r2, #4294967295
 800adfc:	651a      	str	r2, [r3, #80]	@ 0x50
 800adfe:	e00b      	b.n	800ae18 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800ae00:	893b      	ldrh	r3, [r7, #8]
 800ae02:	0a1b      	lsrs	r3, r3, #8
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	b2da      	uxtb	r2, r3
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800ae0e:	893b      	ldrh	r3, [r7, #8]
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	461a      	mov	r2, r3
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ae18:	88fb      	ldrh	r3, [r7, #6]
 800ae1a:	b2da      	uxtb	r2, r3
 800ae1c:	8979      	ldrh	r1, [r7, #10]
 800ae1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ae54 <HAL_I2C_Mem_Write_IT+0x110>)
 800ae20:	9300      	str	r3, [sp, #0]
 800ae22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae26:	68f8      	ldr	r0, [r7, #12]
 800ae28:	f002 f834 	bl	800ce94 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ae34:	2101      	movs	r1, #1
 800ae36:	68f8      	ldr	r0, [r7, #12]
 800ae38:	f002 f85e 	bl	800cef8 <I2C_Enable_IRQ>

    return HAL_OK;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	e000      	b.n	800ae42 <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800ae40:	2302      	movs	r3, #2
  }
}
 800ae42:	4618      	mov	r0, r3
 800ae44:	3710      	adds	r7, #16
 800ae46:	46bd      	mov	sp, r7
 800ae48:	bd80      	pop	{r7, pc}
 800ae4a:	bf00      	nop
 800ae4c:	ffff0000 	.word	0xffff0000
 800ae50:	0800b205 	.word	0x0800b205
 800ae54:	80002000 	.word	0x80002000

0800ae58 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b08a      	sub	sp, #40	@ 0x28
 800ae5c:	af02      	add	r7, sp, #8
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	607a      	str	r2, [r7, #4]
 800ae62:	603b      	str	r3, [r7, #0]
 800ae64:	460b      	mov	r3, r1
 800ae66:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ae76:	b2db      	uxtb	r3, r3
 800ae78:	2b20      	cmp	r3, #32
 800ae7a:	f040 80e9 	bne.w	800b050 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	699b      	ldr	r3, [r3, #24]
 800ae84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ae88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae8c:	d101      	bne.n	800ae92 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 800ae8e:	2302      	movs	r3, #2
 800ae90:	e0df      	b.n	800b052 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d101      	bne.n	800aea0 <HAL_I2C_IsDeviceReady+0x48>
 800ae9c:	2302      	movs	r3, #2
 800ae9e:	e0d8      	b.n	800b052 <HAL_I2C_IsDeviceReady+0x1fa>
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2201      	movs	r2, #1
 800aea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2224      	movs	r2, #36	@ 0x24
 800aeac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	2b01      	cmp	r3, #1
 800aebc:	d105      	bne.n	800aeca <HAL_I2C_IsDeviceReady+0x72>
 800aebe:	897b      	ldrh	r3, [r7, #10]
 800aec0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800aec4:	4b65      	ldr	r3, [pc, #404]	@ (800b05c <HAL_I2C_IsDeviceReady+0x204>)
 800aec6:	4313      	orrs	r3, r2
 800aec8:	e004      	b.n	800aed4 <HAL_I2C_IsDeviceReady+0x7c>
 800aeca:	897b      	ldrh	r3, [r7, #10]
 800aecc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800aed0:	4b63      	ldr	r3, [pc, #396]	@ (800b060 <HAL_I2C_IsDeviceReady+0x208>)
 800aed2:	4313      	orrs	r3, r2
 800aed4:	68fa      	ldr	r2, [r7, #12]
 800aed6:	6812      	ldr	r2, [r2, #0]
 800aed8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800aeda:	f7fc fb81 	bl	80075e0 <HAL_GetTick>
 800aede:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	699b      	ldr	r3, [r3, #24]
 800aee6:	f003 0320 	and.w	r3, r3, #32
 800aeea:	2b20      	cmp	r3, #32
 800aeec:	bf0c      	ite	eq
 800aeee:	2301      	moveq	r3, #1
 800aef0:	2300      	movne	r3, #0
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	699b      	ldr	r3, [r3, #24]
 800aefc:	f003 0310 	and.w	r3, r3, #16
 800af00:	2b10      	cmp	r3, #16
 800af02:	bf0c      	ite	eq
 800af04:	2301      	moveq	r3, #1
 800af06:	2300      	movne	r3, #0
 800af08:	b2db      	uxtb	r3, r3
 800af0a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800af0c:	e034      	b.n	800af78 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af14:	d01a      	beq.n	800af4c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800af16:	f7fc fb63 	bl	80075e0 <HAL_GetTick>
 800af1a:	4602      	mov	r2, r0
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	1ad3      	subs	r3, r2, r3
 800af20:	683a      	ldr	r2, [r7, #0]
 800af22:	429a      	cmp	r2, r3
 800af24:	d302      	bcc.n	800af2c <HAL_I2C_IsDeviceReady+0xd4>
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d10f      	bne.n	800af4c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	2220      	movs	r2, #32
 800af30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af38:	f043 0220 	orr.w	r2, r3, #32
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	2200      	movs	r2, #0
 800af44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800af48:	2301      	movs	r3, #1
 800af4a:	e082      	b.n	800b052 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	699b      	ldr	r3, [r3, #24]
 800af52:	f003 0320 	and.w	r3, r3, #32
 800af56:	2b20      	cmp	r3, #32
 800af58:	bf0c      	ite	eq
 800af5a:	2301      	moveq	r3, #1
 800af5c:	2300      	movne	r3, #0
 800af5e:	b2db      	uxtb	r3, r3
 800af60:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	699b      	ldr	r3, [r3, #24]
 800af68:	f003 0310 	and.w	r3, r3, #16
 800af6c:	2b10      	cmp	r3, #16
 800af6e:	bf0c      	ite	eq
 800af70:	2301      	moveq	r3, #1
 800af72:	2300      	movne	r3, #0
 800af74:	b2db      	uxtb	r3, r3
 800af76:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800af78:	7fbb      	ldrb	r3, [r7, #30]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d102      	bne.n	800af84 <HAL_I2C_IsDeviceReady+0x12c>
 800af7e:	7f7b      	ldrb	r3, [r7, #29]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d0c4      	beq.n	800af0e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	f003 0310 	and.w	r3, r3, #16
 800af8e:	2b10      	cmp	r3, #16
 800af90:	d027      	beq.n	800afe2 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	9300      	str	r3, [sp, #0]
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	2200      	movs	r2, #0
 800af9a:	2120      	movs	r1, #32
 800af9c:	68f8      	ldr	r0, [r7, #12]
 800af9e:	f001 fdb6 	bl	800cb0e <I2C_WaitOnFlagUntilTimeout>
 800afa2:	4603      	mov	r3, r0
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d00e      	beq.n	800afc6 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afac:	2b04      	cmp	r3, #4
 800afae:	d107      	bne.n	800afc0 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	2220      	movs	r2, #32
 800afb6:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2200      	movs	r2, #0
 800afbc:	645a      	str	r2, [r3, #68]	@ 0x44
 800afbe:	e026      	b.n	800b00e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800afc0:	2301      	movs	r3, #1
 800afc2:	77fb      	strb	r3, [r7, #31]
 800afc4:	e023      	b.n	800b00e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	2220      	movs	r2, #32
 800afcc:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	2220      	movs	r2, #32
 800afd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2200      	movs	r2, #0
 800afda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800afde:	2300      	movs	r3, #0
 800afe0:	e037      	b.n	800b052 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	2210      	movs	r2, #16
 800afe8:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	9300      	str	r3, [sp, #0]
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	2200      	movs	r2, #0
 800aff2:	2120      	movs	r1, #32
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f001 fd8a 	bl	800cb0e <I2C_WaitOnFlagUntilTimeout>
 800affa:	4603      	mov	r3, r0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d002      	beq.n	800b006 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800b000:	2301      	movs	r3, #1
 800b002:	77fb      	strb	r3, [r7, #31]
 800b004:	e003      	b.n	800b00e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	2220      	movs	r2, #32
 800b00c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800b00e:	697b      	ldr	r3, [r7, #20]
 800b010:	3301      	adds	r3, #1
 800b012:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	687a      	ldr	r2, [r7, #4]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d904      	bls.n	800b026 <HAL_I2C_IsDeviceReady+0x1ce>
 800b01c:	7ffb      	ldrb	r3, [r7, #31]
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d101      	bne.n	800b026 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800b022:	2300      	movs	r3, #0
 800b024:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800b026:	697b      	ldr	r3, [r7, #20]
 800b028:	687a      	ldr	r2, [r7, #4]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	f63f af43 	bhi.w	800aeb6 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2220      	movs	r2, #32
 800b034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b03c:	f043 0220 	orr.w	r2, r3, #32
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2200      	movs	r2, #0
 800b048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	e000      	b.n	800b052 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800b050:	2302      	movs	r3, #2
  }
}
 800b052:	4618      	mov	r0, r3
 800b054:	3720      	adds	r7, #32
 800b056:	46bd      	mov	sp, r7
 800b058:	bd80      	pop	{r7, pc}
 800b05a:	bf00      	nop
 800b05c:	02002000 	.word	0x02002000
 800b060:	02002800 	.word	0x02002800

0800b064 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800b064:	b580      	push	{r7, lr}
 800b066:	b084      	sub	sp, #16
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	699b      	ldr	r3, [r3, #24]
 800b072:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b080:	2b00      	cmp	r3, #0
 800b082:	d005      	beq.n	800b090 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b088:	68ba      	ldr	r2, [r7, #8]
 800b08a:	68f9      	ldr	r1, [r7, #12]
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	4798      	blx	r3
  }
}
 800b090:	bf00      	nop
 800b092:	3710      	adds	r7, #16
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}

0800b098 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b086      	sub	sp, #24
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	699b      	ldr	r3, [r3, #24]
 800b0a6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	0a1b      	lsrs	r3, r3, #8
 800b0b4:	f003 0301 	and.w	r3, r3, #1
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d010      	beq.n	800b0de <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	09db      	lsrs	r3, r3, #7
 800b0c0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d00a      	beq.n	800b0de <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0cc:	f043 0201 	orr.w	r2, r3, #1
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b0dc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	0a9b      	lsrs	r3, r3, #10
 800b0e2:	f003 0301 	and.w	r3, r3, #1
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d010      	beq.n	800b10c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	09db      	lsrs	r3, r3, #7
 800b0ee:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d00a      	beq.n	800b10c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0fa:	f043 0208 	orr.w	r2, r3, #8
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b10a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	0a5b      	lsrs	r3, r3, #9
 800b110:	f003 0301 	and.w	r3, r3, #1
 800b114:	2b00      	cmp	r3, #0
 800b116:	d010      	beq.n	800b13a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	09db      	lsrs	r3, r3, #7
 800b11c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800b120:	2b00      	cmp	r3, #0
 800b122:	d00a      	beq.n	800b13a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b128:	f043 0202 	orr.w	r2, r3, #2
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b138:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b13e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	f003 030b 	and.w	r3, r3, #11
 800b146:	2b00      	cmp	r3, #0
 800b148:	d003      	beq.n	800b152 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800b14a:	68f9      	ldr	r1, [r7, #12]
 800b14c:	6878      	ldr	r0, [r7, #4]
 800b14e:	f001 fb85 	bl	800c85c <I2C_ITError>
  }
}
 800b152:	bf00      	nop
 800b154:	3718      	adds	r7, #24
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}

0800b15a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b15a:	b480      	push	{r7}
 800b15c:	b083      	sub	sp, #12
 800b15e:	af00      	add	r7, sp, #0
 800b160:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800b162:	bf00      	nop
 800b164:	370c      	adds	r7, #12
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr

0800b16e <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b16e:	b480      	push	{r7}
 800b170:	b083      	sub	sp, #12
 800b172:	af00      	add	r7, sp, #0
 800b174:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800b176:	bf00      	nop
 800b178:	370c      	adds	r7, #12
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr

0800b182 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b182:	b480      	push	{r7}
 800b184:	b083      	sub	sp, #12
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b18a:	bf00      	nop
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr

0800b196 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b196:	b480      	push	{r7}
 800b198:	b083      	sub	sp, #12
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b19e:	bf00      	nop
 800b1a0:	370c      	adds	r7, #12
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr

0800b1aa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b1aa:	b480      	push	{r7}
 800b1ac:	b083      	sub	sp, #12
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
 800b1b2:	460b      	mov	r3, r1
 800b1b4:	70fb      	strb	r3, [r7, #3]
 800b1b6:	4613      	mov	r3, r2
 800b1b8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b1ba:	bf00      	nop
 800b1bc:	370c      	adds	r7, #12
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c4:	4770      	bx	lr

0800b1c6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1c6:	b480      	push	{r7}
 800b1c8:	b083      	sub	sp, #12
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800b1ce:	bf00      	nop
 800b1d0:	370c      	adds	r7, #12
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d8:	4770      	bx	lr

0800b1da <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1da:	b480      	push	{r7}
 800b1dc:	b083      	sub	sp, #12
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800b1e2:	bf00      	nop
 800b1e4:	370c      	adds	r7, #12
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ec:	4770      	bx	lr

0800b1ee <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b1ee:	b480      	push	{r7}
 800b1f0:	b083      	sub	sp, #12
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800b1f6:	bf00      	nop
 800b1f8:	370c      	adds	r7, #12
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b200:	4770      	bx	lr
	...

0800b204 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b088      	sub	sp, #32
 800b208:	af02      	add	r7, sp, #8
 800b20a:	60f8      	str	r0, [r7, #12]
 800b20c:	60b9      	str	r1, [r7, #8]
 800b20e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800b210:	4b93      	ldr	r3, [pc, #588]	@ (800b460 <I2C_Mem_ISR_IT+0x25c>)
 800b212:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d101      	bne.n	800b226 <I2C_Mem_ISR_IT+0x22>
 800b222:	2302      	movs	r3, #2
 800b224:	e118      	b.n	800b458 <I2C_Mem_ISR_IT+0x254>
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2201      	movs	r2, #1
 800b22a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	091b      	lsrs	r3, r3, #4
 800b232:	f003 0301 	and.w	r3, r3, #1
 800b236:	2b00      	cmp	r3, #0
 800b238:	d013      	beq.n	800b262 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	091b      	lsrs	r3, r3, #4
 800b23e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00d      	beq.n	800b262 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2210      	movs	r2, #16
 800b24c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b252:	f043 0204 	orr.w	r2, r3, #4
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b25a:	68f8      	ldr	r0, [r7, #12]
 800b25c:	f001 fc15 	bl	800ca8a <I2C_Flush_TXDR>
 800b260:	e0e5      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b262:	693b      	ldr	r3, [r7, #16]
 800b264:	089b      	lsrs	r3, r3, #2
 800b266:	f003 0301 	and.w	r3, r3, #1
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d023      	beq.n	800b2b6 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	089b      	lsrs	r3, r3, #2
 800b272:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b276:	2b00      	cmp	r3, #0
 800b278:	d01d      	beq.n	800b2b6 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	f023 0304 	bic.w	r3, r3, #4
 800b280:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b28c:	b2d2      	uxtb	r2, r2
 800b28e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b294:	1c5a      	adds	r2, r3, #1
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b29e:	3b01      	subs	r3, #1
 800b2a0:	b29a      	uxth	r2, r3
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2aa:	b29b      	uxth	r3, r3
 800b2ac:	3b01      	subs	r3, #1
 800b2ae:	b29a      	uxth	r2, r3
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800b2b4:	e0bb      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b2b6:	693b      	ldr	r3, [r7, #16]
 800b2b8:	085b      	lsrs	r3, r3, #1
 800b2ba:	f003 0301 	and.w	r3, r3, #1
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d02d      	beq.n	800b31e <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	085b      	lsrs	r3, r3, #1
 800b2c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d027      	beq.n	800b31e <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2d6:	d118      	bne.n	800b30a <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2dc:	781a      	ldrb	r2, [r3, #0]
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2e8:	1c5a      	adds	r2, r3, #1
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b2f2:	3b01      	subs	r3, #1
 800b2f4:	b29a      	uxth	r2, r3
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2fe:	b29b      	uxth	r3, r3
 800b300:	3b01      	subs	r3, #1
 800b302:	b29a      	uxth	r2, r3
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800b308:	e091      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	68fa      	ldr	r2, [r7, #12]
 800b310:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b312:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	f04f 32ff 	mov.w	r2, #4294967295
 800b31a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800b31c:	e087      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	09db      	lsrs	r3, r3, #7
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d03d      	beq.n	800b3a6 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	099b      	lsrs	r3, r3, #6
 800b32e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800b332:	2b00      	cmp	r3, #0
 800b334:	d037      	beq.n	800b3a6 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b33a:	b29b      	uxth	r3, r3
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d02c      	beq.n	800b39a <I2C_Mem_ISR_IT+0x196>
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b344:	2b00      	cmp	r3, #0
 800b346:	d128      	bne.n	800b39a <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	2bff      	cmp	r3, #255	@ 0xff
 800b350:	d910      	bls.n	800b374 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	22ff      	movs	r2, #255	@ 0xff
 800b356:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b35c:	b299      	uxth	r1, r3
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b362:	b2da      	uxtb	r2, r3
 800b364:	2300      	movs	r3, #0
 800b366:	9300      	str	r3, [sp, #0]
 800b368:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b36c:	68f8      	ldr	r0, [r7, #12]
 800b36e:	f001 fd91 	bl	800ce94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b372:	e017      	b.n	800b3a4 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b378:	b29a      	uxth	r2, r3
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b382:	b299      	uxth	r1, r3
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b388:	b2da      	uxtb	r2, r3
 800b38a:	2300      	movs	r3, #0
 800b38c:	9300      	str	r3, [sp, #0]
 800b38e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b392:	68f8      	ldr	r0, [r7, #12]
 800b394:	f001 fd7e 	bl	800ce94 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b398:	e004      	b.n	800b3a4 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b39a:	2140      	movs	r1, #64	@ 0x40
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f001 fa5d 	bl	800c85c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b3a2:	e044      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
 800b3a4:	e043      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800b3a6:	693b      	ldr	r3, [r7, #16]
 800b3a8:	099b      	lsrs	r3, r3, #6
 800b3aa:	f003 0301 	and.w	r3, r3, #1
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d03d      	beq.n	800b42e <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	099b      	lsrs	r3, r3, #6
 800b3b6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d037      	beq.n	800b42e <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b3be:	2101      	movs	r1, #1
 800b3c0:	68f8      	ldr	r0, [r7, #12]
 800b3c2:	f001 fe1d 	bl	800d000 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b3c6:	2102      	movs	r1, #2
 800b3c8:	68f8      	ldr	r0, [r7, #12]
 800b3ca:	f001 fd95 	bl	800cef8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b22      	cmp	r3, #34	@ 0x22
 800b3d8:	d101      	bne.n	800b3de <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 800b3da:	4b22      	ldr	r3, [pc, #136]	@ (800b464 <I2C_Mem_ISR_IT+0x260>)
 800b3dc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	2bff      	cmp	r3, #255	@ 0xff
 800b3e6:	d910      	bls.n	800b40a <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	22ff      	movs	r2, #255	@ 0xff
 800b3ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3f2:	b299      	uxth	r1, r3
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3f8:	b2da      	uxtb	r2, r3
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	9300      	str	r3, [sp, #0]
 800b3fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b402:	68f8      	ldr	r0, [r7, #12]
 800b404:	f001 fd46 	bl	800ce94 <I2C_TransferConfig>
 800b408:	e011      	b.n	800b42e <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b40e:	b29a      	uxth	r2, r3
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b418:	b299      	uxth	r1, r3
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b41e:	b2da      	uxtb	r2, r3
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	9300      	str	r3, [sp, #0]
 800b424:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b428:	68f8      	ldr	r0, [r7, #12]
 800b42a:	f001 fd33 	bl	800ce94 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	095b      	lsrs	r3, r3, #5
 800b432:	f003 0301 	and.w	r3, r3, #1
 800b436:	2b00      	cmp	r3, #0
 800b438:	d009      	beq.n	800b44e <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	095b      	lsrs	r3, r3, #5
 800b43e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b442:	2b00      	cmp	r3, #0
 800b444:	d003      	beq.n	800b44e <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800b446:	6939      	ldr	r1, [r7, #16]
 800b448:	68f8      	ldr	r0, [r7, #12]
 800b44a:	f000 fe8d 	bl	800c168 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	2200      	movs	r2, #0
 800b452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b456:	2300      	movs	r3, #0
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3718      	adds	r7, #24
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	80002000 	.word	0x80002000
 800b464:	80002400 	.word	0x80002400

0800b468 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b086      	sub	sp, #24
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b478:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b484:	2b01      	cmp	r3, #1
 800b486:	d101      	bne.n	800b48c <I2C_Slave_ISR_IT+0x24>
 800b488:	2302      	movs	r3, #2
 800b48a:	e0ed      	b.n	800b668 <I2C_Slave_ISR_IT+0x200>
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2201      	movs	r2, #1
 800b490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	095b      	lsrs	r3, r3, #5
 800b498:	f003 0301 	and.w	r3, r3, #1
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00a      	beq.n	800b4b6 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	095b      	lsrs	r3, r3, #5
 800b4a4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d004      	beq.n	800b4b6 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800b4ac:	6939      	ldr	r1, [r7, #16]
 800b4ae:	68f8      	ldr	r0, [r7, #12]
 800b4b0:	f000 ff24 	bl	800c2fc <I2C_ITSlaveCplt>
 800b4b4:	e0d3      	b.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	091b      	lsrs	r3, r3, #4
 800b4ba:	f003 0301 	and.w	r3, r3, #1
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d04d      	beq.n	800b55e <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	091b      	lsrs	r3, r3, #4
 800b4c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d047      	beq.n	800b55e <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b4d2:	b29b      	uxth	r3, r3
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d128      	bne.n	800b52a <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4de:	b2db      	uxtb	r3, r3
 800b4e0:	2b28      	cmp	r3, #40	@ 0x28
 800b4e2:	d108      	bne.n	800b4f6 <I2C_Slave_ISR_IT+0x8e>
 800b4e4:	697b      	ldr	r3, [r7, #20]
 800b4e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b4ea:	d104      	bne.n	800b4f6 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b4ec:	6939      	ldr	r1, [r7, #16]
 800b4ee:	68f8      	ldr	r0, [r7, #12]
 800b4f0:	f001 f95e 	bl	800c7b0 <I2C_ITListenCplt>
 800b4f4:	e032      	b.n	800b55c <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4fc:	b2db      	uxtb	r3, r3
 800b4fe:	2b29      	cmp	r3, #41	@ 0x29
 800b500:	d10e      	bne.n	800b520 <I2C_Slave_ISR_IT+0xb8>
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b508:	d00a      	beq.n	800b520 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2210      	movs	r2, #16
 800b510:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b512:	68f8      	ldr	r0, [r7, #12]
 800b514:	f001 fab9 	bl	800ca8a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b518:	68f8      	ldr	r0, [r7, #12]
 800b51a:	f000 fdc6 	bl	800c0aa <I2C_ITSlaveSeqCplt>
 800b51e:	e01d      	b.n	800b55c <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	2210      	movs	r2, #16
 800b526:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800b528:	e096      	b.n	800b658 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	2210      	movs	r2, #16
 800b530:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b536:	f043 0204 	orr.w	r2, r3, #4
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d004      	beq.n	800b54e <I2C_Slave_ISR_IT+0xe6>
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b54a:	f040 8085 	bne.w	800b658 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b552:	4619      	mov	r1, r3
 800b554:	68f8      	ldr	r0, [r7, #12]
 800b556:	f001 f981 	bl	800c85c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b55a:	e07d      	b.n	800b658 <I2C_Slave_ISR_IT+0x1f0>
 800b55c:	e07c      	b.n	800b658 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	089b      	lsrs	r3, r3, #2
 800b562:	f003 0301 	and.w	r3, r3, #1
 800b566:	2b00      	cmp	r3, #0
 800b568:	d030      	beq.n	800b5cc <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	089b      	lsrs	r3, r3, #2
 800b56e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800b572:	2b00      	cmp	r3, #0
 800b574:	d02a      	beq.n	800b5cc <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d018      	beq.n	800b5b2 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b58a:	b2d2      	uxtb	r2, r2
 800b58c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b592:	1c5a      	adds	r2, r3, #1
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b59c:	3b01      	subs	r3, #1
 800b59e:	b29a      	uxth	r2, r3
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5a8:	b29b      	uxth	r3, r3
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	b29a      	uxth	r2, r3
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d14f      	bne.n	800b65c <I2C_Slave_ISR_IT+0x1f4>
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b5c2:	d04b      	beq.n	800b65c <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800b5c4:	68f8      	ldr	r0, [r7, #12]
 800b5c6:	f000 fd70 	bl	800c0aa <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800b5ca:	e047      	b.n	800b65c <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	08db      	lsrs	r3, r3, #3
 800b5d0:	f003 0301 	and.w	r3, r3, #1
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d00a      	beq.n	800b5ee <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	08db      	lsrs	r3, r3, #3
 800b5dc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d004      	beq.n	800b5ee <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800b5e4:	6939      	ldr	r1, [r7, #16]
 800b5e6:	68f8      	ldr	r0, [r7, #12]
 800b5e8:	f000 fc9e 	bl	800bf28 <I2C_ITAddrCplt>
 800b5ec:	e037      	b.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	085b      	lsrs	r3, r3, #1
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d031      	beq.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	085b      	lsrs	r3, r3, #1
 800b5fe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b602:	2b00      	cmp	r3, #0
 800b604:	d02b      	beq.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b60a:	b29b      	uxth	r3, r3
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d018      	beq.n	800b642 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b614:	781a      	ldrb	r2, [r3, #0]
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b620:	1c5a      	adds	r2, r3, #1
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b62a:	b29b      	uxth	r3, r3
 800b62c:	3b01      	subs	r3, #1
 800b62e:	b29a      	uxth	r2, r3
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b638:	3b01      	subs	r3, #1
 800b63a:	b29a      	uxth	r2, r3
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800b640:	e00d      	b.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b648:	d002      	beq.n	800b650 <I2C_Slave_ISR_IT+0x1e8>
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d106      	bne.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b650:	68f8      	ldr	r0, [r7, #12]
 800b652:	f000 fd2a 	bl	800c0aa <I2C_ITSlaveSeqCplt>
 800b656:	e002      	b.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800b658:	bf00      	nop
 800b65a:	e000      	b.n	800b65e <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800b65c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	2200      	movs	r2, #0
 800b662:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b666:	2300      	movs	r3, #0
}
 800b668:	4618      	mov	r0, r3
 800b66a:	3718      	adds	r7, #24
 800b66c:	46bd      	mov	sp, r7
 800b66e:	bd80      	pop	{r7, pc}

0800b670 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b088      	sub	sp, #32
 800b674:	af02      	add	r7, sp, #8
 800b676:	60f8      	str	r0, [r7, #12]
 800b678:	60b9      	str	r1, [r7, #8]
 800b67a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b682:	2b01      	cmp	r3, #1
 800b684:	d101      	bne.n	800b68a <I2C_Master_ISR_DMA+0x1a>
 800b686:	2302      	movs	r3, #2
 800b688:	e0e1      	b.n	800b84e <I2C_Master_ISR_DMA+0x1de>
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2201      	movs	r2, #1
 800b68e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	091b      	lsrs	r3, r3, #4
 800b696:	f003 0301 	and.w	r3, r3, #1
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d017      	beq.n	800b6ce <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	091b      	lsrs	r3, r3, #4
 800b6a2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	d011      	beq.n	800b6ce <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2210      	movs	r2, #16
 800b6b0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6b6:	f043 0204 	orr.w	r2, r3, #4
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800b6be:	2120      	movs	r1, #32
 800b6c0:	68f8      	ldr	r0, [r7, #12]
 800b6c2:	f001 fc19 	bl	800cef8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	f001 f9df 	bl	800ca8a <I2C_Flush_TXDR>
 800b6cc:	e0ba      	b.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	09db      	lsrs	r3, r3, #7
 800b6d2:	f003 0301 	and.w	r3, r3, #1
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d072      	beq.n	800b7c0 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	099b      	lsrs	r3, r3, #6
 800b6de:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d06c      	beq.n	800b7c0 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	681a      	ldr	r2, [r3, #0]
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b6f4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b6fa:	b29b      	uxth	r3, r3
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d04e      	beq.n	800b79e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	b29b      	uxth	r3, r3
 800b708:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b70c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b712:	b29b      	uxth	r3, r3
 800b714:	2bff      	cmp	r3, #255	@ 0xff
 800b716:	d906      	bls.n	800b726 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	22ff      	movs	r2, #255	@ 0xff
 800b71c:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800b71e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b722:	617b      	str	r3, [r7, #20]
 800b724:	e010      	b.n	800b748 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b734:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b738:	d003      	beq.n	800b742 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b73e:	617b      	str	r3, [r7, #20]
 800b740:	e002      	b.n	800b748 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800b742:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b746:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b74c:	b2da      	uxtb	r2, r3
 800b74e:	8a79      	ldrh	r1, [r7, #18]
 800b750:	2300      	movs	r3, #0
 800b752:	9300      	str	r3, [sp, #0]
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	f001 fb9c 	bl	800ce94 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b760:	b29a      	uxth	r2, r3
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b766:	1ad3      	subs	r3, r2, r3
 800b768:	b29a      	uxth	r2, r3
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b774:	b2db      	uxtb	r3, r3
 800b776:	2b22      	cmp	r3, #34	@ 0x22
 800b778:	d108      	bne.n	800b78c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b788:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b78a:	e05b      	b.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	681a      	ldr	r2, [r3, #0]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b79a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b79c:	e052      	b.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	685b      	ldr	r3, [r3, #4]
 800b7a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b7a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b7ac:	d003      	beq.n	800b7b6 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800b7ae:	68f8      	ldr	r0, [r7, #12]
 800b7b0:	f000 fc3e 	bl	800c030 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800b7b4:	e046      	b.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b7b6:	2140      	movs	r1, #64	@ 0x40
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f001 f84f 	bl	800c85c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800b7be:	e041      	b.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	099b      	lsrs	r3, r3, #6
 800b7c4:	f003 0301 	and.w	r3, r3, #1
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d029      	beq.n	800b820 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	099b      	lsrs	r3, r3, #6
 800b7d0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d023      	beq.n	800b820 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d119      	bne.n	800b816 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	685b      	ldr	r3, [r3, #4]
 800b7e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b7ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b7f0:	d027      	beq.n	800b842 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b7fa:	d108      	bne.n	800b80e <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	685a      	ldr	r2, [r3, #4]
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b80a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800b80c:	e019      	b.n	800b842 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800b80e:	68f8      	ldr	r0, [r7, #12]
 800b810:	f000 fc0e 	bl	800c030 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800b814:	e015      	b.n	800b842 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b816:	2140      	movs	r1, #64	@ 0x40
 800b818:	68f8      	ldr	r0, [r7, #12]
 800b81a:	f001 f81f 	bl	800c85c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b81e:	e010      	b.n	800b842 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	095b      	lsrs	r3, r3, #5
 800b824:	f003 0301 	and.w	r3, r3, #1
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00b      	beq.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	095b      	lsrs	r3, r3, #5
 800b830:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800b834:	2b00      	cmp	r3, #0
 800b836:	d005      	beq.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800b838:	68b9      	ldr	r1, [r7, #8]
 800b83a:	68f8      	ldr	r0, [r7, #12]
 800b83c:	f000 fc94 	bl	800c168 <I2C_ITMasterCplt>
 800b840:	e000      	b.n	800b844 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800b842:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2200      	movs	r2, #0
 800b848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800b84c:	2300      	movs	r3, #0
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3718      	adds	r7, #24
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}
	...

0800b858 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b088      	sub	sp, #32
 800b85c:	af02      	add	r7, sp, #8
 800b85e:	60f8      	str	r0, [r7, #12]
 800b860:	60b9      	str	r1, [r7, #8]
 800b862:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800b864:	4b92      	ldr	r3, [pc, #584]	@ (800bab0 <I2C_Mem_ISR_DMA+0x258>)
 800b866:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b86e:	2b01      	cmp	r3, #1
 800b870:	d101      	bne.n	800b876 <I2C_Mem_ISR_DMA+0x1e>
 800b872:	2302      	movs	r3, #2
 800b874:	e118      	b.n	800baa8 <I2C_Mem_ISR_DMA+0x250>
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	2201      	movs	r2, #1
 800b87a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	091b      	lsrs	r3, r3, #4
 800b882:	f003 0301 	and.w	r3, r3, #1
 800b886:	2b00      	cmp	r3, #0
 800b888:	d017      	beq.n	800b8ba <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	091b      	lsrs	r3, r3, #4
 800b88e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800b892:	2b00      	cmp	r3, #0
 800b894:	d011      	beq.n	800b8ba <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2210      	movs	r2, #16
 800b89c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b8a2:	f043 0204 	orr.w	r2, r3, #4
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800b8aa:	2120      	movs	r1, #32
 800b8ac:	68f8      	ldr	r0, [r7, #12]
 800b8ae:	f001 fb23 	bl	800cef8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b8b2:	68f8      	ldr	r0, [r7, #12]
 800b8b4:	f001 f8e9 	bl	800ca8a <I2C_Flush_TXDR>
 800b8b8:	e0f1      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	085b      	lsrs	r3, r3, #1
 800b8be:	f003 0301 	and.w	r3, r3, #1
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d00f      	beq.n	800b8e6 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	085b      	lsrs	r3, r3, #1
 800b8ca:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d009      	beq.n	800b8e6 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	68fa      	ldr	r2, [r7, #12]
 800b8d8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b8da:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f04f 32ff 	mov.w	r2, #4294967295
 800b8e2:	651a      	str	r2, [r3, #80]	@ 0x50
 800b8e4:	e0db      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b8e6:	68bb      	ldr	r3, [r7, #8]
 800b8e8:	09db      	lsrs	r3, r3, #7
 800b8ea:	f003 0301 	and.w	r3, r3, #1
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d060      	beq.n	800b9b4 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	099b      	lsrs	r3, r3, #6
 800b8f6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d05a      	beq.n	800b9b4 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b8fe:	2101      	movs	r1, #1
 800b900:	68f8      	ldr	r0, [r7, #12]
 800b902:	f001 fb7d 	bl	800d000 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800b906:	2110      	movs	r1, #16
 800b908:	68f8      	ldr	r0, [r7, #12]
 800b90a:	f001 faf5 	bl	800cef8 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b912:	b29b      	uxth	r3, r3
 800b914:	2b00      	cmp	r3, #0
 800b916:	d048      	beq.n	800b9aa <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b91c:	b29b      	uxth	r3, r3
 800b91e:	2bff      	cmp	r3, #255	@ 0xff
 800b920:	d910      	bls.n	800b944 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	22ff      	movs	r2, #255	@ 0xff
 800b926:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b92c:	b299      	uxth	r1, r3
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b932:	b2da      	uxtb	r2, r3
 800b934:	2300      	movs	r3, #0
 800b936:	9300      	str	r3, [sp, #0]
 800b938:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800b93c:	68f8      	ldr	r0, [r7, #12]
 800b93e:	f001 faa9 	bl	800ce94 <I2C_TransferConfig>
 800b942:	e011      	b.n	800b968 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b948:	b29a      	uxth	r2, r3
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b952:	b299      	uxth	r1, r3
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b958:	b2da      	uxtb	r2, r3
 800b95a:	2300      	movs	r3, #0
 800b95c:	9300      	str	r3, [sp, #0]
 800b95e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b962:	68f8      	ldr	r0, [r7, #12]
 800b964:	f001 fa96 	bl	800ce94 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b96c:	b29a      	uxth	r2, r3
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b972:	1ad3      	subs	r3, r2, r3
 800b974:	b29a      	uxth	r2, r3
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b980:	b2db      	uxtb	r3, r3
 800b982:	2b22      	cmp	r3, #34	@ 0x22
 800b984:	d108      	bne.n	800b998 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b994:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b996:	e082      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	681a      	ldr	r2, [r3, #0]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b9a6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800b9a8:	e079      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800b9aa:	2140      	movs	r1, #64	@ 0x40
 800b9ac:	68f8      	ldr	r0, [r7, #12]
 800b9ae:	f000 ff55 	bl	800c85c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800b9b2:	e074      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	099b      	lsrs	r3, r3, #6
 800b9b8:	f003 0301 	and.w	r3, r3, #1
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d05e      	beq.n	800ba7e <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	099b      	lsrs	r3, r3, #6
 800b9c4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d058      	beq.n	800ba7e <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b9cc:	2101      	movs	r1, #1
 800b9ce:	68f8      	ldr	r0, [r7, #12]
 800b9d0:	f001 fb16 	bl	800d000 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800b9d4:	2110      	movs	r1, #16
 800b9d6:	68f8      	ldr	r0, [r7, #12]
 800b9d8:	f001 fa8e 	bl	800cef8 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	2b22      	cmp	r3, #34	@ 0x22
 800b9e6:	d101      	bne.n	800b9ec <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800b9e8:	4b32      	ldr	r3, [pc, #200]	@ (800bab4 <I2C_Mem_ISR_DMA+0x25c>)
 800b9ea:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b9f0:	b29b      	uxth	r3, r3
 800b9f2:	2bff      	cmp	r3, #255	@ 0xff
 800b9f4:	d910      	bls.n	800ba18 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	22ff      	movs	r2, #255	@ 0xff
 800b9fa:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba00:	b299      	uxth	r1, r3
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba06:	b2da      	uxtb	r2, r3
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ba10:	68f8      	ldr	r0, [r7, #12]
 800ba12:	f001 fa3f 	bl	800ce94 <I2C_TransferConfig>
 800ba16:	e011      	b.n	800ba3c <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba1c:	b29a      	uxth	r2, r3
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba26:	b299      	uxth	r1, r3
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba2c:	b2da      	uxtb	r2, r3
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	9300      	str	r3, [sp, #0]
 800ba32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ba36:	68f8      	ldr	r0, [r7, #12]
 800ba38:	f001 fa2c 	bl	800ce94 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ba40:	b29a      	uxth	r2, r3
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ba46:	1ad3      	subs	r3, r2, r3
 800ba48:	b29a      	uxth	r2, r3
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba54:	b2db      	uxtb	r3, r3
 800ba56:	2b22      	cmp	r3, #34	@ 0x22
 800ba58:	d108      	bne.n	800ba6c <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	681a      	ldr	r2, [r3, #0]
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ba68:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ba6a:	e018      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	681a      	ldr	r2, [r3, #0]
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ba7a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ba7c:	e00f      	b.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ba7e:	68bb      	ldr	r3, [r7, #8]
 800ba80:	095b      	lsrs	r3, r3, #5
 800ba82:	f003 0301 	and.w	r3, r3, #1
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d009      	beq.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	095b      	lsrs	r3, r3, #5
 800ba8e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d003      	beq.n	800ba9e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800ba96:	68b9      	ldr	r1, [r7, #8]
 800ba98:	68f8      	ldr	r0, [r7, #12]
 800ba9a:	f000 fb65 	bl	800c168 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	2200      	movs	r2, #0
 800baa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800baa6:	2300      	movs	r3, #0
}
 800baa8:	4618      	mov	r0, r3
 800baaa:	3718      	adds	r7, #24
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}
 800bab0:	80002000 	.word	0x80002000
 800bab4:	80002400 	.word	0x80002400

0800bab8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b088      	sub	sp, #32
 800babc:	af00      	add	r7, sp, #0
 800babe:	60f8      	str	r0, [r7, #12]
 800bac0:	60b9      	str	r1, [r7, #8]
 800bac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bac8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800baca:	2300      	movs	r3, #0
 800bacc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d101      	bne.n	800badc <I2C_Slave_ISR_DMA+0x24>
 800bad8:	2302      	movs	r3, #2
 800bada:	e1cc      	b.n	800be76 <I2C_Slave_ISR_DMA+0x3be>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	095b      	lsrs	r3, r3, #5
 800bae8:	f003 0301 	and.w	r3, r3, #1
 800baec:	2b00      	cmp	r3, #0
 800baee:	d00a      	beq.n	800bb06 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	095b      	lsrs	r3, r3, #5
 800baf4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d004      	beq.n	800bb06 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800bafc:	68b9      	ldr	r1, [r7, #8]
 800bafe:	68f8      	ldr	r0, [r7, #12]
 800bb00:	f000 fbfc 	bl	800c2fc <I2C_ITSlaveCplt>
 800bb04:	e1b2      	b.n	800be6c <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	091b      	lsrs	r3, r3, #4
 800bb0a:	f003 0301 	and.w	r3, r3, #1
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	f000 819c 	beq.w	800be4c <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	091b      	lsrs	r3, r3, #4
 800bb18:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	f000 8195 	beq.w	800be4c <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	0b9b      	lsrs	r3, r3, #14
 800bb26:	f003 0301 	and.w	r3, r3, #1
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d106      	bne.n	800bb3c <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	0bdb      	lsrs	r3, r3, #15
 800bb32:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	f000 8181 	beq.w	800be3e <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d07c      	beq.n	800bc3e <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	0bdb      	lsrs	r3, r3, #15
 800bb48:	f003 0301 	and.w	r3, r3, #1
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d076      	beq.n	800bc3e <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a75      	ldr	r2, [pc, #468]	@ (800bd2c <I2C_Slave_ISR_DMA+0x274>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d059      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	4a73      	ldr	r2, [pc, #460]	@ (800bd30 <I2C_Slave_ISR_DMA+0x278>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d053      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	4a71      	ldr	r2, [pc, #452]	@ (800bd34 <I2C_Slave_ISR_DMA+0x27c>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d04d      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	4a6f      	ldr	r2, [pc, #444]	@ (800bd38 <I2C_Slave_ISR_DMA+0x280>)
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d047      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	4a6d      	ldr	r2, [pc, #436]	@ (800bd3c <I2C_Slave_ISR_DMA+0x284>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d041      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	4a6b      	ldr	r2, [pc, #428]	@ (800bd40 <I2C_Slave_ISR_DMA+0x288>)
 800bb94:	4293      	cmp	r3, r2
 800bb96:	d03b      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	4a69      	ldr	r2, [pc, #420]	@ (800bd44 <I2C_Slave_ISR_DMA+0x28c>)
 800bba0:	4293      	cmp	r3, r2
 800bba2:	d035      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4a67      	ldr	r2, [pc, #412]	@ (800bd48 <I2C_Slave_ISR_DMA+0x290>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d02f      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4a65      	ldr	r2, [pc, #404]	@ (800bd4c <I2C_Slave_ISR_DMA+0x294>)
 800bbb8:	4293      	cmp	r3, r2
 800bbba:	d029      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	4a63      	ldr	r2, [pc, #396]	@ (800bd50 <I2C_Slave_ISR_DMA+0x298>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d023      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	4a61      	ldr	r2, [pc, #388]	@ (800bd54 <I2C_Slave_ISR_DMA+0x29c>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d01d      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	4a5f      	ldr	r2, [pc, #380]	@ (800bd58 <I2C_Slave_ISR_DMA+0x2a0>)
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d017      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	4a5d      	ldr	r2, [pc, #372]	@ (800bd5c <I2C_Slave_ISR_DMA+0x2a4>)
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	d011      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	4a5b      	ldr	r2, [pc, #364]	@ (800bd60 <I2C_Slave_ISR_DMA+0x2a8>)
 800bbf4:	4293      	cmp	r3, r2
 800bbf6:	d00b      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a59      	ldr	r2, [pc, #356]	@ (800bd64 <I2C_Slave_ISR_DMA+0x2ac>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d005      	beq.n	800bc10 <I2C_Slave_ISR_DMA+0x158>
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a57      	ldr	r2, [pc, #348]	@ (800bd68 <I2C_Slave_ISR_DMA+0x2b0>)
 800bc0c:	4293      	cmp	r3, r2
 800bc0e:	d109      	bne.n	800bc24 <I2C_Slave_ISR_DMA+0x16c>
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	685b      	ldr	r3, [r3, #4]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	bf0c      	ite	eq
 800bc1c:	2301      	moveq	r3, #1
 800bc1e:	2300      	movne	r3, #0
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	e008      	b.n	800bc36 <I2C_Slave_ISR_DMA+0x17e>
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	bf0c      	ite	eq
 800bc30:	2301      	moveq	r3, #1
 800bc32:	2300      	movne	r3, #0
 800bc34:	b2db      	uxtb	r3, r3
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d001      	beq.n	800bc3e <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f000 809f 	beq.w	800bd86 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	0b9b      	lsrs	r3, r3, #14
 800bc4c:	f003 0301 	and.w	r3, r3, #1
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	f000 8098 	beq.w	800bd86 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	4a33      	ldr	r2, [pc, #204]	@ (800bd2c <I2C_Slave_ISR_DMA+0x274>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d059      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	4a31      	ldr	r2, [pc, #196]	@ (800bd30 <I2C_Slave_ISR_DMA+0x278>)
 800bc6a:	4293      	cmp	r3, r2
 800bc6c:	d053      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	4a2f      	ldr	r2, [pc, #188]	@ (800bd34 <I2C_Slave_ISR_DMA+0x27c>)
 800bc76:	4293      	cmp	r3, r2
 800bc78:	d04d      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4a2d      	ldr	r2, [pc, #180]	@ (800bd38 <I2C_Slave_ISR_DMA+0x280>)
 800bc82:	4293      	cmp	r3, r2
 800bc84:	d047      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4a2b      	ldr	r2, [pc, #172]	@ (800bd3c <I2C_Slave_ISR_DMA+0x284>)
 800bc8e:	4293      	cmp	r3, r2
 800bc90:	d041      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	4a29      	ldr	r2, [pc, #164]	@ (800bd40 <I2C_Slave_ISR_DMA+0x288>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d03b      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	4a27      	ldr	r2, [pc, #156]	@ (800bd44 <I2C_Slave_ISR_DMA+0x28c>)
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d035      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4a25      	ldr	r2, [pc, #148]	@ (800bd48 <I2C_Slave_ISR_DMA+0x290>)
 800bcb2:	4293      	cmp	r3, r2
 800bcb4:	d02f      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	4a23      	ldr	r2, [pc, #140]	@ (800bd4c <I2C_Slave_ISR_DMA+0x294>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d029      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	4a21      	ldr	r2, [pc, #132]	@ (800bd50 <I2C_Slave_ISR_DMA+0x298>)
 800bcca:	4293      	cmp	r3, r2
 800bccc:	d023      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	4a1f      	ldr	r2, [pc, #124]	@ (800bd54 <I2C_Slave_ISR_DMA+0x29c>)
 800bcd6:	4293      	cmp	r3, r2
 800bcd8:	d01d      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a1d      	ldr	r2, [pc, #116]	@ (800bd58 <I2C_Slave_ISR_DMA+0x2a0>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d017      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a1b      	ldr	r2, [pc, #108]	@ (800bd5c <I2C_Slave_ISR_DMA+0x2a4>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d011      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4a19      	ldr	r2, [pc, #100]	@ (800bd60 <I2C_Slave_ISR_DMA+0x2a8>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d00b      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	4a17      	ldr	r2, [pc, #92]	@ (800bd64 <I2C_Slave_ISR_DMA+0x2ac>)
 800bd06:	4293      	cmp	r3, r2
 800bd08:	d005      	beq.n	800bd16 <I2C_Slave_ISR_DMA+0x25e>
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	4a15      	ldr	r2, [pc, #84]	@ (800bd68 <I2C_Slave_ISR_DMA+0x2b0>)
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d12a      	bne.n	800bd6c <I2C_Slave_ISR_DMA+0x2b4>
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	685b      	ldr	r3, [r3, #4]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	bf0c      	ite	eq
 800bd22:	2301      	moveq	r3, #1
 800bd24:	2300      	movne	r3, #0
 800bd26:	b2db      	uxtb	r3, r3
 800bd28:	e029      	b.n	800bd7e <I2C_Slave_ISR_DMA+0x2c6>
 800bd2a:	bf00      	nop
 800bd2c:	40020010 	.word	0x40020010
 800bd30:	40020028 	.word	0x40020028
 800bd34:	40020040 	.word	0x40020040
 800bd38:	40020058 	.word	0x40020058
 800bd3c:	40020070 	.word	0x40020070
 800bd40:	40020088 	.word	0x40020088
 800bd44:	400200a0 	.word	0x400200a0
 800bd48:	400200b8 	.word	0x400200b8
 800bd4c:	40020410 	.word	0x40020410
 800bd50:	40020428 	.word	0x40020428
 800bd54:	40020440 	.word	0x40020440
 800bd58:	40020458 	.word	0x40020458
 800bd5c:	40020470 	.word	0x40020470
 800bd60:	40020488 	.word	0x40020488
 800bd64:	400204a0 	.word	0x400204a0
 800bd68:	400204b8 	.word	0x400204b8
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	685b      	ldr	r3, [r3, #4]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	bf0c      	ite	eq
 800bd78:	2301      	moveq	r3, #1
 800bd7a:	2300      	movne	r3, #0
 800bd7c:	b2db      	uxtb	r3, r3
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d001      	beq.n	800bd86 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800bd82:	2301      	movs	r3, #1
 800bd84:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800bd86:	69fb      	ldr	r3, [r7, #28]
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d128      	bne.n	800bdde <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd92:	b2db      	uxtb	r3, r3
 800bd94:	2b28      	cmp	r3, #40	@ 0x28
 800bd96:	d108      	bne.n	800bdaa <I2C_Slave_ISR_DMA+0x2f2>
 800bd98:	69bb      	ldr	r3, [r7, #24]
 800bd9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd9e:	d104      	bne.n	800bdaa <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800bda0:	68b9      	ldr	r1, [r7, #8]
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f000 fd04 	bl	800c7b0 <I2C_ITListenCplt>
 800bda8:	e048      	b.n	800be3c <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bdb0:	b2db      	uxtb	r3, r3
 800bdb2:	2b29      	cmp	r3, #41	@ 0x29
 800bdb4:	d10e      	bne.n	800bdd4 <I2C_Slave_ISR_DMA+0x31c>
 800bdb6:	69bb      	ldr	r3, [r7, #24]
 800bdb8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800bdbc:	d00a      	beq.n	800bdd4 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2210      	movs	r2, #16
 800bdc4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800bdc6:	68f8      	ldr	r0, [r7, #12]
 800bdc8:	f000 fe5f 	bl	800ca8a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800bdcc:	68f8      	ldr	r0, [r7, #12]
 800bdce:	f000 f96c 	bl	800c0aa <I2C_ITSlaveSeqCplt>
 800bdd2:	e033      	b.n	800be3c <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	2210      	movs	r2, #16
 800bdda:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800bddc:	e034      	b.n	800be48 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	2210      	movs	r2, #16
 800bde4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bdea:	f043 0204 	orr.w	r2, r3, #4
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bdf8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800bdfa:	69bb      	ldr	r3, [r7, #24]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d003      	beq.n	800be08 <I2C_Slave_ISR_DMA+0x350>
 800be00:	69bb      	ldr	r3, [r7, #24]
 800be02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be06:	d11f      	bne.n	800be48 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800be08:	7dfb      	ldrb	r3, [r7, #23]
 800be0a:	2b21      	cmp	r3, #33	@ 0x21
 800be0c:	d002      	beq.n	800be14 <I2C_Slave_ISR_DMA+0x35c>
 800be0e:	7dfb      	ldrb	r3, [r7, #23]
 800be10:	2b29      	cmp	r3, #41	@ 0x29
 800be12:	d103      	bne.n	800be1c <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	2221      	movs	r2, #33	@ 0x21
 800be18:	631a      	str	r2, [r3, #48]	@ 0x30
 800be1a:	e008      	b.n	800be2e <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800be1c:	7dfb      	ldrb	r3, [r7, #23]
 800be1e:	2b22      	cmp	r3, #34	@ 0x22
 800be20:	d002      	beq.n	800be28 <I2C_Slave_ISR_DMA+0x370>
 800be22:	7dfb      	ldrb	r3, [r7, #23]
 800be24:	2b2a      	cmp	r3, #42	@ 0x2a
 800be26:	d102      	bne.n	800be2e <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	2222      	movs	r2, #34	@ 0x22
 800be2c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be32:	4619      	mov	r1, r3
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f000 fd11 	bl	800c85c <I2C_ITError>
      if (treatdmanack == 1U)
 800be3a:	e005      	b.n	800be48 <I2C_Slave_ISR_DMA+0x390>
 800be3c:	e004      	b.n	800be48 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	2210      	movs	r2, #16
 800be44:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800be46:	e011      	b.n	800be6c <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800be48:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800be4a:	e00f      	b.n	800be6c <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	08db      	lsrs	r3, r3, #3
 800be50:	f003 0301 	and.w	r3, r3, #1
 800be54:	2b00      	cmp	r3, #0
 800be56:	d009      	beq.n	800be6c <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	08db      	lsrs	r3, r3, #3
 800be5c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800be60:	2b00      	cmp	r3, #0
 800be62:	d003      	beq.n	800be6c <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800be64:	68b9      	ldr	r1, [r7, #8]
 800be66:	68f8      	ldr	r0, [r7, #12]
 800be68:	f000 f85e 	bl	800bf28 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	2200      	movs	r2, #0
 800be70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800be74:	2300      	movs	r3, #0
}
 800be76:	4618      	mov	r0, r3
 800be78:	3720      	adds	r7, #32
 800be7a:	46bd      	mov	sp, r7
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	bf00      	nop

0800be80 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b086      	sub	sp, #24
 800be84:	af02      	add	r7, sp, #8
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	4608      	mov	r0, r1
 800be8a:	4611      	mov	r1, r2
 800be8c:	461a      	mov	r2, r3
 800be8e:	4603      	mov	r3, r0
 800be90:	817b      	strh	r3, [r7, #10]
 800be92:	460b      	mov	r3, r1
 800be94:	813b      	strh	r3, [r7, #8]
 800be96:	4613      	mov	r3, r2
 800be98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800be9a:	88fb      	ldrh	r3, [r7, #6]
 800be9c:	b2da      	uxtb	r2, r3
 800be9e:	8979      	ldrh	r1, [r7, #10]
 800bea0:	4b20      	ldr	r3, [pc, #128]	@ (800bf24 <I2C_RequestMemoryRead+0xa4>)
 800bea2:	9300      	str	r3, [sp, #0]
 800bea4:	2300      	movs	r3, #0
 800bea6:	68f8      	ldr	r0, [r7, #12]
 800bea8:	f000 fff4 	bl	800ce94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800beac:	69fa      	ldr	r2, [r7, #28]
 800beae:	69b9      	ldr	r1, [r7, #24]
 800beb0:	68f8      	ldr	r0, [r7, #12]
 800beb2:	f000 fe85 	bl	800cbc0 <I2C_WaitOnTXISFlagUntilTimeout>
 800beb6:	4603      	mov	r3, r0
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d001      	beq.n	800bec0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800bebc:	2301      	movs	r3, #1
 800bebe:	e02c      	b.n	800bf1a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bec0:	88fb      	ldrh	r3, [r7, #6]
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	d105      	bne.n	800bed2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bec6:	893b      	ldrh	r3, [r7, #8]
 800bec8:	b2da      	uxtb	r2, r3
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	629a      	str	r2, [r3, #40]	@ 0x28
 800bed0:	e015      	b.n	800befe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bed2:	893b      	ldrh	r3, [r7, #8]
 800bed4:	0a1b      	lsrs	r3, r3, #8
 800bed6:	b29b      	uxth	r3, r3
 800bed8:	b2da      	uxtb	r2, r3
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bee0:	69fa      	ldr	r2, [r7, #28]
 800bee2:	69b9      	ldr	r1, [r7, #24]
 800bee4:	68f8      	ldr	r0, [r7, #12]
 800bee6:	f000 fe6b 	bl	800cbc0 <I2C_WaitOnTXISFlagUntilTimeout>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d001      	beq.n	800bef4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800bef0:	2301      	movs	r3, #1
 800bef2:	e012      	b.n	800bf1a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bef4:	893b      	ldrh	r3, [r7, #8]
 800bef6:	b2da      	uxtb	r2, r3
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800befe:	69fb      	ldr	r3, [r7, #28]
 800bf00:	9300      	str	r3, [sp, #0]
 800bf02:	69bb      	ldr	r3, [r7, #24]
 800bf04:	2200      	movs	r2, #0
 800bf06:	2140      	movs	r1, #64	@ 0x40
 800bf08:	68f8      	ldr	r0, [r7, #12]
 800bf0a:	f000 fe00 	bl	800cb0e <I2C_WaitOnFlagUntilTimeout>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d001      	beq.n	800bf18 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800bf14:	2301      	movs	r3, #1
 800bf16:	e000      	b.n	800bf1a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800bf18:	2300      	movs	r3, #0
}
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	3710      	adds	r7, #16
 800bf1e:	46bd      	mov	sp, r7
 800bf20:	bd80      	pop	{r7, pc}
 800bf22:	bf00      	nop
 800bf24:	80002000 	.word	0x80002000

0800bf28 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b084      	sub	sp, #16
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
 800bf30:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bf3e:	2b28      	cmp	r3, #40	@ 0x28
 800bf40:	d16a      	bne.n	800c018 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	699b      	ldr	r3, [r3, #24]
 800bf48:	0c1b      	lsrs	r3, r3, #16
 800bf4a:	b2db      	uxtb	r3, r3
 800bf4c:	f003 0301 	and.w	r3, r3, #1
 800bf50:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	699b      	ldr	r3, [r3, #24]
 800bf58:	0c1b      	lsrs	r3, r3, #16
 800bf5a:	b29b      	uxth	r3, r3
 800bf5c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800bf60:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	689b      	ldr	r3, [r3, #8]
 800bf68:	b29b      	uxth	r3, r3
 800bf6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf6e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	68db      	ldr	r3, [r3, #12]
 800bf76:	b29b      	uxth	r3, r3
 800bf78:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800bf7c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	2b02      	cmp	r3, #2
 800bf84:	d138      	bne.n	800bff8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800bf86:	897b      	ldrh	r3, [r7, #10]
 800bf88:	09db      	lsrs	r3, r3, #7
 800bf8a:	b29a      	uxth	r2, r3
 800bf8c:	89bb      	ldrh	r3, [r7, #12]
 800bf8e:	4053      	eors	r3, r2
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	f003 0306 	and.w	r3, r3, #6
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d11c      	bne.n	800bfd4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800bf9a:	897b      	ldrh	r3, [r7, #10]
 800bf9c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfa2:	1c5a      	adds	r2, r3, #1
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bfac:	2b02      	cmp	r3, #2
 800bfae:	d13b      	bne.n	800c028 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2208      	movs	r2, #8
 800bfbc:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800bfc6:	89ba      	ldrh	r2, [r7, #12]
 800bfc8:	7bfb      	ldrb	r3, [r7, #15]
 800bfca:	4619      	mov	r1, r3
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f7ff f8ec 	bl	800b1aa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800bfd2:	e029      	b.n	800c028 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800bfd4:	893b      	ldrh	r3, [r7, #8]
 800bfd6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800bfd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f001 f80f 	bl	800d000 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800bfea:	89ba      	ldrh	r2, [r7, #12]
 800bfec:	7bfb      	ldrb	r3, [r7, #15]
 800bfee:	4619      	mov	r1, r3
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f7ff f8da 	bl	800b1aa <HAL_I2C_AddrCallback>
}
 800bff6:	e017      	b.n	800c028 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800bff8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 ffff 	bl	800d000 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2200      	movs	r2, #0
 800c006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800c00a:	89ba      	ldrh	r2, [r7, #12]
 800c00c:	7bfb      	ldrb	r3, [r7, #15]
 800c00e:	4619      	mov	r1, r3
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f7ff f8ca 	bl	800b1aa <HAL_I2C_AddrCallback>
}
 800c016:	e007      	b.n	800c028 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	2208      	movs	r2, #8
 800c01e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	2200      	movs	r2, #0
 800c024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800c028:	bf00      	nop
 800c02a:	3710      	adds	r7, #16
 800c02c:	46bd      	mov	sp, r7
 800c02e:	bd80      	pop	{r7, pc}

0800c030 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2200      	movs	r2, #0
 800c03c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c046:	b2db      	uxtb	r3, r3
 800c048:	2b21      	cmp	r3, #33	@ 0x21
 800c04a:	d115      	bne.n	800c078 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2220      	movs	r2, #32
 800c050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2211      	movs	r2, #17
 800c058:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	2200      	movs	r2, #0
 800c05e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c060:	2101      	movs	r1, #1
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f000 ffcc 	bl	800d000 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	2200      	movs	r2, #0
 800c06c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f7ff f872 	bl	800b15a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c076:	e014      	b.n	800c0a2 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2220      	movs	r2, #32
 800c07c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2212      	movs	r2, #18
 800c084:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2200      	movs	r2, #0
 800c08a:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c08c:	2102      	movs	r1, #2
 800c08e:	6878      	ldr	r0, [r7, #4]
 800c090:	f000 ffb6 	bl	800d000 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2200      	movs	r2, #0
 800c098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f7ff f866 	bl	800b16e <HAL_I2C_MasterRxCpltCallback>
}
 800c0a2:	bf00      	nop
 800c0a4:	3708      	adds	r7, #8
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800c0aa:	b580      	push	{r7, lr}
 800c0ac:	b084      	sub	sp, #16
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	2200      	movs	r2, #0
 800c0be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	0b9b      	lsrs	r3, r3, #14
 800c0c6:	f003 0301 	and.w	r3, r3, #1
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d008      	beq.n	800c0e0 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	681a      	ldr	r2, [r3, #0]
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c0dc:	601a      	str	r2, [r3, #0]
 800c0de:	e00d      	b.n	800c0fc <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	0bdb      	lsrs	r3, r3, #15
 800c0e4:	f003 0301 	and.w	r3, r3, #1
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d007      	beq.n	800c0fc <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	681a      	ldr	r2, [r3, #0]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c0fa:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c102:	b2db      	uxtb	r3, r3
 800c104:	2b29      	cmp	r3, #41	@ 0x29
 800c106:	d112      	bne.n	800c12e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2228      	movs	r2, #40	@ 0x28
 800c10c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2221      	movs	r2, #33	@ 0x21
 800c114:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c116:	2101      	movs	r1, #1
 800c118:	6878      	ldr	r0, [r7, #4]
 800c11a:	f000 ff71 	bl	800d000 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2200      	movs	r2, #0
 800c122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f7ff f82b 	bl	800b182 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c12c:	e017      	b.n	800c15e <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c134:	b2db      	uxtb	r3, r3
 800c136:	2b2a      	cmp	r3, #42	@ 0x2a
 800c138:	d111      	bne.n	800c15e <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2228      	movs	r2, #40	@ 0x28
 800c13e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2222      	movs	r2, #34	@ 0x22
 800c146:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c148:	2102      	movs	r1, #2
 800c14a:	6878      	ldr	r0, [r7, #4]
 800c14c:	f000 ff58 	bl	800d000 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2200      	movs	r2, #0
 800c154:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c158:	6878      	ldr	r0, [r7, #4]
 800c15a:	f7ff f81c 	bl	800b196 <HAL_I2C_SlaveRxCpltCallback>
}
 800c15e:	bf00      	nop
 800c160:	3710      	adds	r7, #16
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
	...

0800c168 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b086      	sub	sp, #24
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	2220      	movs	r2, #32
 800c17c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c184:	b2db      	uxtb	r3, r3
 800c186:	2b21      	cmp	r3, #33	@ 0x21
 800c188:	d107      	bne.n	800c19a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800c18a:	2101      	movs	r1, #1
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f000 ff37 	bl	800d000 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2211      	movs	r2, #17
 800c196:	631a      	str	r2, [r3, #48]	@ 0x30
 800c198:	e00c      	b.n	800c1b4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1a0:	b2db      	uxtb	r3, r3
 800c1a2:	2b22      	cmp	r3, #34	@ 0x22
 800c1a4:	d106      	bne.n	800c1b4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800c1a6:	2102      	movs	r1, #2
 800c1a8:	6878      	ldr	r0, [r7, #4]
 800c1aa:	f000 ff29 	bl	800d000 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2212      	movs	r2, #18
 800c1b2:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	6859      	ldr	r1, [r3, #4]
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681a      	ldr	r2, [r3, #0]
 800c1be:	4b4d      	ldr	r3, [pc, #308]	@ (800c2f4 <I2C_ITMasterCplt+0x18c>)
 800c1c0:	400b      	ands	r3, r1
 800c1c2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a4a      	ldr	r2, [pc, #296]	@ (800c2f8 <I2C_ITMasterCplt+0x190>)
 800c1ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800c1d0:	697b      	ldr	r3, [r7, #20]
 800c1d2:	091b      	lsrs	r3, r3, #4
 800c1d4:	f003 0301 	and.w	r3, r3, #1
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d009      	beq.n	800c1f0 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	2210      	movs	r2, #16
 800c1e2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1e8:	f043 0204 	orr.w	r2, r3, #4
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1f6:	b2db      	uxtb	r3, r3
 800c1f8:	2b60      	cmp	r3, #96	@ 0x60
 800c1fa:	d10b      	bne.n	800c214 <I2C_ITMasterCplt+0xac>
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	089b      	lsrs	r3, r3, #2
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	2b00      	cmp	r3, #0
 800c206:	d005      	beq.n	800c214 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c20e:	b2db      	uxtb	r3, r3
 800c210:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800c212:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800c214:	6878      	ldr	r0, [r7, #4]
 800c216:	f000 fc38 	bl	800ca8a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c21e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c226:	b2db      	uxtb	r3, r3
 800c228:	2b60      	cmp	r3, #96	@ 0x60
 800c22a:	d002      	beq.n	800c232 <I2C_ITMasterCplt+0xca>
 800c22c:	693b      	ldr	r3, [r7, #16]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d006      	beq.n	800c240 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c236:	4619      	mov	r1, r3
 800c238:	6878      	ldr	r0, [r7, #4]
 800c23a:	f000 fb0f 	bl	800c85c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800c23e:	e054      	b.n	800c2ea <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c246:	b2db      	uxtb	r3, r3
 800c248:	2b21      	cmp	r3, #33	@ 0x21
 800c24a:	d124      	bne.n	800c296 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2220      	movs	r2, #32
 800c250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	2200      	movs	r2, #0
 800c258:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c260:	b2db      	uxtb	r3, r3
 800c262:	2b40      	cmp	r3, #64	@ 0x40
 800c264:	d10b      	bne.n	800c27e <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	2200      	movs	r2, #0
 800c26a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2200      	movs	r2, #0
 800c272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800c276:	6878      	ldr	r0, [r7, #4]
 800c278:	f7f8 fbb2 	bl	80049e0 <HAL_I2C_MemTxCpltCallback>
}
 800c27c:	e035      	b.n	800c2ea <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2200      	movs	r2, #0
 800c282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2200      	movs	r2, #0
 800c28a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7fe ff63 	bl	800b15a <HAL_I2C_MasterTxCpltCallback>
}
 800c294:	e029      	b.n	800c2ea <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c29c:	b2db      	uxtb	r3, r3
 800c29e:	2b22      	cmp	r3, #34	@ 0x22
 800c2a0:	d123      	bne.n	800c2ea <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2220      	movs	r2, #32
 800c2a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c2b6:	b2db      	uxtb	r3, r3
 800c2b8:	2b40      	cmp	r3, #64	@ 0x40
 800c2ba:	d10b      	bne.n	800c2d4 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f7fe ff84 	bl	800b1da <HAL_I2C_MemRxCpltCallback>
}
 800c2d2:	e00a      	b.n	800c2ea <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f7fe ff42 	bl	800b16e <HAL_I2C_MasterRxCpltCallback>
}
 800c2ea:	bf00      	nop
 800c2ec:	3718      	adds	r7, #24
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}
 800c2f2:	bf00      	nop
 800c2f4:	fe00e800 	.word	0xfe00e800
 800c2f8:	ffff0000 	.word	0xffff0000

0800c2fc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b086      	sub	sp, #24
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
 800c304:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c316:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c31e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	2220      	movs	r2, #32
 800c326:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800c328:	7afb      	ldrb	r3, [r7, #11]
 800c32a:	2b21      	cmp	r3, #33	@ 0x21
 800c32c:	d002      	beq.n	800c334 <I2C_ITSlaveCplt+0x38>
 800c32e:	7afb      	ldrb	r3, [r7, #11]
 800c330:	2b29      	cmp	r3, #41	@ 0x29
 800c332:	d108      	bne.n	800c346 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800c334:	f248 0101 	movw	r1, #32769	@ 0x8001
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 fe61 	bl	800d000 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2221      	movs	r2, #33	@ 0x21
 800c342:	631a      	str	r2, [r3, #48]	@ 0x30
 800c344:	e019      	b.n	800c37a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800c346:	7afb      	ldrb	r3, [r7, #11]
 800c348:	2b22      	cmp	r3, #34	@ 0x22
 800c34a:	d002      	beq.n	800c352 <I2C_ITSlaveCplt+0x56>
 800c34c:	7afb      	ldrb	r3, [r7, #11]
 800c34e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c350:	d108      	bne.n	800c364 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800c352:	f248 0102 	movw	r1, #32770	@ 0x8002
 800c356:	6878      	ldr	r0, [r7, #4]
 800c358:	f000 fe52 	bl	800d000 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2222      	movs	r2, #34	@ 0x22
 800c360:	631a      	str	r2, [r3, #48]	@ 0x30
 800c362:	e00a      	b.n	800c37a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800c364:	7afb      	ldrb	r3, [r7, #11]
 800c366:	2b28      	cmp	r3, #40	@ 0x28
 800c368:	d107      	bne.n	800c37a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800c36a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f000 fe46 	bl	800d000 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2200      	movs	r2, #0
 800c378:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	685a      	ldr	r2, [r3, #4]
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c388:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	6859      	ldr	r1, [r3, #4]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681a      	ldr	r2, [r3, #0]
 800c394:	4b80      	ldr	r3, [pc, #512]	@ (800c598 <I2C_ITSlaveCplt+0x29c>)
 800c396:	400b      	ands	r3, r1
 800c398:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800c39a:	6878      	ldr	r0, [r7, #4]
 800c39c:	f000 fb75 	bl	800ca8a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	0b9b      	lsrs	r3, r3, #14
 800c3a4:	f003 0301 	and.w	r3, r3, #1
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d07a      	beq.n	800c4a2 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	681a      	ldr	r2, [r3, #0]
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c3ba:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	f000 8112 	beq.w	800c5ea <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a73      	ldr	r2, [pc, #460]	@ (800c59c <I2C_ITSlaveCplt+0x2a0>)
 800c3ce:	4293      	cmp	r3, r2
 800c3d0:	d059      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	4a71      	ldr	r2, [pc, #452]	@ (800c5a0 <I2C_ITSlaveCplt+0x2a4>)
 800c3da:	4293      	cmp	r3, r2
 800c3dc:	d053      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	4a6f      	ldr	r2, [pc, #444]	@ (800c5a4 <I2C_ITSlaveCplt+0x2a8>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	d04d      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	4a6d      	ldr	r2, [pc, #436]	@ (800c5a8 <I2C_ITSlaveCplt+0x2ac>)
 800c3f2:	4293      	cmp	r3, r2
 800c3f4:	d047      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	4a6b      	ldr	r2, [pc, #428]	@ (800c5ac <I2C_ITSlaveCplt+0x2b0>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	d041      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	4a69      	ldr	r2, [pc, #420]	@ (800c5b0 <I2C_ITSlaveCplt+0x2b4>)
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d03b      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	4a67      	ldr	r2, [pc, #412]	@ (800c5b4 <I2C_ITSlaveCplt+0x2b8>)
 800c416:	4293      	cmp	r3, r2
 800c418:	d035      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	4a65      	ldr	r2, [pc, #404]	@ (800c5b8 <I2C_ITSlaveCplt+0x2bc>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d02f      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	4a63      	ldr	r2, [pc, #396]	@ (800c5bc <I2C_ITSlaveCplt+0x2c0>)
 800c42e:	4293      	cmp	r3, r2
 800c430:	d029      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	4a61      	ldr	r2, [pc, #388]	@ (800c5c0 <I2C_ITSlaveCplt+0x2c4>)
 800c43a:	4293      	cmp	r3, r2
 800c43c:	d023      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	4a5f      	ldr	r2, [pc, #380]	@ (800c5c4 <I2C_ITSlaveCplt+0x2c8>)
 800c446:	4293      	cmp	r3, r2
 800c448:	d01d      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	4a5d      	ldr	r2, [pc, #372]	@ (800c5c8 <I2C_ITSlaveCplt+0x2cc>)
 800c452:	4293      	cmp	r3, r2
 800c454:	d017      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	4a5b      	ldr	r2, [pc, #364]	@ (800c5cc <I2C_ITSlaveCplt+0x2d0>)
 800c45e:	4293      	cmp	r3, r2
 800c460:	d011      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	4a59      	ldr	r2, [pc, #356]	@ (800c5d0 <I2C_ITSlaveCplt+0x2d4>)
 800c46a:	4293      	cmp	r3, r2
 800c46c:	d00b      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	4a57      	ldr	r2, [pc, #348]	@ (800c5d4 <I2C_ITSlaveCplt+0x2d8>)
 800c476:	4293      	cmp	r3, r2
 800c478:	d005      	beq.n	800c486 <I2C_ITSlaveCplt+0x18a>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	4a55      	ldr	r2, [pc, #340]	@ (800c5d8 <I2C_ITSlaveCplt+0x2dc>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d105      	bne.n	800c492 <I2C_ITSlaveCplt+0x196>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	685b      	ldr	r3, [r3, #4]
 800c48e:	b29b      	uxth	r3, r3
 800c490:	e004      	b.n	800c49c <I2C_ITSlaveCplt+0x1a0>
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	685b      	ldr	r3, [r3, #4]
 800c49a:	b29b      	uxth	r3, r3
 800c49c:	687a      	ldr	r2, [r7, #4]
 800c49e:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800c4a0:	e0a3      	b.n	800c5ea <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	0bdb      	lsrs	r3, r3, #15
 800c4a6:	f003 0301 	and.w	r3, r3, #1
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	f000 809d 	beq.w	800c5ea <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	681a      	ldr	r2, [r3, #0]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c4be:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	f000 8090 	beq.w	800c5ea <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	4a32      	ldr	r2, [pc, #200]	@ (800c59c <I2C_ITSlaveCplt+0x2a0>)
 800c4d2:	4293      	cmp	r3, r2
 800c4d4:	d059      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	4a30      	ldr	r2, [pc, #192]	@ (800c5a0 <I2C_ITSlaveCplt+0x2a4>)
 800c4de:	4293      	cmp	r3, r2
 800c4e0:	d053      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4a2e      	ldr	r2, [pc, #184]	@ (800c5a4 <I2C_ITSlaveCplt+0x2a8>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d04d      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	4a2c      	ldr	r2, [pc, #176]	@ (800c5a8 <I2C_ITSlaveCplt+0x2ac>)
 800c4f6:	4293      	cmp	r3, r2
 800c4f8:	d047      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	4a2a      	ldr	r2, [pc, #168]	@ (800c5ac <I2C_ITSlaveCplt+0x2b0>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d041      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	4a28      	ldr	r2, [pc, #160]	@ (800c5b0 <I2C_ITSlaveCplt+0x2b4>)
 800c50e:	4293      	cmp	r3, r2
 800c510:	d03b      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	4a26      	ldr	r2, [pc, #152]	@ (800c5b4 <I2C_ITSlaveCplt+0x2b8>)
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d035      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a24      	ldr	r2, [pc, #144]	@ (800c5b8 <I2C_ITSlaveCplt+0x2bc>)
 800c526:	4293      	cmp	r3, r2
 800c528:	d02f      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	4a22      	ldr	r2, [pc, #136]	@ (800c5bc <I2C_ITSlaveCplt+0x2c0>)
 800c532:	4293      	cmp	r3, r2
 800c534:	d029      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	4a20      	ldr	r2, [pc, #128]	@ (800c5c0 <I2C_ITSlaveCplt+0x2c4>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	d023      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	4a1e      	ldr	r2, [pc, #120]	@ (800c5c4 <I2C_ITSlaveCplt+0x2c8>)
 800c54a:	4293      	cmp	r3, r2
 800c54c:	d01d      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	4a1c      	ldr	r2, [pc, #112]	@ (800c5c8 <I2C_ITSlaveCplt+0x2cc>)
 800c556:	4293      	cmp	r3, r2
 800c558:	d017      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	4a1a      	ldr	r2, [pc, #104]	@ (800c5cc <I2C_ITSlaveCplt+0x2d0>)
 800c562:	4293      	cmp	r3, r2
 800c564:	d011      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	4a18      	ldr	r2, [pc, #96]	@ (800c5d0 <I2C_ITSlaveCplt+0x2d4>)
 800c56e:	4293      	cmp	r3, r2
 800c570:	d00b      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	4a16      	ldr	r2, [pc, #88]	@ (800c5d4 <I2C_ITSlaveCplt+0x2d8>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d005      	beq.n	800c58a <I2C_ITSlaveCplt+0x28e>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	4a14      	ldr	r2, [pc, #80]	@ (800c5d8 <I2C_ITSlaveCplt+0x2dc>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d128      	bne.n	800c5dc <I2C_ITSlaveCplt+0x2e0>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	685b      	ldr	r3, [r3, #4]
 800c592:	b29b      	uxth	r3, r3
 800c594:	e027      	b.n	800c5e6 <I2C_ITSlaveCplt+0x2ea>
 800c596:	bf00      	nop
 800c598:	fe00e800 	.word	0xfe00e800
 800c59c:	40020010 	.word	0x40020010
 800c5a0:	40020028 	.word	0x40020028
 800c5a4:	40020040 	.word	0x40020040
 800c5a8:	40020058 	.word	0x40020058
 800c5ac:	40020070 	.word	0x40020070
 800c5b0:	40020088 	.word	0x40020088
 800c5b4:	400200a0 	.word	0x400200a0
 800c5b8:	400200b8 	.word	0x400200b8
 800c5bc:	40020410 	.word	0x40020410
 800c5c0:	40020428 	.word	0x40020428
 800c5c4:	40020440 	.word	0x40020440
 800c5c8:	40020458 	.word	0x40020458
 800c5cc:	40020470 	.word	0x40020470
 800c5d0:	40020488 	.word	0x40020488
 800c5d4:	400204a0 	.word	0x400204a0
 800c5d8:	400204b8 	.word	0x400204b8
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	685b      	ldr	r3, [r3, #4]
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	687a      	ldr	r2, [r7, #4]
 800c5e8:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	089b      	lsrs	r3, r3, #2
 800c5ee:	f003 0301 	and.w	r3, r3, #1
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d020      	beq.n	800c638 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800c5f6:	697b      	ldr	r3, [r7, #20]
 800c5f8:	f023 0304 	bic.w	r3, r3, #4
 800c5fc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c608:	b2d2      	uxtb	r2, r2
 800c60a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c610:	1c5a      	adds	r2, r3, #1
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d00c      	beq.n	800c638 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c622:	3b01      	subs	r3, #1
 800c624:	b29a      	uxth	r2, r3
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c62e:	b29b      	uxth	r3, r3
 800c630:	3b01      	subs	r3, #1
 800c632:	b29a      	uxth	r2, r3
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c63c:	b29b      	uxth	r3, r3
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d005      	beq.n	800c64e <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c646:	f043 0204 	orr.w	r2, r3, #4
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	091b      	lsrs	r3, r3, #4
 800c652:	f003 0301 	and.w	r3, r3, #1
 800c656:	2b00      	cmp	r3, #0
 800c658:	d04a      	beq.n	800c6f0 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	091b      	lsrs	r3, r3, #4
 800c65e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800c662:	2b00      	cmp	r3, #0
 800c664:	d044      	beq.n	800c6f0 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d128      	bne.n	800c6c2 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c676:	b2db      	uxtb	r3, r3
 800c678:	2b28      	cmp	r3, #40	@ 0x28
 800c67a:	d108      	bne.n	800c68e <I2C_ITSlaveCplt+0x392>
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c682:	d104      	bne.n	800c68e <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800c684:	6979      	ldr	r1, [r7, #20]
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f000 f892 	bl	800c7b0 <I2C_ITListenCplt>
 800c68c:	e030      	b.n	800c6f0 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c694:	b2db      	uxtb	r3, r3
 800c696:	2b29      	cmp	r3, #41	@ 0x29
 800c698:	d10e      	bne.n	800c6b8 <I2C_ITSlaveCplt+0x3bc>
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c6a0:	d00a      	beq.n	800c6b8 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	2210      	movs	r2, #16
 800c6a8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f000 f9ed 	bl	800ca8a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f7ff fcfa 	bl	800c0aa <I2C_ITSlaveSeqCplt>
 800c6b6:	e01b      	b.n	800c6f0 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	2210      	movs	r2, #16
 800c6be:	61da      	str	r2, [r3, #28]
 800c6c0:	e016      	b.n	800c6f0 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	2210      	movs	r2, #16
 800c6c8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6ce:	f043 0204 	orr.w	r2, r3, #4
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d003      	beq.n	800c6e4 <I2C_ITSlaveCplt+0x3e8>
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c6e2:	d105      	bne.n	800c6f0 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6e8:	4619      	mov	r1, r3
 800c6ea:	6878      	ldr	r0, [r7, #4]
 800c6ec:	f000 f8b6 	bl	800c85c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c702:	2b00      	cmp	r3, #0
 800c704:	d010      	beq.n	800c728 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c70a:	4619      	mov	r1, r3
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	f000 f8a5 	bl	800c85c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c718:	b2db      	uxtb	r3, r3
 800c71a:	2b28      	cmp	r3, #40	@ 0x28
 800c71c:	d141      	bne.n	800c7a2 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800c71e:	6979      	ldr	r1, [r7, #20]
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f000 f845 	bl	800c7b0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800c726:	e03c      	b.n	800c7a2 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c72c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800c730:	d014      	beq.n	800c75c <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	f7ff fcb9 	bl	800c0aa <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	4a1c      	ldr	r2, [pc, #112]	@ (800c7ac <I2C_ITSlaveCplt+0x4b0>)
 800c73c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2220      	movs	r2, #32
 800c742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2200      	movs	r2, #0
 800c74a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2200      	movs	r2, #0
 800c750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f7fe fd36 	bl	800b1c6 <HAL_I2C_ListenCpltCallback>
}
 800c75a:	e022      	b.n	800c7a2 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c762:	b2db      	uxtb	r3, r3
 800c764:	2b22      	cmp	r3, #34	@ 0x22
 800c766:	d10e      	bne.n	800c786 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2220      	movs	r2, #32
 800c76c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2200      	movs	r2, #0
 800c774:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800c77e:	6878      	ldr	r0, [r7, #4]
 800c780:	f7fe fd09 	bl	800b196 <HAL_I2C_SlaveRxCpltCallback>
}
 800c784:	e00d      	b.n	800c7a2 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	2220      	movs	r2, #32
 800c78a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2200      	movs	r2, #0
 800c792:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2200      	movs	r2, #0
 800c798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f7fe fcf0 	bl	800b182 <HAL_I2C_SlaveTxCpltCallback>
}
 800c7a2:	bf00      	nop
 800c7a4:	3718      	adds	r7, #24
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	bd80      	pop	{r7, pc}
 800c7aa:	bf00      	nop
 800c7ac:	ffff0000 	.word	0xffff0000

0800c7b0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	b082      	sub	sp, #8
 800c7b4:	af00      	add	r7, sp, #0
 800c7b6:	6078      	str	r0, [r7, #4]
 800c7b8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4a26      	ldr	r2, [pc, #152]	@ (800c858 <I2C_ITListenCplt+0xa8>)
 800c7be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2220      	movs	r2, #32
 800c7ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2200      	movs	r2, #0
 800c7da:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	089b      	lsrs	r3, r3, #2
 800c7e0:	f003 0301 	and.w	r3, r3, #1
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d022      	beq.n	800c82e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7f2:	b2d2      	uxtb	r2, r2
 800c7f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7fa:	1c5a      	adds	r2, r3, #1
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c804:	2b00      	cmp	r3, #0
 800c806:	d012      	beq.n	800c82e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c80c:	3b01      	subs	r3, #1
 800c80e:	b29a      	uxth	r2, r3
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c818:	b29b      	uxth	r3, r3
 800c81a:	3b01      	subs	r3, #1
 800c81c:	b29a      	uxth	r2, r3
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c826:	f043 0204 	orr.w	r2, r3, #4
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c82e:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 fbe4 	bl	800d000 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	2210      	movs	r2, #16
 800c83e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800c848:	6878      	ldr	r0, [r7, #4]
 800c84a:	f7fe fcbc 	bl	800b1c6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800c84e:	bf00      	nop
 800c850:	3708      	adds	r7, #8
 800c852:	46bd      	mov	sp, r7
 800c854:	bd80      	pop	{r7, pc}
 800c856:	bf00      	nop
 800c858:	ffff0000 	.word	0xffff0000

0800c85c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c86c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	2200      	movs	r2, #0
 800c872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	4a6d      	ldr	r2, [pc, #436]	@ (800ca30 <I2C_ITError+0x1d4>)
 800c87a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	2200      	movs	r2, #0
 800c880:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	431a      	orrs	r2, r3
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800c88e:	7bfb      	ldrb	r3, [r7, #15]
 800c890:	2b28      	cmp	r3, #40	@ 0x28
 800c892:	d005      	beq.n	800c8a0 <I2C_ITError+0x44>
 800c894:	7bfb      	ldrb	r3, [r7, #15]
 800c896:	2b29      	cmp	r3, #41	@ 0x29
 800c898:	d002      	beq.n	800c8a0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800c89a:	7bfb      	ldrb	r3, [r7, #15]
 800c89c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c89e:	d10b      	bne.n	800c8b8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c8a0:	2103      	movs	r1, #3
 800c8a2:	6878      	ldr	r0, [r7, #4]
 800c8a4:	f000 fbac 	bl	800d000 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	2228      	movs	r2, #40	@ 0x28
 800c8ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	4a60      	ldr	r2, [pc, #384]	@ (800ca34 <I2C_ITError+0x1d8>)
 800c8b4:	635a      	str	r2, [r3, #52]	@ 0x34
 800c8b6:	e030      	b.n	800c91a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800c8b8:	f248 0103 	movw	r1, #32771	@ 0x8003
 800c8bc:	6878      	ldr	r0, [r7, #4]
 800c8be:	f000 fb9f 	bl	800d000 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f000 f8e1 	bl	800ca8a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c8ce:	b2db      	uxtb	r3, r3
 800c8d0:	2b60      	cmp	r3, #96	@ 0x60
 800c8d2:	d01f      	beq.n	800c914 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2220      	movs	r2, #32
 800c8d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	699b      	ldr	r3, [r3, #24]
 800c8e2:	f003 0320 	and.w	r3, r3, #32
 800c8e6:	2b20      	cmp	r3, #32
 800c8e8:	d114      	bne.n	800c914 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	699b      	ldr	r3, [r3, #24]
 800c8f0:	f003 0310 	and.w	r3, r3, #16
 800c8f4:	2b10      	cmp	r3, #16
 800c8f6:	d109      	bne.n	800c90c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	2210      	movs	r2, #16
 800c8fe:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c904:	f043 0204 	orr.w	r2, r3, #4
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	2220      	movs	r2, #32
 800c912:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2200      	movs	r2, #0
 800c918:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c91e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c924:	2b00      	cmp	r3, #0
 800c926:	d039      	beq.n	800c99c <I2C_ITError+0x140>
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	2b11      	cmp	r3, #17
 800c92c:	d002      	beq.n	800c934 <I2C_ITError+0xd8>
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	2b21      	cmp	r3, #33	@ 0x21
 800c932:	d133      	bne.n	800c99c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c93e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c942:	d107      	bne.n	800c954 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	681a      	ldr	r2, [r3, #0]
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c952:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c958:	4618      	mov	r0, r3
 800c95a:	f7fd fa59 	bl	8009e10 <HAL_DMA_GetState>
 800c95e:	4603      	mov	r3, r0
 800c960:	2b01      	cmp	r3, #1
 800c962:	d017      	beq.n	800c994 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c968:	4a33      	ldr	r2, [pc, #204]	@ (800ca38 <I2C_ITError+0x1dc>)
 800c96a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2200      	movs	r2, #0
 800c970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c978:	4618      	mov	r0, r3
 800c97a:	f7fc f8d9 	bl	8008b30 <HAL_DMA_Abort_IT>
 800c97e:	4603      	mov	r3, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	d04d      	beq.n	800ca20 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c98a:	687a      	ldr	r2, [r7, #4]
 800c98c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c98e:	4610      	mov	r0, r2
 800c990:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c992:	e045      	b.n	800ca20 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800c994:	6878      	ldr	r0, [r7, #4]
 800c996:	f000 f851 	bl	800ca3c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800c99a:	e041      	b.n	800ca20 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d039      	beq.n	800ca18 <I2C_ITError+0x1bc>
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	2b12      	cmp	r3, #18
 800c9a8:	d002      	beq.n	800c9b0 <I2C_ITError+0x154>
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	2b22      	cmp	r3, #34	@ 0x22
 800c9ae:	d133      	bne.n	800ca18 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c9ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c9be:	d107      	bne.n	800c9d0 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800c9ce:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f7fd fa1b 	bl	8009e10 <HAL_DMA_GetState>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d017      	beq.n	800ca10 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9e4:	4a14      	ldr	r2, [pc, #80]	@ (800ca38 <I2C_ITError+0x1dc>)
 800c9e6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	f7fc f89b 	bl	8008b30 <HAL_DMA_Abort_IT>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d011      	beq.n	800ca24 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca06:	687a      	ldr	r2, [r7, #4]
 800ca08:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800ca0a:	4610      	mov	r0, r2
 800ca0c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ca0e:	e009      	b.n	800ca24 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800ca10:	6878      	ldr	r0, [r7, #4]
 800ca12:	f000 f813 	bl	800ca3c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ca16:	e005      	b.n	800ca24 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f000 f80f 	bl	800ca3c <I2C_TreatErrorCallback>
  }
}
 800ca1e:	e002      	b.n	800ca26 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ca20:	bf00      	nop
 800ca22:	e000      	b.n	800ca26 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800ca24:	bf00      	nop
}
 800ca26:	bf00      	nop
 800ca28:	3710      	adds	r7, #16
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
 800ca2e:	bf00      	nop
 800ca30:	ffff0000 	.word	0xffff0000
 800ca34:	0800b469 	.word	0x0800b469
 800ca38:	0800cad3 	.word	0x0800cad3

0800ca3c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800ca3c:	b580      	push	{r7, lr}
 800ca3e:	b082      	sub	sp, #8
 800ca40:	af00      	add	r7, sp, #0
 800ca42:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca4a:	b2db      	uxtb	r3, r3
 800ca4c:	2b60      	cmp	r3, #96	@ 0x60
 800ca4e:	d10e      	bne.n	800ca6e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2220      	movs	r2, #32
 800ca54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2200      	movs	r2, #0
 800ca62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800ca66:	6878      	ldr	r0, [r7, #4]
 800ca68:	f7fe fbc1 	bl	800b1ee <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800ca6c:	e009      	b.n	800ca82 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	2200      	movs	r2, #0
 800ca72:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	2200      	movs	r2, #0
 800ca78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f7f7 ffef 	bl	8004a60 <HAL_I2C_ErrorCallback>
}
 800ca82:	bf00      	nop
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ca8a:	b480      	push	{r7}
 800ca8c:	b083      	sub	sp, #12
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	699b      	ldr	r3, [r3, #24]
 800ca98:	f003 0302 	and.w	r3, r3, #2
 800ca9c:	2b02      	cmp	r3, #2
 800ca9e:	d103      	bne.n	800caa8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	2200      	movs	r2, #0
 800caa6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	699b      	ldr	r3, [r3, #24]
 800caae:	f003 0301 	and.w	r3, r3, #1
 800cab2:	2b01      	cmp	r3, #1
 800cab4:	d007      	beq.n	800cac6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	699a      	ldr	r2, [r3, #24]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	f042 0201 	orr.w	r2, r2, #1
 800cac4:	619a      	str	r2, [r3, #24]
  }
}
 800cac6:	bf00      	nop
 800cac8:	370c      	adds	r7, #12
 800caca:	46bd      	mov	sp, r7
 800cacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad0:	4770      	bx	lr

0800cad2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800cad2:	b580      	push	{r7, lr}
 800cad4:	b084      	sub	sp, #16
 800cad6:	af00      	add	r7, sp, #0
 800cad8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cade:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d003      	beq.n	800caf0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800caec:	2200      	movs	r2, #0
 800caee:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d003      	beq.n	800cb00 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cafc:	2200      	movs	r2, #0
 800cafe:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800cb00:	68f8      	ldr	r0, [r7, #12]
 800cb02:	f7ff ff9b 	bl	800ca3c <I2C_TreatErrorCallback>
}
 800cb06:	bf00      	nop
 800cb08:	3710      	adds	r7, #16
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}

0800cb0e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800cb0e:	b580      	push	{r7, lr}
 800cb10:	b084      	sub	sp, #16
 800cb12:	af00      	add	r7, sp, #0
 800cb14:	60f8      	str	r0, [r7, #12]
 800cb16:	60b9      	str	r1, [r7, #8]
 800cb18:	603b      	str	r3, [r7, #0]
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cb1e:	e03b      	b.n	800cb98 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cb20:	69ba      	ldr	r2, [r7, #24]
 800cb22:	6839      	ldr	r1, [r7, #0]
 800cb24:	68f8      	ldr	r0, [r7, #12]
 800cb26:	f000 f8d5 	bl	800ccd4 <I2C_IsErrorOccurred>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d001      	beq.n	800cb34 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800cb30:	2301      	movs	r3, #1
 800cb32:	e041      	b.n	800cbb8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb34:	683b      	ldr	r3, [r7, #0]
 800cb36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb3a:	d02d      	beq.n	800cb98 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb3c:	f7fa fd50 	bl	80075e0 <HAL_GetTick>
 800cb40:	4602      	mov	r2, r0
 800cb42:	69bb      	ldr	r3, [r7, #24]
 800cb44:	1ad3      	subs	r3, r2, r3
 800cb46:	683a      	ldr	r2, [r7, #0]
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d302      	bcc.n	800cb52 <I2C_WaitOnFlagUntilTimeout+0x44>
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d122      	bne.n	800cb98 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	699a      	ldr	r2, [r3, #24]
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	4013      	ands	r3, r2
 800cb5c:	68ba      	ldr	r2, [r7, #8]
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	bf0c      	ite	eq
 800cb62:	2301      	moveq	r3, #1
 800cb64:	2300      	movne	r3, #0
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	461a      	mov	r2, r3
 800cb6a:	79fb      	ldrb	r3, [r7, #7]
 800cb6c:	429a      	cmp	r2, r3
 800cb6e:	d113      	bne.n	800cb98 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb74:	f043 0220 	orr.w	r2, r3, #32
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	2220      	movs	r2, #32
 800cb80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	2200      	movs	r2, #0
 800cb88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	2200      	movs	r2, #0
 800cb90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	e00f      	b.n	800cbb8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	699a      	ldr	r2, [r3, #24]
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	4013      	ands	r3, r2
 800cba2:	68ba      	ldr	r2, [r7, #8]
 800cba4:	429a      	cmp	r2, r3
 800cba6:	bf0c      	ite	eq
 800cba8:	2301      	moveq	r3, #1
 800cbaa:	2300      	movne	r3, #0
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	461a      	mov	r2, r3
 800cbb0:	79fb      	ldrb	r3, [r7, #7]
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d0b4      	beq.n	800cb20 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cbb6:	2300      	movs	r3, #0
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3710      	adds	r7, #16
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b084      	sub	sp, #16
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	60f8      	str	r0, [r7, #12]
 800cbc8:	60b9      	str	r1, [r7, #8]
 800cbca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cbcc:	e033      	b.n	800cc36 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cbce:	687a      	ldr	r2, [r7, #4]
 800cbd0:	68b9      	ldr	r1, [r7, #8]
 800cbd2:	68f8      	ldr	r0, [r7, #12]
 800cbd4:	f000 f87e 	bl	800ccd4 <I2C_IsErrorOccurred>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d001      	beq.n	800cbe2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cbde:	2301      	movs	r3, #1
 800cbe0:	e031      	b.n	800cc46 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbe2:	68bb      	ldr	r3, [r7, #8]
 800cbe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbe8:	d025      	beq.n	800cc36 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cbea:	f7fa fcf9 	bl	80075e0 <HAL_GetTick>
 800cbee:	4602      	mov	r2, r0
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	1ad3      	subs	r3, r2, r3
 800cbf4:	68ba      	ldr	r2, [r7, #8]
 800cbf6:	429a      	cmp	r2, r3
 800cbf8:	d302      	bcc.n	800cc00 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800cbfa:	68bb      	ldr	r3, [r7, #8]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d11a      	bne.n	800cc36 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	699b      	ldr	r3, [r3, #24]
 800cc06:	f003 0302 	and.w	r3, r3, #2
 800cc0a:	2b02      	cmp	r3, #2
 800cc0c:	d013      	beq.n	800cc36 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc12:	f043 0220 	orr.w	r2, r3, #32
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	2220      	movs	r2, #32
 800cc1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	2200      	movs	r2, #0
 800cc26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800cc32:	2301      	movs	r3, #1
 800cc34:	e007      	b.n	800cc46 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	699b      	ldr	r3, [r3, #24]
 800cc3c:	f003 0302 	and.w	r3, r3, #2
 800cc40:	2b02      	cmp	r3, #2
 800cc42:	d1c4      	bne.n	800cbce <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800cc44:	2300      	movs	r3, #0
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}

0800cc4e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800cc4e:	b580      	push	{r7, lr}
 800cc50:	b084      	sub	sp, #16
 800cc52:	af00      	add	r7, sp, #0
 800cc54:	60f8      	str	r0, [r7, #12]
 800cc56:	60b9      	str	r1, [r7, #8]
 800cc58:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cc5a:	e02f      	b.n	800ccbc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc5c:	687a      	ldr	r2, [r7, #4]
 800cc5e:	68b9      	ldr	r1, [r7, #8]
 800cc60:	68f8      	ldr	r0, [r7, #12]
 800cc62:	f000 f837 	bl	800ccd4 <I2C_IsErrorOccurred>
 800cc66:	4603      	mov	r3, r0
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d001      	beq.n	800cc70 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cc6c:	2301      	movs	r3, #1
 800cc6e:	e02d      	b.n	800cccc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc70:	f7fa fcb6 	bl	80075e0 <HAL_GetTick>
 800cc74:	4602      	mov	r2, r0
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	1ad3      	subs	r3, r2, r3
 800cc7a:	68ba      	ldr	r2, [r7, #8]
 800cc7c:	429a      	cmp	r2, r3
 800cc7e:	d302      	bcc.n	800cc86 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d11a      	bne.n	800ccbc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	699b      	ldr	r3, [r3, #24]
 800cc8c:	f003 0320 	and.w	r3, r3, #32
 800cc90:	2b20      	cmp	r3, #32
 800cc92:	d013      	beq.n	800ccbc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc98:	f043 0220 	orr.w	r2, r3, #32
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2220      	movs	r2, #32
 800cca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	2200      	movs	r2, #0
 800ccac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e007      	b.n	800cccc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	699b      	ldr	r3, [r3, #24]
 800ccc2:	f003 0320 	and.w	r3, r3, #32
 800ccc6:	2b20      	cmp	r3, #32
 800ccc8:	d1c8      	bne.n	800cc5c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ccca:	2300      	movs	r3, #0
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3710      	adds	r7, #16
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}

0800ccd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b08a      	sub	sp, #40	@ 0x28
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	60f8      	str	r0, [r7, #12]
 800ccdc:	60b9      	str	r1, [r7, #8]
 800ccde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cce0:	2300      	movs	r3, #0
 800cce2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	699b      	ldr	r3, [r3, #24]
 800ccec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800ccee:	2300      	movs	r3, #0
 800ccf0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800ccf6:	69bb      	ldr	r3, [r7, #24]
 800ccf8:	f003 0310 	and.w	r3, r3, #16
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d068      	beq.n	800cdd2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	2210      	movs	r2, #16
 800cd06:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cd08:	e049      	b.n	800cd9e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800cd0a:	68bb      	ldr	r3, [r7, #8]
 800cd0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd10:	d045      	beq.n	800cd9e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cd12:	f7fa fc65 	bl	80075e0 <HAL_GetTick>
 800cd16:	4602      	mov	r2, r0
 800cd18:	69fb      	ldr	r3, [r7, #28]
 800cd1a:	1ad3      	subs	r3, r2, r3
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	429a      	cmp	r2, r3
 800cd20:	d302      	bcc.n	800cd28 <I2C_IsErrorOccurred+0x54>
 800cd22:	68bb      	ldr	r3, [r7, #8]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d13a      	bne.n	800cd9e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cd32:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cd3a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	699b      	ldr	r3, [r3, #24]
 800cd42:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cd46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cd4a:	d121      	bne.n	800cd90 <I2C_IsErrorOccurred+0xbc>
 800cd4c:	697b      	ldr	r3, [r7, #20]
 800cd4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cd52:	d01d      	beq.n	800cd90 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800cd54:	7cfb      	ldrb	r3, [r7, #19]
 800cd56:	2b20      	cmp	r3, #32
 800cd58:	d01a      	beq.n	800cd90 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	685a      	ldr	r2, [r3, #4]
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cd68:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cd6a:	f7fa fc39 	bl	80075e0 <HAL_GetTick>
 800cd6e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd70:	e00e      	b.n	800cd90 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cd72:	f7fa fc35 	bl	80075e0 <HAL_GetTick>
 800cd76:	4602      	mov	r2, r0
 800cd78:	69fb      	ldr	r3, [r7, #28]
 800cd7a:	1ad3      	subs	r3, r2, r3
 800cd7c:	2b19      	cmp	r3, #25
 800cd7e:	d907      	bls.n	800cd90 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800cd80:	6a3b      	ldr	r3, [r7, #32]
 800cd82:	f043 0320 	orr.w	r3, r3, #32
 800cd86:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800cd8e:	e006      	b.n	800cd9e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	699b      	ldr	r3, [r3, #24]
 800cd96:	f003 0320 	and.w	r3, r3, #32
 800cd9a:	2b20      	cmp	r3, #32
 800cd9c:	d1e9      	bne.n	800cd72 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	699b      	ldr	r3, [r3, #24]
 800cda4:	f003 0320 	and.w	r3, r3, #32
 800cda8:	2b20      	cmp	r3, #32
 800cdaa:	d003      	beq.n	800cdb4 <I2C_IsErrorOccurred+0xe0>
 800cdac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d0aa      	beq.n	800cd0a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cdb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d103      	bne.n	800cdc4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	2220      	movs	r2, #32
 800cdc2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cdc4:	6a3b      	ldr	r3, [r7, #32]
 800cdc6:	f043 0304 	orr.w	r3, r3, #4
 800cdca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cdcc:	2301      	movs	r3, #1
 800cdce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	699b      	ldr	r3, [r3, #24]
 800cdd8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cdda:	69bb      	ldr	r3, [r7, #24]
 800cddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d00b      	beq.n	800cdfc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cde4:	6a3b      	ldr	r3, [r7, #32]
 800cde6:	f043 0301 	orr.w	r3, r3, #1
 800cdea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cdf4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cdfc:	69bb      	ldr	r3, [r7, #24]
 800cdfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d00b      	beq.n	800ce1e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800ce06:	6a3b      	ldr	r3, [r7, #32]
 800ce08:	f043 0308 	orr.w	r3, r3, #8
 800ce0c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ce16:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800ce1e:	69bb      	ldr	r3, [r7, #24]
 800ce20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d00b      	beq.n	800ce40 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800ce28:	6a3b      	ldr	r3, [r7, #32]
 800ce2a:	f043 0302 	orr.w	r3, r3, #2
 800ce2e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce38:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800ce40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d01c      	beq.n	800ce82 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ce48:	68f8      	ldr	r0, [r7, #12]
 800ce4a:	f7ff fe1e 	bl	800ca8a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	6859      	ldr	r1, [r3, #4]
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	681a      	ldr	r2, [r3, #0]
 800ce58:	4b0d      	ldr	r3, [pc, #52]	@ (800ce90 <I2C_IsErrorOccurred+0x1bc>)
 800ce5a:	400b      	ands	r3, r1
 800ce5c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce62:	6a3b      	ldr	r3, [r7, #32]
 800ce64:	431a      	orrs	r2, r3
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	2220      	movs	r2, #32
 800ce6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2200      	movs	r2, #0
 800ce76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800ce82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3728      	adds	r7, #40	@ 0x28
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
 800ce8e:	bf00      	nop
 800ce90:	fe00e800 	.word	0xfe00e800

0800ce94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b087      	sub	sp, #28
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	60f8      	str	r0, [r7, #12]
 800ce9c:	607b      	str	r3, [r7, #4]
 800ce9e:	460b      	mov	r3, r1
 800cea0:	817b      	strh	r3, [r7, #10]
 800cea2:	4613      	mov	r3, r2
 800cea4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cea6:	897b      	ldrh	r3, [r7, #10]
 800cea8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ceac:	7a7b      	ldrb	r3, [r7, #9]
 800ceae:	041b      	lsls	r3, r3, #16
 800ceb0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ceb4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800ceba:	6a3b      	ldr	r3, [r7, #32]
 800cebc:	4313      	orrs	r3, r2
 800cebe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cec2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	685a      	ldr	r2, [r3, #4]
 800ceca:	6a3b      	ldr	r3, [r7, #32]
 800cecc:	0d5b      	lsrs	r3, r3, #21
 800cece:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800ced2:	4b08      	ldr	r3, [pc, #32]	@ (800cef4 <I2C_TransferConfig+0x60>)
 800ced4:	430b      	orrs	r3, r1
 800ced6:	43db      	mvns	r3, r3
 800ced8:	ea02 0103 	and.w	r1, r2, r3
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	697a      	ldr	r2, [r7, #20]
 800cee2:	430a      	orrs	r2, r1
 800cee4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cee6:	bf00      	nop
 800cee8:	371c      	adds	r7, #28
 800ceea:	46bd      	mov	sp, r7
 800ceec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cef0:	4770      	bx	lr
 800cef2:	bf00      	nop
 800cef4:	03ff63ff 	.word	0x03ff63ff

0800cef8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800cef8:	b480      	push	{r7}
 800cefa:	b085      	sub	sp, #20
 800cefc:	af00      	add	r7, sp, #0
 800cefe:	6078      	str	r0, [r7, #4]
 800cf00:	460b      	mov	r3, r1
 800cf02:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800cf04:	2300      	movs	r3, #0
 800cf06:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf0c:	4a39      	ldr	r2, [pc, #228]	@ (800cff4 <I2C_Enable_IRQ+0xfc>)
 800cf0e:	4293      	cmp	r3, r2
 800cf10:	d032      	beq.n	800cf78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800cf16:	4a38      	ldr	r2, [pc, #224]	@ (800cff8 <I2C_Enable_IRQ+0x100>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d02d      	beq.n	800cf78 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800cf20:	4a36      	ldr	r2, [pc, #216]	@ (800cffc <I2C_Enable_IRQ+0x104>)
 800cf22:	4293      	cmp	r3, r2
 800cf24:	d028      	beq.n	800cf78 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800cf26:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	da03      	bge.n	800cf36 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800cf34:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800cf36:	887b      	ldrh	r3, [r7, #2]
 800cf38:	f003 0301 	and.w	r3, r3, #1
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d003      	beq.n	800cf48 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800cf46:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800cf48:	887b      	ldrh	r3, [r7, #2]
 800cf4a:	f003 0302 	and.w	r3, r3, #2
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d003      	beq.n	800cf5a <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800cf58:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800cf5a:	887b      	ldrh	r3, [r7, #2]
 800cf5c:	2b10      	cmp	r3, #16
 800cf5e:	d103      	bne.n	800cf68 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800cf66:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800cf68:	887b      	ldrh	r3, [r7, #2]
 800cf6a:	2b20      	cmp	r3, #32
 800cf6c:	d133      	bne.n	800cfd6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	f043 0320 	orr.w	r3, r3, #32
 800cf74:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800cf76:	e02e      	b.n	800cfd6 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800cf78:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	da03      	bge.n	800cf88 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800cf86:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800cf88:	887b      	ldrh	r3, [r7, #2]
 800cf8a:	f003 0301 	and.w	r3, r3, #1
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d003      	beq.n	800cf9a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800cf98:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800cf9a:	887b      	ldrh	r3, [r7, #2]
 800cf9c:	f003 0302 	and.w	r3, r3, #2
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d003      	beq.n	800cfac <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800cfaa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800cfac:	887b      	ldrh	r3, [r7, #2]
 800cfae:	2b10      	cmp	r3, #16
 800cfb0:	d103      	bne.n	800cfba <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800cfb8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800cfba:	887b      	ldrh	r3, [r7, #2]
 800cfbc:	2b20      	cmp	r3, #32
 800cfbe:	d103      	bne.n	800cfc8 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800cfc6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800cfc8:	887b      	ldrh	r3, [r7, #2]
 800cfca:	2b40      	cmp	r3, #64	@ 0x40
 800cfcc:	d103      	bne.n	800cfd6 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfd4:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	6819      	ldr	r1, [r3, #0]
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	68fa      	ldr	r2, [r7, #12]
 800cfe2:	430a      	orrs	r2, r1
 800cfe4:	601a      	str	r2, [r3, #0]
}
 800cfe6:	bf00      	nop
 800cfe8:	3714      	adds	r7, #20
 800cfea:	46bd      	mov	sp, r7
 800cfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff0:	4770      	bx	lr
 800cff2:	bf00      	nop
 800cff4:	0800b671 	.word	0x0800b671
 800cff8:	0800bab9 	.word	0x0800bab9
 800cffc:	0800b859 	.word	0x0800b859

0800d000 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800d000:	b480      	push	{r7}
 800d002:	b085      	sub	sp, #20
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	460b      	mov	r3, r1
 800d00a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800d00c:	2300      	movs	r3, #0
 800d00e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800d010:	887b      	ldrh	r3, [r7, #2]
 800d012:	f003 0301 	and.w	r3, r3, #1
 800d016:	2b00      	cmp	r3, #0
 800d018:	d00f      	beq.n	800d03a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800d020:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d028:	b2db      	uxtb	r3, r3
 800d02a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d02e:	2b28      	cmp	r3, #40	@ 0x28
 800d030:	d003      	beq.n	800d03a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d038:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800d03a:	887b      	ldrh	r3, [r7, #2]
 800d03c:	f003 0302 	and.w	r3, r3, #2
 800d040:	2b00      	cmp	r3, #0
 800d042:	d00f      	beq.n	800d064 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800d04a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d052:	b2db      	uxtb	r3, r3
 800d054:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d058:	2b28      	cmp	r3, #40	@ 0x28
 800d05a:	d003      	beq.n	800d064 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800d062:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800d064:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	da03      	bge.n	800d074 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800d072:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800d074:	887b      	ldrh	r3, [r7, #2]
 800d076:	2b10      	cmp	r3, #16
 800d078:	d103      	bne.n	800d082 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800d080:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800d082:	887b      	ldrh	r3, [r7, #2]
 800d084:	2b20      	cmp	r3, #32
 800d086:	d103      	bne.n	800d090 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	f043 0320 	orr.w	r3, r3, #32
 800d08e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800d090:	887b      	ldrh	r3, [r7, #2]
 800d092:	2b40      	cmp	r3, #64	@ 0x40
 800d094:	d103      	bne.n	800d09e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d09c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	6819      	ldr	r1, [r3, #0]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	43da      	mvns	r2, r3
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	400a      	ands	r2, r1
 800d0ae:	601a      	str	r2, [r3, #0]
}
 800d0b0:	bf00      	nop
 800d0b2:	3714      	adds	r7, #20
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ba:	4770      	bx	lr

0800d0bc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b086      	sub	sp, #24
 800d0c0:	af02      	add	r7, sp, #8
 800d0c2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d101      	bne.n	800d0ce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	e0fe      	b.n	800d2cc <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d106      	bne.n	800d0e8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800d0e2:	6878      	ldr	r0, [r7, #4]
 800d0e4:	f00b ffde 	bl	80190a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	2203      	movs	r2, #3
 800d0ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	f008 fb9e 	bl	8015836 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	6818      	ldr	r0, [r3, #0]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	7c1a      	ldrb	r2, [r3, #16]
 800d102:	f88d 2000 	strb.w	r2, [sp]
 800d106:	3304      	adds	r3, #4
 800d108:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d10a:	f008 fa6f 	bl	80155ec <USB_CoreInit>
 800d10e:	4603      	mov	r3, r0
 800d110:	2b00      	cmp	r3, #0
 800d112:	d005      	beq.n	800d120 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2202      	movs	r2, #2
 800d118:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800d11c:	2301      	movs	r3, #1
 800d11e:	e0d5      	b.n	800d2cc <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	2100      	movs	r1, #0
 800d126:	4618      	mov	r0, r3
 800d128:	f008 fb96 	bl	8015858 <USB_SetCurrentMode>
 800d12c:	4603      	mov	r3, r0
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d005      	beq.n	800d13e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	2202      	movs	r2, #2
 800d136:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800d13a:	2301      	movs	r3, #1
 800d13c:	e0c6      	b.n	800d2cc <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d13e:	2300      	movs	r3, #0
 800d140:	73fb      	strb	r3, [r7, #15]
 800d142:	e04a      	b.n	800d1da <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800d144:	7bfa      	ldrb	r2, [r7, #15]
 800d146:	6879      	ldr	r1, [r7, #4]
 800d148:	4613      	mov	r3, r2
 800d14a:	00db      	lsls	r3, r3, #3
 800d14c:	4413      	add	r3, r2
 800d14e:	009b      	lsls	r3, r3, #2
 800d150:	440b      	add	r3, r1
 800d152:	3315      	adds	r3, #21
 800d154:	2201      	movs	r2, #1
 800d156:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800d158:	7bfa      	ldrb	r2, [r7, #15]
 800d15a:	6879      	ldr	r1, [r7, #4]
 800d15c:	4613      	mov	r3, r2
 800d15e:	00db      	lsls	r3, r3, #3
 800d160:	4413      	add	r3, r2
 800d162:	009b      	lsls	r3, r3, #2
 800d164:	440b      	add	r3, r1
 800d166:	3314      	adds	r3, #20
 800d168:	7bfa      	ldrb	r2, [r7, #15]
 800d16a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800d16c:	7bfa      	ldrb	r2, [r7, #15]
 800d16e:	7bfb      	ldrb	r3, [r7, #15]
 800d170:	b298      	uxth	r0, r3
 800d172:	6879      	ldr	r1, [r7, #4]
 800d174:	4613      	mov	r3, r2
 800d176:	00db      	lsls	r3, r3, #3
 800d178:	4413      	add	r3, r2
 800d17a:	009b      	lsls	r3, r3, #2
 800d17c:	440b      	add	r3, r1
 800d17e:	332e      	adds	r3, #46	@ 0x2e
 800d180:	4602      	mov	r2, r0
 800d182:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800d184:	7bfa      	ldrb	r2, [r7, #15]
 800d186:	6879      	ldr	r1, [r7, #4]
 800d188:	4613      	mov	r3, r2
 800d18a:	00db      	lsls	r3, r3, #3
 800d18c:	4413      	add	r3, r2
 800d18e:	009b      	lsls	r3, r3, #2
 800d190:	440b      	add	r3, r1
 800d192:	3318      	adds	r3, #24
 800d194:	2200      	movs	r2, #0
 800d196:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800d198:	7bfa      	ldrb	r2, [r7, #15]
 800d19a:	6879      	ldr	r1, [r7, #4]
 800d19c:	4613      	mov	r3, r2
 800d19e:	00db      	lsls	r3, r3, #3
 800d1a0:	4413      	add	r3, r2
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	440b      	add	r3, r1
 800d1a6:	331c      	adds	r3, #28
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800d1ac:	7bfa      	ldrb	r2, [r7, #15]
 800d1ae:	6879      	ldr	r1, [r7, #4]
 800d1b0:	4613      	mov	r3, r2
 800d1b2:	00db      	lsls	r3, r3, #3
 800d1b4:	4413      	add	r3, r2
 800d1b6:	009b      	lsls	r3, r3, #2
 800d1b8:	440b      	add	r3, r1
 800d1ba:	3320      	adds	r3, #32
 800d1bc:	2200      	movs	r2, #0
 800d1be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800d1c0:	7bfa      	ldrb	r2, [r7, #15]
 800d1c2:	6879      	ldr	r1, [r7, #4]
 800d1c4:	4613      	mov	r3, r2
 800d1c6:	00db      	lsls	r3, r3, #3
 800d1c8:	4413      	add	r3, r2
 800d1ca:	009b      	lsls	r3, r3, #2
 800d1cc:	440b      	add	r3, r1
 800d1ce:	3324      	adds	r3, #36	@ 0x24
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d1d4:	7bfb      	ldrb	r3, [r7, #15]
 800d1d6:	3301      	adds	r3, #1
 800d1d8:	73fb      	strb	r3, [r7, #15]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	791b      	ldrb	r3, [r3, #4]
 800d1de:	7bfa      	ldrb	r2, [r7, #15]
 800d1e0:	429a      	cmp	r2, r3
 800d1e2:	d3af      	bcc.n	800d144 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	73fb      	strb	r3, [r7, #15]
 800d1e8:	e044      	b.n	800d274 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800d1ea:	7bfa      	ldrb	r2, [r7, #15]
 800d1ec:	6879      	ldr	r1, [r7, #4]
 800d1ee:	4613      	mov	r3, r2
 800d1f0:	00db      	lsls	r3, r3, #3
 800d1f2:	4413      	add	r3, r2
 800d1f4:	009b      	lsls	r3, r3, #2
 800d1f6:	440b      	add	r3, r1
 800d1f8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800d200:	7bfa      	ldrb	r2, [r7, #15]
 800d202:	6879      	ldr	r1, [r7, #4]
 800d204:	4613      	mov	r3, r2
 800d206:	00db      	lsls	r3, r3, #3
 800d208:	4413      	add	r3, r2
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	440b      	add	r3, r1
 800d20e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800d212:	7bfa      	ldrb	r2, [r7, #15]
 800d214:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800d216:	7bfa      	ldrb	r2, [r7, #15]
 800d218:	6879      	ldr	r1, [r7, #4]
 800d21a:	4613      	mov	r3, r2
 800d21c:	00db      	lsls	r3, r3, #3
 800d21e:	4413      	add	r3, r2
 800d220:	009b      	lsls	r3, r3, #2
 800d222:	440b      	add	r3, r1
 800d224:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800d228:	2200      	movs	r2, #0
 800d22a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800d22c:	7bfa      	ldrb	r2, [r7, #15]
 800d22e:	6879      	ldr	r1, [r7, #4]
 800d230:	4613      	mov	r3, r2
 800d232:	00db      	lsls	r3, r3, #3
 800d234:	4413      	add	r3, r2
 800d236:	009b      	lsls	r3, r3, #2
 800d238:	440b      	add	r3, r1
 800d23a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800d23e:	2200      	movs	r2, #0
 800d240:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800d242:	7bfa      	ldrb	r2, [r7, #15]
 800d244:	6879      	ldr	r1, [r7, #4]
 800d246:	4613      	mov	r3, r2
 800d248:	00db      	lsls	r3, r3, #3
 800d24a:	4413      	add	r3, r2
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	440b      	add	r3, r1
 800d250:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d254:	2200      	movs	r2, #0
 800d256:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800d258:	7bfa      	ldrb	r2, [r7, #15]
 800d25a:	6879      	ldr	r1, [r7, #4]
 800d25c:	4613      	mov	r3, r2
 800d25e:	00db      	lsls	r3, r3, #3
 800d260:	4413      	add	r3, r2
 800d262:	009b      	lsls	r3, r3, #2
 800d264:	440b      	add	r3, r1
 800d266:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800d26a:	2200      	movs	r2, #0
 800d26c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d26e:	7bfb      	ldrb	r3, [r7, #15]
 800d270:	3301      	adds	r3, #1
 800d272:	73fb      	strb	r3, [r7, #15]
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	791b      	ldrb	r3, [r3, #4]
 800d278:	7bfa      	ldrb	r2, [r7, #15]
 800d27a:	429a      	cmp	r2, r3
 800d27c:	d3b5      	bcc.n	800d1ea <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6818      	ldr	r0, [r3, #0]
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	7c1a      	ldrb	r2, [r3, #16]
 800d286:	f88d 2000 	strb.w	r2, [sp]
 800d28a:	3304      	adds	r3, #4
 800d28c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d28e:	f008 fb2f 	bl	80158f0 <USB_DevInit>
 800d292:	4603      	mov	r3, r0
 800d294:	2b00      	cmp	r3, #0
 800d296:	d005      	beq.n	800d2a4 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	2202      	movs	r2, #2
 800d29c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	e013      	b.n	800d2cc <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	7b1b      	ldrb	r3, [r3, #12]
 800d2b6:	2b01      	cmp	r3, #1
 800d2b8:	d102      	bne.n	800d2c0 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800d2ba:	6878      	ldr	r0, [r7, #4]
 800d2bc:	f001 f96e 	bl	800e59c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f009 fb72 	bl	80169ae <USB_DevDisconnect>

  return HAL_OK;
 800d2ca:	2300      	movs	r3, #0
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3710      	adds	r7, #16
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d2e8:	2b01      	cmp	r3, #1
 800d2ea:	d101      	bne.n	800d2f0 <HAL_PCD_Start+0x1c>
 800d2ec:	2302      	movs	r3, #2
 800d2ee:	e022      	b.n	800d336 <HAL_PCD_Start+0x62>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2201      	movs	r2, #1
 800d2f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	68db      	ldr	r3, [r3, #12]
 800d2fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d300:	2b00      	cmp	r3, #0
 800d302:	d009      	beq.n	800d318 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800d308:	2b01      	cmp	r3, #1
 800d30a:	d105      	bne.n	800d318 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d310:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	4618      	mov	r0, r3
 800d31e:	f008 fa79 	bl	8015814 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	4618      	mov	r0, r3
 800d328:	f009 fb20 	bl	801696c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2200      	movs	r2, #0
 800d330:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d334:	2300      	movs	r3, #0
}
 800d336:	4618      	mov	r0, r3
 800d338:	3710      	adds	r7, #16
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}

0800d33e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800d33e:	b590      	push	{r4, r7, lr}
 800d340:	b08d      	sub	sp, #52	@ 0x34
 800d342:	af00      	add	r7, sp, #0
 800d344:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d34c:	6a3b      	ldr	r3, [r7, #32]
 800d34e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4618      	mov	r0, r3
 800d356:	f009 fbde 	bl	8016b16 <USB_GetMode>
 800d35a:	4603      	mov	r3, r0
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	f040 84b9 	bne.w	800dcd4 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	4618      	mov	r0, r3
 800d368:	f009 fb42 	bl	80169f0 <USB_ReadInterrupts>
 800d36c:	4603      	mov	r3, r0
 800d36e:	2b00      	cmp	r3, #0
 800d370:	f000 84af 	beq.w	800dcd2 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800d374:	69fb      	ldr	r3, [r7, #28]
 800d376:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d37a:	689b      	ldr	r3, [r3, #8]
 800d37c:	0a1b      	lsrs	r3, r3, #8
 800d37e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	4618      	mov	r0, r3
 800d38e:	f009 fb2f 	bl	80169f0 <USB_ReadInterrupts>
 800d392:	4603      	mov	r3, r0
 800d394:	f003 0302 	and.w	r3, r3, #2
 800d398:	2b02      	cmp	r3, #2
 800d39a:	d107      	bne.n	800d3ac <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	695a      	ldr	r2, [r3, #20]
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f002 0202 	and.w	r2, r2, #2
 800d3aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f009 fb1d 	bl	80169f0 <USB_ReadInterrupts>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	f003 0310 	and.w	r3, r3, #16
 800d3bc:	2b10      	cmp	r3, #16
 800d3be:	d161      	bne.n	800d484 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	699a      	ldr	r2, [r3, #24]
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	f022 0210 	bic.w	r2, r2, #16
 800d3ce:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800d3d0:	6a3b      	ldr	r3, [r7, #32]
 800d3d2:	6a1b      	ldr	r3, [r3, #32]
 800d3d4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800d3d6:	69bb      	ldr	r3, [r7, #24]
 800d3d8:	f003 020f 	and.w	r2, r3, #15
 800d3dc:	4613      	mov	r3, r2
 800d3de:	00db      	lsls	r3, r3, #3
 800d3e0:	4413      	add	r3, r2
 800d3e2:	009b      	lsls	r3, r3, #2
 800d3e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d3e8:	687a      	ldr	r2, [r7, #4]
 800d3ea:	4413      	add	r3, r2
 800d3ec:	3304      	adds	r3, #4
 800d3ee:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800d3f0:	69bb      	ldr	r3, [r7, #24]
 800d3f2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800d3f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d3fa:	d124      	bne.n	800d446 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800d3fc:	69ba      	ldr	r2, [r7, #24]
 800d3fe:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800d402:	4013      	ands	r3, r2
 800d404:	2b00      	cmp	r3, #0
 800d406:	d035      	beq.n	800d474 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800d408:	697b      	ldr	r3, [r7, #20]
 800d40a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800d40c:	69bb      	ldr	r3, [r7, #24]
 800d40e:	091b      	lsrs	r3, r3, #4
 800d410:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800d412:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d416:	b29b      	uxth	r3, r3
 800d418:	461a      	mov	r2, r3
 800d41a:	6a38      	ldr	r0, [r7, #32]
 800d41c:	f009 f954 	bl	80166c8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800d420:	697b      	ldr	r3, [r7, #20]
 800d422:	68da      	ldr	r2, [r3, #12]
 800d424:	69bb      	ldr	r3, [r7, #24]
 800d426:	091b      	lsrs	r3, r3, #4
 800d428:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d42c:	441a      	add	r2, r3
 800d42e:	697b      	ldr	r3, [r7, #20]
 800d430:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800d432:	697b      	ldr	r3, [r7, #20]
 800d434:	695a      	ldr	r2, [r3, #20]
 800d436:	69bb      	ldr	r3, [r7, #24]
 800d438:	091b      	lsrs	r3, r3, #4
 800d43a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d43e:	441a      	add	r2, r3
 800d440:	697b      	ldr	r3, [r7, #20]
 800d442:	615a      	str	r2, [r3, #20]
 800d444:	e016      	b.n	800d474 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800d446:	69bb      	ldr	r3, [r7, #24]
 800d448:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800d44c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800d450:	d110      	bne.n	800d474 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d458:	2208      	movs	r2, #8
 800d45a:	4619      	mov	r1, r3
 800d45c:	6a38      	ldr	r0, [r7, #32]
 800d45e:	f009 f933 	bl	80166c8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	695a      	ldr	r2, [r3, #20]
 800d466:	69bb      	ldr	r3, [r7, #24]
 800d468:	091b      	lsrs	r3, r3, #4
 800d46a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d46e:	441a      	add	r2, r3
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	699a      	ldr	r2, [r3, #24]
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f042 0210 	orr.w	r2, r2, #16
 800d482:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4618      	mov	r0, r3
 800d48a:	f009 fab1 	bl	80169f0 <USB_ReadInterrupts>
 800d48e:	4603      	mov	r3, r0
 800d490:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d494:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800d498:	f040 80a7 	bne.w	800d5ea <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800d49c:	2300      	movs	r3, #0
 800d49e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	f009 fab6 	bl	8016a16 <USB_ReadDevAllOutEpInterrupt>
 800d4aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800d4ac:	e099      	b.n	800d5e2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800d4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4b0:	f003 0301 	and.w	r3, r3, #1
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f000 808e 	beq.w	800d5d6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4c0:	b2d2      	uxtb	r2, r2
 800d4c2:	4611      	mov	r1, r2
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	f009 fada 	bl	8016a7e <USB_ReadDevOutEPInterrupt>
 800d4ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	f003 0301 	and.w	r3, r3, #1
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d00c      	beq.n	800d4f0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800d4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d8:	015a      	lsls	r2, r3, #5
 800d4da:	69fb      	ldr	r3, [r7, #28]
 800d4dc:	4413      	add	r3, r2
 800d4de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800d4e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f000 fed0 	bl	800e290 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	f003 0308 	and.w	r3, r3, #8
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d00c      	beq.n	800d514 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800d4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4fc:	015a      	lsls	r2, r3, #5
 800d4fe:	69fb      	ldr	r3, [r7, #28]
 800d500:	4413      	add	r3, r2
 800d502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d506:	461a      	mov	r2, r3
 800d508:	2308      	movs	r3, #8
 800d50a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800d50c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d50e:	6878      	ldr	r0, [r7, #4]
 800d510:	f000 ffa6 	bl	800e460 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	f003 0310 	and.w	r3, r3, #16
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d008      	beq.n	800d530 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800d51e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d520:	015a      	lsls	r2, r3, #5
 800d522:	69fb      	ldr	r3, [r7, #28]
 800d524:	4413      	add	r3, r2
 800d526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d52a:	461a      	mov	r2, r3
 800d52c:	2310      	movs	r3, #16
 800d52e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	f003 0302 	and.w	r3, r3, #2
 800d536:	2b00      	cmp	r3, #0
 800d538:	d030      	beq.n	800d59c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800d53a:	6a3b      	ldr	r3, [r7, #32]
 800d53c:	695b      	ldr	r3, [r3, #20]
 800d53e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d542:	2b80      	cmp	r3, #128	@ 0x80
 800d544:	d109      	bne.n	800d55a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800d546:	69fb      	ldr	r3, [r7, #28]
 800d548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d54c:	685b      	ldr	r3, [r3, #4]
 800d54e:	69fa      	ldr	r2, [r7, #28]
 800d550:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d554:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d558:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800d55a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d55c:	4613      	mov	r3, r2
 800d55e:	00db      	lsls	r3, r3, #3
 800d560:	4413      	add	r3, r2
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d568:	687a      	ldr	r2, [r7, #4]
 800d56a:	4413      	add	r3, r2
 800d56c:	3304      	adds	r3, #4
 800d56e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800d570:	697b      	ldr	r3, [r7, #20]
 800d572:	78db      	ldrb	r3, [r3, #3]
 800d574:	2b01      	cmp	r3, #1
 800d576:	d108      	bne.n	800d58a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	2200      	movs	r2, #0
 800d57c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800d57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d580:	b2db      	uxtb	r3, r3
 800d582:	4619      	mov	r1, r3
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f00b fec3 	bl	8019310 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800d58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d58c:	015a      	lsls	r2, r3, #5
 800d58e:	69fb      	ldr	r3, [r7, #28]
 800d590:	4413      	add	r3, r2
 800d592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d596:	461a      	mov	r2, r3
 800d598:	2302      	movs	r3, #2
 800d59a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	f003 0320 	and.w	r3, r3, #32
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d008      	beq.n	800d5b8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a8:	015a      	lsls	r2, r3, #5
 800d5aa:	69fb      	ldr	r3, [r7, #28]
 800d5ac:	4413      	add	r3, r2
 800d5ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5b2:	461a      	mov	r2, r3
 800d5b4:	2320      	movs	r3, #32
 800d5b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800d5b8:	693b      	ldr	r3, [r7, #16]
 800d5ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d009      	beq.n	800d5d6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800d5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c4:	015a      	lsls	r2, r3, #5
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	4413      	add	r3, r2
 800d5ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5ce:	461a      	mov	r2, r3
 800d5d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d5d4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800d5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d8:	3301      	adds	r3, #1
 800d5da:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800d5dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5de:	085b      	lsrs	r3, r3, #1
 800d5e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800d5e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	f47f af62 	bne.w	800d4ae <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	4618      	mov	r0, r3
 800d5f0:	f009 f9fe 	bl	80169f0 <USB_ReadInterrupts>
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d5fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d5fe:	f040 80db 	bne.w	800d7b8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	4618      	mov	r0, r3
 800d608:	f009 fa1f 	bl	8016a4a <USB_ReadDevAllInEpInterrupt>
 800d60c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800d60e:	2300      	movs	r3, #0
 800d610:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800d612:	e0cd      	b.n	800d7b0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800d614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d616:	f003 0301 	and.w	r3, r3, #1
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	f000 80c2 	beq.w	800d7a4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d626:	b2d2      	uxtb	r2, r2
 800d628:	4611      	mov	r1, r2
 800d62a:	4618      	mov	r0, r3
 800d62c:	f009 fa45 	bl	8016aba <USB_ReadDevInEPInterrupt>
 800d630:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	f003 0301 	and.w	r3, r3, #1
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d057      	beq.n	800d6ec <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63e:	f003 030f 	and.w	r3, r3, #15
 800d642:	2201      	movs	r2, #1
 800d644:	fa02 f303 	lsl.w	r3, r2, r3
 800d648:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d64a:	69fb      	ldr	r3, [r7, #28]
 800d64c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d650:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	43db      	mvns	r3, r3
 800d656:	69f9      	ldr	r1, [r7, #28]
 800d658:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d65c:	4013      	ands	r3, r2
 800d65e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800d660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d662:	015a      	lsls	r2, r3, #5
 800d664:	69fb      	ldr	r3, [r7, #28]
 800d666:	4413      	add	r3, r2
 800d668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d66c:	461a      	mov	r2, r3
 800d66e:	2301      	movs	r3, #1
 800d670:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	799b      	ldrb	r3, [r3, #6]
 800d676:	2b01      	cmp	r3, #1
 800d678:	d132      	bne.n	800d6e0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800d67a:	6879      	ldr	r1, [r7, #4]
 800d67c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d67e:	4613      	mov	r3, r2
 800d680:	00db      	lsls	r3, r3, #3
 800d682:	4413      	add	r3, r2
 800d684:	009b      	lsls	r3, r3, #2
 800d686:	440b      	add	r3, r1
 800d688:	3320      	adds	r3, #32
 800d68a:	6819      	ldr	r1, [r3, #0]
 800d68c:	6878      	ldr	r0, [r7, #4]
 800d68e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d690:	4613      	mov	r3, r2
 800d692:	00db      	lsls	r3, r3, #3
 800d694:	4413      	add	r3, r2
 800d696:	009b      	lsls	r3, r3, #2
 800d698:	4403      	add	r3, r0
 800d69a:	331c      	adds	r3, #28
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	4419      	add	r1, r3
 800d6a0:	6878      	ldr	r0, [r7, #4]
 800d6a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6a4:	4613      	mov	r3, r2
 800d6a6:	00db      	lsls	r3, r3, #3
 800d6a8:	4413      	add	r3, r2
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4403      	add	r3, r0
 800d6ae:	3320      	adds	r3, #32
 800d6b0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800d6b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d113      	bne.n	800d6e0 <HAL_PCD_IRQHandler+0x3a2>
 800d6b8:	6879      	ldr	r1, [r7, #4]
 800d6ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6bc:	4613      	mov	r3, r2
 800d6be:	00db      	lsls	r3, r3, #3
 800d6c0:	4413      	add	r3, r2
 800d6c2:	009b      	lsls	r3, r3, #2
 800d6c4:	440b      	add	r3, r1
 800d6c6:	3324      	adds	r3, #36	@ 0x24
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d108      	bne.n	800d6e0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6818      	ldr	r0, [r3, #0]
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d6d8:	461a      	mov	r2, r3
 800d6da:	2101      	movs	r1, #1
 800d6dc:	f009 fa4e 	bl	8016b7c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800d6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6e2:	b2db      	uxtb	r3, r3
 800d6e4:	4619      	mov	r1, r3
 800d6e6:	6878      	ldr	r0, [r7, #4]
 800d6e8:	f00b fd8d 	bl	8019206 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800d6ec:	693b      	ldr	r3, [r7, #16]
 800d6ee:	f003 0308 	and.w	r3, r3, #8
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d008      	beq.n	800d708 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800d6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f8:	015a      	lsls	r2, r3, #5
 800d6fa:	69fb      	ldr	r3, [r7, #28]
 800d6fc:	4413      	add	r3, r2
 800d6fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d702:	461a      	mov	r2, r3
 800d704:	2308      	movs	r3, #8
 800d706:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	f003 0310 	and.w	r3, r3, #16
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d008      	beq.n	800d724 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800d712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d714:	015a      	lsls	r2, r3, #5
 800d716:	69fb      	ldr	r3, [r7, #28]
 800d718:	4413      	add	r3, r2
 800d71a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d71e:	461a      	mov	r2, r3
 800d720:	2310      	movs	r3, #16
 800d722:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d008      	beq.n	800d740 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800d72e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d730:	015a      	lsls	r2, r3, #5
 800d732:	69fb      	ldr	r3, [r7, #28]
 800d734:	4413      	add	r3, r2
 800d736:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d73a:	461a      	mov	r2, r3
 800d73c:	2340      	movs	r3, #64	@ 0x40
 800d73e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800d740:	693b      	ldr	r3, [r7, #16]
 800d742:	f003 0302 	and.w	r3, r3, #2
 800d746:	2b00      	cmp	r3, #0
 800d748:	d023      	beq.n	800d792 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800d74a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d74c:	6a38      	ldr	r0, [r7, #32]
 800d74e:	f008 fa2d 	bl	8015bac <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800d752:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d754:	4613      	mov	r3, r2
 800d756:	00db      	lsls	r3, r3, #3
 800d758:	4413      	add	r3, r2
 800d75a:	009b      	lsls	r3, r3, #2
 800d75c:	3310      	adds	r3, #16
 800d75e:	687a      	ldr	r2, [r7, #4]
 800d760:	4413      	add	r3, r2
 800d762:	3304      	adds	r3, #4
 800d764:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	78db      	ldrb	r3, [r3, #3]
 800d76a:	2b01      	cmp	r3, #1
 800d76c:	d108      	bne.n	800d780 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	2200      	movs	r2, #0
 800d772:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800d774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d776:	b2db      	uxtb	r3, r3
 800d778:	4619      	mov	r1, r3
 800d77a:	6878      	ldr	r0, [r7, #4]
 800d77c:	f00b fdda 	bl	8019334 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800d780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d782:	015a      	lsls	r2, r3, #5
 800d784:	69fb      	ldr	r3, [r7, #28]
 800d786:	4413      	add	r3, r2
 800d788:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d78c:	461a      	mov	r2, r3
 800d78e:	2302      	movs	r3, #2
 800d790:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800d792:	693b      	ldr	r3, [r7, #16]
 800d794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d003      	beq.n	800d7a4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800d79c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f000 fcea 	bl	800e178 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800d7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800d7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7ac:	085b      	lsrs	r3, r3, #1
 800d7ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800d7b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	f47f af2e 	bne.w	800d614 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	4618      	mov	r0, r3
 800d7be:	f009 f917 	bl	80169f0 <USB_ReadInterrupts>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d7c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d7cc:	d122      	bne.n	800d814 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800d7ce:	69fb      	ldr	r3, [r7, #28]
 800d7d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	69fa      	ldr	r2, [r7, #28]
 800d7d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d7dc:	f023 0301 	bic.w	r3, r3, #1
 800d7e0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800d7e8:	2b01      	cmp	r3, #1
 800d7ea:	d108      	bne.n	800d7fe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800d7f4:	2100      	movs	r1, #0
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f000 fef4 	bl	800e5e4 <HAL_PCDEx_LPM_Callback>
 800d7fc:	e002      	b.n	800d804 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f00b fd78 	bl	80192f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	695a      	ldr	r2, [r3, #20]
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800d812:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	4618      	mov	r0, r3
 800d81a:	f009 f8e9 	bl	80169f0 <USB_ReadInterrupts>
 800d81e:	4603      	mov	r3, r0
 800d820:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d824:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d828:	d112      	bne.n	800d850 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800d82a:	69fb      	ldr	r3, [r7, #28]
 800d82c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d830:	689b      	ldr	r3, [r3, #8]
 800d832:	f003 0301 	and.w	r3, r3, #1
 800d836:	2b01      	cmp	r3, #1
 800d838:	d102      	bne.n	800d840 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800d83a:	6878      	ldr	r0, [r7, #4]
 800d83c:	f00b fd34 	bl	80192a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	695a      	ldr	r2, [r3, #20]
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800d84e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	4618      	mov	r0, r3
 800d856:	f009 f8cb 	bl	80169f0 <USB_ReadInterrupts>
 800d85a:	4603      	mov	r3, r0
 800d85c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d860:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d864:	d121      	bne.n	800d8aa <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	695a      	ldr	r2, [r3, #20]
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800d874:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d111      	bne.n	800d8a4 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d88e:	089b      	lsrs	r3, r3, #2
 800d890:	f003 020f 	and.w	r2, r3, #15
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800d89a:	2101      	movs	r1, #1
 800d89c:	6878      	ldr	r0, [r7, #4]
 800d89e:	f000 fea1 	bl	800e5e4 <HAL_PCDEx_LPM_Callback>
 800d8a2:	e002      	b.n	800d8aa <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f00b fcff 	bl	80192a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f009 f89e 	bl	80169f0 <USB_ReadInterrupts>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d8ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d8be:	f040 80b7 	bne.w	800da30 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800d8c2:	69fb      	ldr	r3, [r7, #28]
 800d8c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8c8:	685b      	ldr	r3, [r3, #4]
 800d8ca:	69fa      	ldr	r2, [r7, #28]
 800d8cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d8d0:	f023 0301 	bic.w	r3, r3, #1
 800d8d4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	2110      	movs	r1, #16
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f008 f965 	bl	8015bac <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d8e2:	2300      	movs	r3, #0
 800d8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8e6:	e046      	b.n	800d976 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800d8e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ea:	015a      	lsls	r2, r3, #5
 800d8ec:	69fb      	ldr	r3, [r7, #28]
 800d8ee:	4413      	add	r3, r2
 800d8f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d8f4:	461a      	mov	r2, r3
 800d8f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d8fa:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fe:	015a      	lsls	r2, r3, #5
 800d900:	69fb      	ldr	r3, [r7, #28]
 800d902:	4413      	add	r3, r2
 800d904:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d90c:	0151      	lsls	r1, r2, #5
 800d90e:	69fa      	ldr	r2, [r7, #28]
 800d910:	440a      	add	r2, r1
 800d912:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d916:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d91a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800d91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91e:	015a      	lsls	r2, r3, #5
 800d920:	69fb      	ldr	r3, [r7, #28]
 800d922:	4413      	add	r3, r2
 800d924:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d928:	461a      	mov	r2, r3
 800d92a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d92e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d932:	015a      	lsls	r2, r3, #5
 800d934:	69fb      	ldr	r3, [r7, #28]
 800d936:	4413      	add	r3, r2
 800d938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d940:	0151      	lsls	r1, r2, #5
 800d942:	69fa      	ldr	r2, [r7, #28]
 800d944:	440a      	add	r2, r1
 800d946:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d94a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d94e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d952:	015a      	lsls	r2, r3, #5
 800d954:	69fb      	ldr	r3, [r7, #28]
 800d956:	4413      	add	r3, r2
 800d958:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d960:	0151      	lsls	r1, r2, #5
 800d962:	69fa      	ldr	r2, [r7, #28]
 800d964:	440a      	add	r2, r1
 800d966:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d96a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d96e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800d970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d972:	3301      	adds	r3, #1
 800d974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	791b      	ldrb	r3, [r3, #4]
 800d97a:	461a      	mov	r2, r3
 800d97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d97e:	4293      	cmp	r3, r2
 800d980:	d3b2      	bcc.n	800d8e8 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800d982:	69fb      	ldr	r3, [r7, #28]
 800d984:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d988:	69db      	ldr	r3, [r3, #28]
 800d98a:	69fa      	ldr	r2, [r7, #28]
 800d98c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d990:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800d994:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	7bdb      	ldrb	r3, [r3, #15]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d016      	beq.n	800d9cc <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800d99e:	69fb      	ldr	r3, [r7, #28]
 800d9a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d9a8:	69fa      	ldr	r2, [r7, #28]
 800d9aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d9ae:	f043 030b 	orr.w	r3, r3, #11
 800d9b2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800d9b6:	69fb      	ldr	r3, [r7, #28]
 800d9b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9be:	69fa      	ldr	r2, [r7, #28]
 800d9c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d9c4:	f043 030b 	orr.w	r3, r3, #11
 800d9c8:	6453      	str	r3, [r2, #68]	@ 0x44
 800d9ca:	e015      	b.n	800d9f8 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800d9cc:	69fb      	ldr	r3, [r7, #28]
 800d9ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9d2:	695a      	ldr	r2, [r3, #20]
 800d9d4:	69fb      	ldr	r3, [r7, #28]
 800d9d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9da:	4619      	mov	r1, r3
 800d9dc:	f242 032b 	movw	r3, #8235	@ 0x202b
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800d9e4:	69fb      	ldr	r3, [r7, #28]
 800d9e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9ea:	691b      	ldr	r3, [r3, #16]
 800d9ec:	69fa      	ldr	r2, [r7, #28]
 800d9ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d9f2:	f043 030b 	orr.w	r3, r3, #11
 800d9f6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800d9f8:	69fb      	ldr	r3, [r7, #28]
 800d9fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	69fa      	ldr	r2, [r7, #28]
 800da02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800da06:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800da0a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6818      	ldr	r0, [r3, #0]
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800da1a:	461a      	mov	r2, r3
 800da1c:	f009 f8ae 	bl	8016b7c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	695a      	ldr	r2, [r3, #20]
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800da2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	4618      	mov	r0, r3
 800da36:	f008 ffdb 	bl	80169f0 <USB_ReadInterrupts>
 800da3a:	4603      	mov	r3, r0
 800da3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800da40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800da44:	d123      	bne.n	800da8e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	4618      	mov	r0, r3
 800da4c:	f009 f872 	bl	8016b34 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	4618      	mov	r0, r3
 800da56:	f008 f922 	bl	8015c9e <USB_GetDevSpeed>
 800da5a:	4603      	mov	r3, r0
 800da5c:	461a      	mov	r2, r3
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681c      	ldr	r4, [r3, #0]
 800da66:	f001 fd9d 	bl	800f5a4 <HAL_RCC_GetHCLKFreq>
 800da6a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800da70:	461a      	mov	r2, r3
 800da72:	4620      	mov	r0, r4
 800da74:	f007 fe2c 	bl	80156d0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800da78:	6878      	ldr	r0, [r7, #4]
 800da7a:	f00b fbec 	bl	8019256 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	695a      	ldr	r2, [r3, #20]
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800da8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	4618      	mov	r0, r3
 800da94:	f008 ffac 	bl	80169f0 <USB_ReadInterrupts>
 800da98:	4603      	mov	r3, r0
 800da9a:	f003 0308 	and.w	r3, r3, #8
 800da9e:	2b08      	cmp	r3, #8
 800daa0:	d10a      	bne.n	800dab8 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800daa2:	6878      	ldr	r0, [r7, #4]
 800daa4:	f00b fbc9 	bl	801923a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	695a      	ldr	r2, [r3, #20]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f002 0208 	and.w	r2, r2, #8
 800dab6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	4618      	mov	r0, r3
 800dabe:	f008 ff97 	bl	80169f0 <USB_ReadInterrupts>
 800dac2:	4603      	mov	r3, r0
 800dac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dac8:	2b80      	cmp	r3, #128	@ 0x80
 800daca:	d123      	bne.n	800db14 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800dacc:	6a3b      	ldr	r3, [r7, #32]
 800dace:	699b      	ldr	r3, [r3, #24]
 800dad0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800dad4:	6a3b      	ldr	r3, [r7, #32]
 800dad6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800dad8:	2301      	movs	r3, #1
 800dada:	627b      	str	r3, [r7, #36]	@ 0x24
 800dadc:	e014      	b.n	800db08 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800dade:	6879      	ldr	r1, [r7, #4]
 800dae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dae2:	4613      	mov	r3, r2
 800dae4:	00db      	lsls	r3, r3, #3
 800dae6:	4413      	add	r3, r2
 800dae8:	009b      	lsls	r3, r3, #2
 800daea:	440b      	add	r3, r1
 800daec:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800daf0:	781b      	ldrb	r3, [r3, #0]
 800daf2:	2b01      	cmp	r3, #1
 800daf4:	d105      	bne.n	800db02 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800daf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daf8:	b2db      	uxtb	r3, r3
 800dafa:	4619      	mov	r1, r3
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	f000 fb0a 	bl	800e116 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800db02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db04:	3301      	adds	r3, #1
 800db06:	627b      	str	r3, [r7, #36]	@ 0x24
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	791b      	ldrb	r3, [r3, #4]
 800db0c:	461a      	mov	r2, r3
 800db0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db10:	4293      	cmp	r3, r2
 800db12:	d3e4      	bcc.n	800dade <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	4618      	mov	r0, r3
 800db1a:	f008 ff69 	bl	80169f0 <USB_ReadInterrupts>
 800db1e:	4603      	mov	r3, r0
 800db20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800db24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800db28:	d13c      	bne.n	800dba4 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800db2a:	2301      	movs	r3, #1
 800db2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800db2e:	e02b      	b.n	800db88 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800db30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db32:	015a      	lsls	r2, r3, #5
 800db34:	69fb      	ldr	r3, [r7, #28]
 800db36:	4413      	add	r3, r2
 800db38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800db40:	6879      	ldr	r1, [r7, #4]
 800db42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db44:	4613      	mov	r3, r2
 800db46:	00db      	lsls	r3, r3, #3
 800db48:	4413      	add	r3, r2
 800db4a:	009b      	lsls	r3, r3, #2
 800db4c:	440b      	add	r3, r1
 800db4e:	3318      	adds	r3, #24
 800db50:	781b      	ldrb	r3, [r3, #0]
 800db52:	2b01      	cmp	r3, #1
 800db54:	d115      	bne.n	800db82 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800db56:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800db58:	2b00      	cmp	r3, #0
 800db5a:	da12      	bge.n	800db82 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800db5c:	6879      	ldr	r1, [r7, #4]
 800db5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800db60:	4613      	mov	r3, r2
 800db62:	00db      	lsls	r3, r3, #3
 800db64:	4413      	add	r3, r2
 800db66:	009b      	lsls	r3, r3, #2
 800db68:	440b      	add	r3, r1
 800db6a:	3317      	adds	r3, #23
 800db6c:	2201      	movs	r2, #1
 800db6e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800db70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db72:	b2db      	uxtb	r3, r3
 800db74:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800db78:	b2db      	uxtb	r3, r3
 800db7a:	4619      	mov	r1, r3
 800db7c:	6878      	ldr	r0, [r7, #4]
 800db7e:	f000 faca 	bl	800e116 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800db82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db84:	3301      	adds	r3, #1
 800db86:	627b      	str	r3, [r7, #36]	@ 0x24
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	791b      	ldrb	r3, [r3, #4]
 800db8c:	461a      	mov	r2, r3
 800db8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db90:	4293      	cmp	r3, r2
 800db92:	d3cd      	bcc.n	800db30 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	695a      	ldr	r2, [r3, #20]
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800dba2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4618      	mov	r0, r3
 800dbaa:	f008 ff21 	bl	80169f0 <USB_ReadInterrupts>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800dbb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dbb8:	d156      	bne.n	800dc68 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800dbba:	2301      	movs	r3, #1
 800dbbc:	627b      	str	r3, [r7, #36]	@ 0x24
 800dbbe:	e045      	b.n	800dc4c <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800dbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbc2:	015a      	lsls	r2, r3, #5
 800dbc4:	69fb      	ldr	r3, [r7, #28]
 800dbc6:	4413      	add	r3, r2
 800dbc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800dbd0:	6879      	ldr	r1, [r7, #4]
 800dbd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dbd4:	4613      	mov	r3, r2
 800dbd6:	00db      	lsls	r3, r3, #3
 800dbd8:	4413      	add	r3, r2
 800dbda:	009b      	lsls	r3, r3, #2
 800dbdc:	440b      	add	r3, r1
 800dbde:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800dbe2:	781b      	ldrb	r3, [r3, #0]
 800dbe4:	2b01      	cmp	r3, #1
 800dbe6:	d12e      	bne.n	800dc46 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800dbe8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	da2b      	bge.n	800dc46 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800dbee:	69bb      	ldr	r3, [r7, #24]
 800dbf0:	0c1a      	lsrs	r2, r3, #16
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800dbf8:	4053      	eors	r3, r2
 800dbfa:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d121      	bne.n	800dc46 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800dc02:	6879      	ldr	r1, [r7, #4]
 800dc04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dc06:	4613      	mov	r3, r2
 800dc08:	00db      	lsls	r3, r3, #3
 800dc0a:	4413      	add	r3, r2
 800dc0c:	009b      	lsls	r3, r3, #2
 800dc0e:	440b      	add	r3, r1
 800dc10:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800dc14:	2201      	movs	r2, #1
 800dc16:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800dc18:	6a3b      	ldr	r3, [r7, #32]
 800dc1a:	699b      	ldr	r3, [r3, #24]
 800dc1c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800dc20:	6a3b      	ldr	r3, [r7, #32]
 800dc22:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800dc24:	6a3b      	ldr	r3, [r7, #32]
 800dc26:	695b      	ldr	r3, [r3, #20]
 800dc28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d10a      	bne.n	800dc46 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800dc30:	69fb      	ldr	r3, [r7, #28]
 800dc32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800dc36:	685b      	ldr	r3, [r3, #4]
 800dc38:	69fa      	ldr	r2, [r7, #28]
 800dc3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800dc3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800dc42:	6053      	str	r3, [r2, #4]
            break;
 800dc44:	e008      	b.n	800dc58 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800dc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc48:	3301      	adds	r3, #1
 800dc4a:	627b      	str	r3, [r7, #36]	@ 0x24
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	791b      	ldrb	r3, [r3, #4]
 800dc50:	461a      	mov	r2, r3
 800dc52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc54:	4293      	cmp	r3, r2
 800dc56:	d3b3      	bcc.n	800dbc0 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	695a      	ldr	r2, [r3, #20]
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800dc66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	f008 febf 	bl	80169f0 <USB_ReadInterrupts>
 800dc72:	4603      	mov	r3, r0
 800dc74:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800dc78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc7c:	d10a      	bne.n	800dc94 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f00b fb6a 	bl	8019358 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	695a      	ldr	r2, [r3, #20]
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800dc92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f008 fea9 	bl	80169f0 <USB_ReadInterrupts>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	f003 0304 	and.w	r3, r3, #4
 800dca4:	2b04      	cmp	r3, #4
 800dca6:	d115      	bne.n	800dcd4 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800dcb0:	69bb      	ldr	r3, [r7, #24]
 800dcb2:	f003 0304 	and.w	r3, r3, #4
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d002      	beq.n	800dcc0 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f00b fb5a 	bl	8019374 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	6859      	ldr	r1, [r3, #4]
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	69ba      	ldr	r2, [r7, #24]
 800dccc:	430a      	orrs	r2, r1
 800dcce:	605a      	str	r2, [r3, #4]
 800dcd0:	e000      	b.n	800dcd4 <HAL_PCD_IRQHandler+0x996>
      return;
 800dcd2:	bf00      	nop
    }
  }
}
 800dcd4:	3734      	adds	r7, #52	@ 0x34
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd90      	pop	{r4, r7, pc}

0800dcda <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800dcda:	b580      	push	{r7, lr}
 800dcdc:	b082      	sub	sp, #8
 800dcde:	af00      	add	r7, sp, #0
 800dce0:	6078      	str	r0, [r7, #4]
 800dce2:	460b      	mov	r3, r1
 800dce4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800dcec:	2b01      	cmp	r3, #1
 800dcee:	d101      	bne.n	800dcf4 <HAL_PCD_SetAddress+0x1a>
 800dcf0:	2302      	movs	r3, #2
 800dcf2:	e012      	b.n	800dd1a <HAL_PCD_SetAddress+0x40>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	2201      	movs	r2, #1
 800dcf8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	78fa      	ldrb	r2, [r7, #3]
 800dd00:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	78fa      	ldrb	r2, [r7, #3]
 800dd08:	4611      	mov	r1, r2
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f008 fe08 	bl	8016920 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	2200      	movs	r2, #0
 800dd14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800dd18:	2300      	movs	r3, #0
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3708      	adds	r7, #8
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}

0800dd22 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800dd22:	b580      	push	{r7, lr}
 800dd24:	b084      	sub	sp, #16
 800dd26:	af00      	add	r7, sp, #0
 800dd28:	6078      	str	r0, [r7, #4]
 800dd2a:	4608      	mov	r0, r1
 800dd2c:	4611      	mov	r1, r2
 800dd2e:	461a      	mov	r2, r3
 800dd30:	4603      	mov	r3, r0
 800dd32:	70fb      	strb	r3, [r7, #3]
 800dd34:	460b      	mov	r3, r1
 800dd36:	803b      	strh	r3, [r7, #0]
 800dd38:	4613      	mov	r3, r2
 800dd3a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800dd40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	da0f      	bge.n	800dd68 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800dd48:	78fb      	ldrb	r3, [r7, #3]
 800dd4a:	f003 020f 	and.w	r2, r3, #15
 800dd4e:	4613      	mov	r3, r2
 800dd50:	00db      	lsls	r3, r3, #3
 800dd52:	4413      	add	r3, r2
 800dd54:	009b      	lsls	r3, r3, #2
 800dd56:	3310      	adds	r3, #16
 800dd58:	687a      	ldr	r2, [r7, #4]
 800dd5a:	4413      	add	r3, r2
 800dd5c:	3304      	adds	r3, #4
 800dd5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	2201      	movs	r2, #1
 800dd64:	705a      	strb	r2, [r3, #1]
 800dd66:	e00f      	b.n	800dd88 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800dd68:	78fb      	ldrb	r3, [r7, #3]
 800dd6a:	f003 020f 	and.w	r2, r3, #15
 800dd6e:	4613      	mov	r3, r2
 800dd70:	00db      	lsls	r3, r3, #3
 800dd72:	4413      	add	r3, r2
 800dd74:	009b      	lsls	r3, r3, #2
 800dd76:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800dd7a:	687a      	ldr	r2, [r7, #4]
 800dd7c:	4413      	add	r3, r2
 800dd7e:	3304      	adds	r3, #4
 800dd80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2200      	movs	r2, #0
 800dd86:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800dd88:	78fb      	ldrb	r3, [r7, #3]
 800dd8a:	f003 030f 	and.w	r3, r3, #15
 800dd8e:	b2da      	uxtb	r2, r3
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800dd94:	883b      	ldrh	r3, [r7, #0]
 800dd96:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	78ba      	ldrb	r2, [r7, #2]
 800dda2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	785b      	ldrb	r3, [r3, #1]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d004      	beq.n	800ddb6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	781b      	ldrb	r3, [r3, #0]
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ddb6:	78bb      	ldrb	r3, [r7, #2]
 800ddb8:	2b02      	cmp	r3, #2
 800ddba:	d102      	bne.n	800ddc2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ddc8:	2b01      	cmp	r3, #1
 800ddca:	d101      	bne.n	800ddd0 <HAL_PCD_EP_Open+0xae>
 800ddcc:	2302      	movs	r3, #2
 800ddce:	e00e      	b.n	800ddee <HAL_PCD_EP_Open+0xcc>
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2201      	movs	r2, #1
 800ddd4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	68f9      	ldr	r1, [r7, #12]
 800ddde:	4618      	mov	r0, r3
 800dde0:	f007 ff82 	bl	8015ce8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2200      	movs	r2, #0
 800dde8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800ddec:	7afb      	ldrb	r3, [r7, #11]
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3710      	adds	r7, #16
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}

0800ddf6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ddf6:	b580      	push	{r7, lr}
 800ddf8:	b084      	sub	sp, #16
 800ddfa:	af00      	add	r7, sp, #0
 800ddfc:	6078      	str	r0, [r7, #4]
 800ddfe:	460b      	mov	r3, r1
 800de00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800de02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800de06:	2b00      	cmp	r3, #0
 800de08:	da0f      	bge.n	800de2a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800de0a:	78fb      	ldrb	r3, [r7, #3]
 800de0c:	f003 020f 	and.w	r2, r3, #15
 800de10:	4613      	mov	r3, r2
 800de12:	00db      	lsls	r3, r3, #3
 800de14:	4413      	add	r3, r2
 800de16:	009b      	lsls	r3, r3, #2
 800de18:	3310      	adds	r3, #16
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	4413      	add	r3, r2
 800de1e:	3304      	adds	r3, #4
 800de20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	2201      	movs	r2, #1
 800de26:	705a      	strb	r2, [r3, #1]
 800de28:	e00f      	b.n	800de4a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800de2a:	78fb      	ldrb	r3, [r7, #3]
 800de2c:	f003 020f 	and.w	r2, r3, #15
 800de30:	4613      	mov	r3, r2
 800de32:	00db      	lsls	r3, r3, #3
 800de34:	4413      	add	r3, r2
 800de36:	009b      	lsls	r3, r3, #2
 800de38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800de3c:	687a      	ldr	r2, [r7, #4]
 800de3e:	4413      	add	r3, r2
 800de40:	3304      	adds	r3, #4
 800de42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2200      	movs	r2, #0
 800de48:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800de4a:	78fb      	ldrb	r3, [r7, #3]
 800de4c:	f003 030f 	and.w	r3, r3, #15
 800de50:	b2da      	uxtb	r2, r3
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800de5c:	2b01      	cmp	r3, #1
 800de5e:	d101      	bne.n	800de64 <HAL_PCD_EP_Close+0x6e>
 800de60:	2302      	movs	r3, #2
 800de62:	e00e      	b.n	800de82 <HAL_PCD_EP_Close+0x8c>
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2201      	movs	r2, #1
 800de68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	68f9      	ldr	r1, [r7, #12]
 800de72:	4618      	mov	r0, r3
 800de74:	f007 ffc0 	bl	8015df8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2200      	movs	r2, #0
 800de7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800de80:	2300      	movs	r3, #0
}
 800de82:	4618      	mov	r0, r3
 800de84:	3710      	adds	r7, #16
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800de8a:	b580      	push	{r7, lr}
 800de8c:	b086      	sub	sp, #24
 800de8e:	af00      	add	r7, sp, #0
 800de90:	60f8      	str	r0, [r7, #12]
 800de92:	607a      	str	r2, [r7, #4]
 800de94:	603b      	str	r3, [r7, #0]
 800de96:	460b      	mov	r3, r1
 800de98:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800de9a:	7afb      	ldrb	r3, [r7, #11]
 800de9c:	f003 020f 	and.w	r2, r3, #15
 800dea0:	4613      	mov	r3, r2
 800dea2:	00db      	lsls	r3, r3, #3
 800dea4:	4413      	add	r3, r2
 800dea6:	009b      	lsls	r3, r3, #2
 800dea8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800deac:	68fa      	ldr	r2, [r7, #12]
 800deae:	4413      	add	r3, r2
 800deb0:	3304      	adds	r3, #4
 800deb2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800deba:	697b      	ldr	r3, [r7, #20]
 800debc:	683a      	ldr	r2, [r7, #0]
 800debe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800dec0:	697b      	ldr	r3, [r7, #20]
 800dec2:	2200      	movs	r2, #0
 800dec4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800dec6:	697b      	ldr	r3, [r7, #20]
 800dec8:	2200      	movs	r2, #0
 800deca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800decc:	7afb      	ldrb	r3, [r7, #11]
 800dece:	f003 030f 	and.w	r3, r3, #15
 800ded2:	b2da      	uxtb	r2, r3
 800ded4:	697b      	ldr	r3, [r7, #20]
 800ded6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	799b      	ldrb	r3, [r3, #6]
 800dedc:	2b01      	cmp	r3, #1
 800dede:	d102      	bne.n	800dee6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	6818      	ldr	r0, [r3, #0]
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	799b      	ldrb	r3, [r3, #6]
 800deee:	461a      	mov	r2, r3
 800def0:	6979      	ldr	r1, [r7, #20]
 800def2:	f008 f85d 	bl	8015fb0 <USB_EPStartXfer>

  return HAL_OK;
 800def6:	2300      	movs	r3, #0
}
 800def8:	4618      	mov	r0, r3
 800defa:	3718      	adds	r7, #24
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}

0800df00 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800df00:	b480      	push	{r7}
 800df02:	b083      	sub	sp, #12
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
 800df08:	460b      	mov	r3, r1
 800df0a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800df0c:	78fb      	ldrb	r3, [r7, #3]
 800df0e:	f003 020f 	and.w	r2, r3, #15
 800df12:	6879      	ldr	r1, [r7, #4]
 800df14:	4613      	mov	r3, r2
 800df16:	00db      	lsls	r3, r3, #3
 800df18:	4413      	add	r3, r2
 800df1a:	009b      	lsls	r3, r3, #2
 800df1c:	440b      	add	r3, r1
 800df1e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800df22:	681b      	ldr	r3, [r3, #0]
}
 800df24:	4618      	mov	r0, r3
 800df26:	370c      	adds	r7, #12
 800df28:	46bd      	mov	sp, r7
 800df2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2e:	4770      	bx	lr

0800df30 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b086      	sub	sp, #24
 800df34:	af00      	add	r7, sp, #0
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	607a      	str	r2, [r7, #4]
 800df3a:	603b      	str	r3, [r7, #0]
 800df3c:	460b      	mov	r3, r1
 800df3e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800df40:	7afb      	ldrb	r3, [r7, #11]
 800df42:	f003 020f 	and.w	r2, r3, #15
 800df46:	4613      	mov	r3, r2
 800df48:	00db      	lsls	r3, r3, #3
 800df4a:	4413      	add	r3, r2
 800df4c:	009b      	lsls	r3, r3, #2
 800df4e:	3310      	adds	r3, #16
 800df50:	68fa      	ldr	r2, [r7, #12]
 800df52:	4413      	add	r3, r2
 800df54:	3304      	adds	r3, #4
 800df56:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800df58:	697b      	ldr	r3, [r7, #20]
 800df5a:	687a      	ldr	r2, [r7, #4]
 800df5c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	683a      	ldr	r2, [r7, #0]
 800df62:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800df64:	697b      	ldr	r3, [r7, #20]
 800df66:	2200      	movs	r2, #0
 800df68:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800df6a:	697b      	ldr	r3, [r7, #20]
 800df6c:	2201      	movs	r2, #1
 800df6e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800df70:	7afb      	ldrb	r3, [r7, #11]
 800df72:	f003 030f 	and.w	r3, r3, #15
 800df76:	b2da      	uxtb	r2, r3
 800df78:	697b      	ldr	r3, [r7, #20]
 800df7a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800df7c:	68fb      	ldr	r3, [r7, #12]
 800df7e:	799b      	ldrb	r3, [r3, #6]
 800df80:	2b01      	cmp	r3, #1
 800df82:	d102      	bne.n	800df8a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800df84:	687a      	ldr	r2, [r7, #4]
 800df86:	697b      	ldr	r3, [r7, #20]
 800df88:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800df8a:	68fb      	ldr	r3, [r7, #12]
 800df8c:	6818      	ldr	r0, [r3, #0]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	799b      	ldrb	r3, [r3, #6]
 800df92:	461a      	mov	r2, r3
 800df94:	6979      	ldr	r1, [r7, #20]
 800df96:	f008 f80b 	bl	8015fb0 <USB_EPStartXfer>

  return HAL_OK;
 800df9a:	2300      	movs	r3, #0
}
 800df9c:	4618      	mov	r0, r3
 800df9e:	3718      	adds	r7, #24
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	bd80      	pop	{r7, pc}

0800dfa4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
 800dfac:	460b      	mov	r3, r1
 800dfae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800dfb0:	78fb      	ldrb	r3, [r7, #3]
 800dfb2:	f003 030f 	and.w	r3, r3, #15
 800dfb6:	687a      	ldr	r2, [r7, #4]
 800dfb8:	7912      	ldrb	r2, [r2, #4]
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	d901      	bls.n	800dfc2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800dfbe:	2301      	movs	r3, #1
 800dfc0:	e04f      	b.n	800e062 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800dfc2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	da0f      	bge.n	800dfea <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800dfca:	78fb      	ldrb	r3, [r7, #3]
 800dfcc:	f003 020f 	and.w	r2, r3, #15
 800dfd0:	4613      	mov	r3, r2
 800dfd2:	00db      	lsls	r3, r3, #3
 800dfd4:	4413      	add	r3, r2
 800dfd6:	009b      	lsls	r3, r3, #2
 800dfd8:	3310      	adds	r3, #16
 800dfda:	687a      	ldr	r2, [r7, #4]
 800dfdc:	4413      	add	r3, r2
 800dfde:	3304      	adds	r3, #4
 800dfe0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	2201      	movs	r2, #1
 800dfe6:	705a      	strb	r2, [r3, #1]
 800dfe8:	e00d      	b.n	800e006 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800dfea:	78fa      	ldrb	r2, [r7, #3]
 800dfec:	4613      	mov	r3, r2
 800dfee:	00db      	lsls	r3, r3, #3
 800dff0:	4413      	add	r3, r2
 800dff2:	009b      	lsls	r3, r3, #2
 800dff4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800dff8:	687a      	ldr	r2, [r7, #4]
 800dffa:	4413      	add	r3, r2
 800dffc:	3304      	adds	r3, #4
 800dffe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	2200      	movs	r2, #0
 800e004:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	2201      	movs	r2, #1
 800e00a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e00c:	78fb      	ldrb	r3, [r7, #3]
 800e00e:	f003 030f 	and.w	r3, r3, #15
 800e012:	b2da      	uxtb	r2, r3
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800e01e:	2b01      	cmp	r3, #1
 800e020:	d101      	bne.n	800e026 <HAL_PCD_EP_SetStall+0x82>
 800e022:	2302      	movs	r3, #2
 800e024:	e01d      	b.n	800e062 <HAL_PCD_EP_SetStall+0xbe>
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2201      	movs	r2, #1
 800e02a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	68f9      	ldr	r1, [r7, #12]
 800e034:	4618      	mov	r0, r3
 800e036:	f008 fb9f 	bl	8016778 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800e03a:	78fb      	ldrb	r3, [r7, #3]
 800e03c:	f003 030f 	and.w	r3, r3, #15
 800e040:	2b00      	cmp	r3, #0
 800e042:	d109      	bne.n	800e058 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	6818      	ldr	r0, [r3, #0]
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	7999      	ldrb	r1, [r3, #6]
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e052:	461a      	mov	r2, r3
 800e054:	f008 fd92 	bl	8016b7c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	2200      	movs	r2, #0
 800e05c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800e060:	2300      	movs	r3, #0
}
 800e062:	4618      	mov	r0, r3
 800e064:	3710      	adds	r7, #16
 800e066:	46bd      	mov	sp, r7
 800e068:	bd80      	pop	{r7, pc}

0800e06a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e06a:	b580      	push	{r7, lr}
 800e06c:	b084      	sub	sp, #16
 800e06e:	af00      	add	r7, sp, #0
 800e070:	6078      	str	r0, [r7, #4]
 800e072:	460b      	mov	r3, r1
 800e074:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800e076:	78fb      	ldrb	r3, [r7, #3]
 800e078:	f003 030f 	and.w	r3, r3, #15
 800e07c:	687a      	ldr	r2, [r7, #4]
 800e07e:	7912      	ldrb	r2, [r2, #4]
 800e080:	4293      	cmp	r3, r2
 800e082:	d901      	bls.n	800e088 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800e084:	2301      	movs	r3, #1
 800e086:	e042      	b.n	800e10e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800e088:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	da0f      	bge.n	800e0b0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e090:	78fb      	ldrb	r3, [r7, #3]
 800e092:	f003 020f 	and.w	r2, r3, #15
 800e096:	4613      	mov	r3, r2
 800e098:	00db      	lsls	r3, r3, #3
 800e09a:	4413      	add	r3, r2
 800e09c:	009b      	lsls	r3, r3, #2
 800e09e:	3310      	adds	r3, #16
 800e0a0:	687a      	ldr	r2, [r7, #4]
 800e0a2:	4413      	add	r3, r2
 800e0a4:	3304      	adds	r3, #4
 800e0a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	705a      	strb	r2, [r3, #1]
 800e0ae:	e00f      	b.n	800e0d0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e0b0:	78fb      	ldrb	r3, [r7, #3]
 800e0b2:	f003 020f 	and.w	r2, r3, #15
 800e0b6:	4613      	mov	r3, r2
 800e0b8:	00db      	lsls	r3, r3, #3
 800e0ba:	4413      	add	r3, r2
 800e0bc:	009b      	lsls	r3, r3, #2
 800e0be:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800e0c2:	687a      	ldr	r2, [r7, #4]
 800e0c4:	4413      	add	r3, r2
 800e0c6:	3304      	adds	r3, #4
 800e0c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800e0ca:	68fb      	ldr	r3, [r7, #12]
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800e0d6:	78fb      	ldrb	r3, [r7, #3]
 800e0d8:	f003 030f 	and.w	r3, r3, #15
 800e0dc:	b2da      	uxtb	r2, r3
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800e0e8:	2b01      	cmp	r3, #1
 800e0ea:	d101      	bne.n	800e0f0 <HAL_PCD_EP_ClrStall+0x86>
 800e0ec:	2302      	movs	r3, #2
 800e0ee:	e00e      	b.n	800e10e <HAL_PCD_EP_ClrStall+0xa4>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	2201      	movs	r2, #1
 800e0f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	68f9      	ldr	r1, [r7, #12]
 800e0fe:	4618      	mov	r0, r3
 800e100:	f008 fba8 	bl	8016854 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	2200      	movs	r2, #0
 800e108:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800e10c:	2300      	movs	r3, #0
}
 800e10e:	4618      	mov	r0, r3
 800e110:	3710      	adds	r7, #16
 800e112:	46bd      	mov	sp, r7
 800e114:	bd80      	pop	{r7, pc}

0800e116 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800e116:	b580      	push	{r7, lr}
 800e118:	b084      	sub	sp, #16
 800e11a:	af00      	add	r7, sp, #0
 800e11c:	6078      	str	r0, [r7, #4]
 800e11e:	460b      	mov	r3, r1
 800e120:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800e122:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e126:	2b00      	cmp	r3, #0
 800e128:	da0c      	bge.n	800e144 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800e12a:	78fb      	ldrb	r3, [r7, #3]
 800e12c:	f003 020f 	and.w	r2, r3, #15
 800e130:	4613      	mov	r3, r2
 800e132:	00db      	lsls	r3, r3, #3
 800e134:	4413      	add	r3, r2
 800e136:	009b      	lsls	r3, r3, #2
 800e138:	3310      	adds	r3, #16
 800e13a:	687a      	ldr	r2, [r7, #4]
 800e13c:	4413      	add	r3, r2
 800e13e:	3304      	adds	r3, #4
 800e140:	60fb      	str	r3, [r7, #12]
 800e142:	e00c      	b.n	800e15e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800e144:	78fb      	ldrb	r3, [r7, #3]
 800e146:	f003 020f 	and.w	r2, r3, #15
 800e14a:	4613      	mov	r3, r2
 800e14c:	00db      	lsls	r3, r3, #3
 800e14e:	4413      	add	r3, r2
 800e150:	009b      	lsls	r3, r3, #2
 800e152:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800e156:	687a      	ldr	r2, [r7, #4]
 800e158:	4413      	add	r3, r2
 800e15a:	3304      	adds	r3, #4
 800e15c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	68f9      	ldr	r1, [r7, #12]
 800e164:	4618      	mov	r0, r3
 800e166:	f008 f9c7 	bl	80164f8 <USB_EPStopXfer>
 800e16a:	4603      	mov	r3, r0
 800e16c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800e16e:	7afb      	ldrb	r3, [r7, #11]
}
 800e170:	4618      	mov	r0, r3
 800e172:	3710      	adds	r7, #16
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}

0800e178 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800e178:	b580      	push	{r7, lr}
 800e17a:	b08a      	sub	sp, #40	@ 0x28
 800e17c:	af02      	add	r7, sp, #8
 800e17e:	6078      	str	r0, [r7, #4]
 800e180:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e188:	697b      	ldr	r3, [r7, #20]
 800e18a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800e18c:	683a      	ldr	r2, [r7, #0]
 800e18e:	4613      	mov	r3, r2
 800e190:	00db      	lsls	r3, r3, #3
 800e192:	4413      	add	r3, r2
 800e194:	009b      	lsls	r3, r3, #2
 800e196:	3310      	adds	r3, #16
 800e198:	687a      	ldr	r2, [r7, #4]
 800e19a:	4413      	add	r3, r2
 800e19c:	3304      	adds	r3, #4
 800e19e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	695a      	ldr	r2, [r3, #20]
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	691b      	ldr	r3, [r3, #16]
 800e1a8:	429a      	cmp	r2, r3
 800e1aa:	d901      	bls.n	800e1b0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	e06b      	b.n	800e288 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	691a      	ldr	r2, [r3, #16]
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	695b      	ldr	r3, [r3, #20]
 800e1b8:	1ad3      	subs	r3, r2, r3
 800e1ba:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	689b      	ldr	r3, [r3, #8]
 800e1c0:	69fa      	ldr	r2, [r7, #28]
 800e1c2:	429a      	cmp	r2, r3
 800e1c4:	d902      	bls.n	800e1cc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	689b      	ldr	r3, [r3, #8]
 800e1ca:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800e1cc:	69fb      	ldr	r3, [r7, #28]
 800e1ce:	3303      	adds	r3, #3
 800e1d0:	089b      	lsrs	r3, r3, #2
 800e1d2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e1d4:	e02a      	b.n	800e22c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	691a      	ldr	r2, [r3, #16]
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	695b      	ldr	r3, [r3, #20]
 800e1de:	1ad3      	subs	r3, r2, r3
 800e1e0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	689b      	ldr	r3, [r3, #8]
 800e1e6:	69fa      	ldr	r2, [r7, #28]
 800e1e8:	429a      	cmp	r2, r3
 800e1ea:	d902      	bls.n	800e1f2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	689b      	ldr	r3, [r3, #8]
 800e1f0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800e1f2:	69fb      	ldr	r3, [r7, #28]
 800e1f4:	3303      	adds	r3, #3
 800e1f6:	089b      	lsrs	r3, r3, #2
 800e1f8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	68d9      	ldr	r1, [r3, #12]
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	b2da      	uxtb	r2, r3
 800e202:	69fb      	ldr	r3, [r7, #28]
 800e204:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800e20a:	9300      	str	r3, [sp, #0]
 800e20c:	4603      	mov	r3, r0
 800e20e:	6978      	ldr	r0, [r7, #20]
 800e210:	f008 fa1c 	bl	801664c <USB_WritePacket>

    ep->xfer_buff  += len;
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	68da      	ldr	r2, [r3, #12]
 800e218:	69fb      	ldr	r3, [r7, #28]
 800e21a:	441a      	add	r2, r3
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	695a      	ldr	r2, [r3, #20]
 800e224:	69fb      	ldr	r3, [r7, #28]
 800e226:	441a      	add	r2, r3
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	015a      	lsls	r2, r3, #5
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	4413      	add	r3, r2
 800e234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e238:	699b      	ldr	r3, [r3, #24]
 800e23a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800e23c:	69ba      	ldr	r2, [r7, #24]
 800e23e:	429a      	cmp	r2, r3
 800e240:	d809      	bhi.n	800e256 <PCD_WriteEmptyTxFifo+0xde>
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	695a      	ldr	r2, [r3, #20]
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800e24a:	429a      	cmp	r2, r3
 800e24c:	d203      	bcs.n	800e256 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	691b      	ldr	r3, [r3, #16]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d1bf      	bne.n	800e1d6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	691a      	ldr	r2, [r3, #16]
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	695b      	ldr	r3, [r3, #20]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d811      	bhi.n	800e286 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	f003 030f 	and.w	r3, r3, #15
 800e268:	2201      	movs	r2, #1
 800e26a:	fa02 f303 	lsl.w	r3, r2, r3
 800e26e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e270:	693b      	ldr	r3, [r7, #16]
 800e272:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e276:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e278:	68bb      	ldr	r3, [r7, #8]
 800e27a:	43db      	mvns	r3, r3
 800e27c:	6939      	ldr	r1, [r7, #16]
 800e27e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e282:	4013      	ands	r3, r2
 800e284:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800e286:	2300      	movs	r3, #0
}
 800e288:	4618      	mov	r0, r3
 800e28a:	3720      	adds	r7, #32
 800e28c:	46bd      	mov	sp, r7
 800e28e:	bd80      	pop	{r7, pc}

0800e290 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b088      	sub	sp, #32
 800e294:	af00      	add	r7, sp, #0
 800e296:	6078      	str	r0, [r7, #4]
 800e298:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2a0:	69fb      	ldr	r3, [r7, #28]
 800e2a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800e2a4:	69fb      	ldr	r3, [r7, #28]
 800e2a6:	333c      	adds	r3, #60	@ 0x3c
 800e2a8:	3304      	adds	r3, #4
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	015a      	lsls	r2, r3, #5
 800e2b2:	69bb      	ldr	r3, [r7, #24]
 800e2b4:	4413      	add	r3, r2
 800e2b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e2ba:	689b      	ldr	r3, [r3, #8]
 800e2bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	799b      	ldrb	r3, [r3, #6]
 800e2c2:	2b01      	cmp	r3, #1
 800e2c4:	d17b      	bne.n	800e3be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800e2c6:	693b      	ldr	r3, [r7, #16]
 800e2c8:	f003 0308 	and.w	r3, r3, #8
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d015      	beq.n	800e2fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e2d0:	697b      	ldr	r3, [r7, #20]
 800e2d2:	4a61      	ldr	r2, [pc, #388]	@ (800e458 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800e2d4:	4293      	cmp	r3, r2
 800e2d6:	f240 80b9 	bls.w	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	f000 80b3 	beq.w	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800e2e6:	683b      	ldr	r3, [r7, #0]
 800e2e8:	015a      	lsls	r2, r3, #5
 800e2ea:	69bb      	ldr	r3, [r7, #24]
 800e2ec:	4413      	add	r3, r2
 800e2ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e2f2:	461a      	mov	r2, r3
 800e2f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e2f8:	6093      	str	r3, [r2, #8]
 800e2fa:	e0a7      	b.n	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	f003 0320 	and.w	r3, r3, #32
 800e302:	2b00      	cmp	r3, #0
 800e304:	d009      	beq.n	800e31a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	015a      	lsls	r2, r3, #5
 800e30a:	69bb      	ldr	r3, [r7, #24]
 800e30c:	4413      	add	r3, r2
 800e30e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e312:	461a      	mov	r2, r3
 800e314:	2320      	movs	r3, #32
 800e316:	6093      	str	r3, [r2, #8]
 800e318:	e098      	b.n	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800e31a:	693b      	ldr	r3, [r7, #16]
 800e31c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800e320:	2b00      	cmp	r3, #0
 800e322:	f040 8093 	bne.w	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e326:	697b      	ldr	r3, [r7, #20]
 800e328:	4a4b      	ldr	r2, [pc, #300]	@ (800e458 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800e32a:	4293      	cmp	r3, r2
 800e32c:	d90f      	bls.n	800e34e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800e32e:	693b      	ldr	r3, [r7, #16]
 800e330:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e334:	2b00      	cmp	r3, #0
 800e336:	d00a      	beq.n	800e34e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	015a      	lsls	r2, r3, #5
 800e33c:	69bb      	ldr	r3, [r7, #24]
 800e33e:	4413      	add	r3, r2
 800e340:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e344:	461a      	mov	r2, r3
 800e346:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e34a:	6093      	str	r3, [r2, #8]
 800e34c:	e07e      	b.n	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800e34e:	683a      	ldr	r2, [r7, #0]
 800e350:	4613      	mov	r3, r2
 800e352:	00db      	lsls	r3, r3, #3
 800e354:	4413      	add	r3, r2
 800e356:	009b      	lsls	r3, r3, #2
 800e358:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800e35c:	687a      	ldr	r2, [r7, #4]
 800e35e:	4413      	add	r3, r2
 800e360:	3304      	adds	r3, #4
 800e362:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	6a1a      	ldr	r2, [r3, #32]
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	0159      	lsls	r1, r3, #5
 800e36c:	69bb      	ldr	r3, [r7, #24]
 800e36e:	440b      	add	r3, r1
 800e370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e374:	691b      	ldr	r3, [r3, #16]
 800e376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e37a:	1ad2      	subs	r2, r2, r3
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d114      	bne.n	800e3b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	691b      	ldr	r3, [r3, #16]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d109      	bne.n	800e3a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	6818      	ldr	r0, [r3, #0]
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e398:	461a      	mov	r2, r3
 800e39a:	2101      	movs	r1, #1
 800e39c:	f008 fbee 	bl	8016b7c <USB_EP0_OutStart>
 800e3a0:	e006      	b.n	800e3b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	68da      	ldr	r2, [r3, #12]
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	695b      	ldr	r3, [r3, #20]
 800e3aa:	441a      	add	r2, r3
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	b2db      	uxtb	r3, r3
 800e3b4:	4619      	mov	r1, r3
 800e3b6:	6878      	ldr	r0, [r7, #4]
 800e3b8:	f00a ff0a 	bl	80191d0 <HAL_PCD_DataOutStageCallback>
 800e3bc:	e046      	b.n	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800e3be:	697b      	ldr	r3, [r7, #20]
 800e3c0:	4a26      	ldr	r2, [pc, #152]	@ (800e45c <PCD_EP_OutXfrComplete_int+0x1cc>)
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	d124      	bne.n	800e410 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800e3c6:	693b      	ldr	r3, [r7, #16]
 800e3c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d00a      	beq.n	800e3e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800e3d0:	683b      	ldr	r3, [r7, #0]
 800e3d2:	015a      	lsls	r2, r3, #5
 800e3d4:	69bb      	ldr	r3, [r7, #24]
 800e3d6:	4413      	add	r3, r2
 800e3d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3dc:	461a      	mov	r2, r3
 800e3de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e3e2:	6093      	str	r3, [r2, #8]
 800e3e4:	e032      	b.n	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800e3e6:	693b      	ldr	r3, [r7, #16]
 800e3e8:	f003 0320 	and.w	r3, r3, #32
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d008      	beq.n	800e402 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	015a      	lsls	r2, r3, #5
 800e3f4:	69bb      	ldr	r3, [r7, #24]
 800e3f6:	4413      	add	r3, r2
 800e3f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e3fc:	461a      	mov	r2, r3
 800e3fe:	2320      	movs	r3, #32
 800e400:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800e402:	683b      	ldr	r3, [r7, #0]
 800e404:	b2db      	uxtb	r3, r3
 800e406:	4619      	mov	r1, r3
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f00a fee1 	bl	80191d0 <HAL_PCD_DataOutStageCallback>
 800e40e:	e01d      	b.n	800e44c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800e410:	683b      	ldr	r3, [r7, #0]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d114      	bne.n	800e440 <PCD_EP_OutXfrComplete_int+0x1b0>
 800e416:	6879      	ldr	r1, [r7, #4]
 800e418:	683a      	ldr	r2, [r7, #0]
 800e41a:	4613      	mov	r3, r2
 800e41c:	00db      	lsls	r3, r3, #3
 800e41e:	4413      	add	r3, r2
 800e420:	009b      	lsls	r3, r3, #2
 800e422:	440b      	add	r3, r1
 800e424:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d108      	bne.n	800e440 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	6818      	ldr	r0, [r3, #0]
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e438:	461a      	mov	r2, r3
 800e43a:	2100      	movs	r1, #0
 800e43c:	f008 fb9e 	bl	8016b7c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800e440:	683b      	ldr	r3, [r7, #0]
 800e442:	b2db      	uxtb	r3, r3
 800e444:	4619      	mov	r1, r3
 800e446:	6878      	ldr	r0, [r7, #4]
 800e448:	f00a fec2 	bl	80191d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800e44c:	2300      	movs	r3, #0
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3720      	adds	r7, #32
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	4f54300a 	.word	0x4f54300a
 800e45c:	4f54310a 	.word	0x4f54310a

0800e460 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b086      	sub	sp, #24
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
 800e468:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e470:	697b      	ldr	r3, [r7, #20]
 800e472:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	333c      	adds	r3, #60	@ 0x3c
 800e478:	3304      	adds	r3, #4
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800e47e:	683b      	ldr	r3, [r7, #0]
 800e480:	015a      	lsls	r2, r3, #5
 800e482:	693b      	ldr	r3, [r7, #16]
 800e484:	4413      	add	r3, r2
 800e486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e48a:	689b      	ldr	r3, [r3, #8]
 800e48c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	4a15      	ldr	r2, [pc, #84]	@ (800e4e8 <PCD_EP_OutSetupPacket_int+0x88>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d90e      	bls.n	800e4b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d009      	beq.n	800e4b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	015a      	lsls	r2, r3, #5
 800e4a4:	693b      	ldr	r3, [r7, #16]
 800e4a6:	4413      	add	r3, r2
 800e4a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e4ac:	461a      	mov	r2, r3
 800e4ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e4b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f00a fe79 	bl	80191ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	4a0a      	ldr	r2, [pc, #40]	@ (800e4e8 <PCD_EP_OutSetupPacket_int+0x88>)
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d90c      	bls.n	800e4dc <PCD_EP_OutSetupPacket_int+0x7c>
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	799b      	ldrb	r3, [r3, #6]
 800e4c6:	2b01      	cmp	r3, #1
 800e4c8:	d108      	bne.n	800e4dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6818      	ldr	r0, [r3, #0]
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	2101      	movs	r1, #1
 800e4d8:	f008 fb50 	bl	8016b7c <USB_EP0_OutStart>
  }

  return HAL_OK;
 800e4dc:	2300      	movs	r3, #0
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	3718      	adds	r7, #24
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	bd80      	pop	{r7, pc}
 800e4e6:	bf00      	nop
 800e4e8:	4f54300a 	.word	0x4f54300a

0800e4ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800e4ec:	b480      	push	{r7}
 800e4ee:	b085      	sub	sp, #20
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	6078      	str	r0, [r7, #4]
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	70fb      	strb	r3, [r7, #3]
 800e4f8:	4613      	mov	r3, r2
 800e4fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e502:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800e504:	78fb      	ldrb	r3, [r7, #3]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d107      	bne.n	800e51a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800e50a:	883b      	ldrh	r3, [r7, #0]
 800e50c:	0419      	lsls	r1, r3, #16
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	68ba      	ldr	r2, [r7, #8]
 800e514:	430a      	orrs	r2, r1
 800e516:	629a      	str	r2, [r3, #40]	@ 0x28
 800e518:	e028      	b.n	800e56c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e520:	0c1b      	lsrs	r3, r3, #16
 800e522:	68ba      	ldr	r2, [r7, #8]
 800e524:	4413      	add	r3, r2
 800e526:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800e528:	2300      	movs	r3, #0
 800e52a:	73fb      	strb	r3, [r7, #15]
 800e52c:	e00d      	b.n	800e54a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	681a      	ldr	r2, [r3, #0]
 800e532:	7bfb      	ldrb	r3, [r7, #15]
 800e534:	3340      	adds	r3, #64	@ 0x40
 800e536:	009b      	lsls	r3, r3, #2
 800e538:	4413      	add	r3, r2
 800e53a:	685b      	ldr	r3, [r3, #4]
 800e53c:	0c1b      	lsrs	r3, r3, #16
 800e53e:	68ba      	ldr	r2, [r7, #8]
 800e540:	4413      	add	r3, r2
 800e542:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800e544:	7bfb      	ldrb	r3, [r7, #15]
 800e546:	3301      	adds	r3, #1
 800e548:	73fb      	strb	r3, [r7, #15]
 800e54a:	7bfa      	ldrb	r2, [r7, #15]
 800e54c:	78fb      	ldrb	r3, [r7, #3]
 800e54e:	3b01      	subs	r3, #1
 800e550:	429a      	cmp	r2, r3
 800e552:	d3ec      	bcc.n	800e52e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800e554:	883b      	ldrh	r3, [r7, #0]
 800e556:	0418      	lsls	r0, r3, #16
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6819      	ldr	r1, [r3, #0]
 800e55c:	78fb      	ldrb	r3, [r7, #3]
 800e55e:	3b01      	subs	r3, #1
 800e560:	68ba      	ldr	r2, [r7, #8]
 800e562:	4302      	orrs	r2, r0
 800e564:	3340      	adds	r3, #64	@ 0x40
 800e566:	009b      	lsls	r3, r3, #2
 800e568:	440b      	add	r3, r1
 800e56a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800e56c:	2300      	movs	r3, #0
}
 800e56e:	4618      	mov	r0, r3
 800e570:	3714      	adds	r7, #20
 800e572:	46bd      	mov	sp, r7
 800e574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e578:	4770      	bx	lr

0800e57a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800e57a:	b480      	push	{r7}
 800e57c:	b083      	sub	sp, #12
 800e57e:	af00      	add	r7, sp, #0
 800e580:	6078      	str	r0, [r7, #4]
 800e582:	460b      	mov	r3, r1
 800e584:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	887a      	ldrh	r2, [r7, #2]
 800e58c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800e58e:	2300      	movs	r3, #0
}
 800e590:	4618      	mov	r0, r3
 800e592:	370c      	adds	r7, #12
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr

0800e59c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800e59c:	b480      	push	{r7}
 800e59e:	b085      	sub	sp, #20
 800e5a0:	af00      	add	r7, sp, #0
 800e5a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	2201      	movs	r2, #1
 800e5ae:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	699b      	ldr	r3, [r3, #24]
 800e5be:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e5ca:	4b05      	ldr	r3, [pc, #20]	@ (800e5e0 <HAL_PCDEx_ActivateLPM+0x44>)
 800e5cc:	4313      	orrs	r3, r2
 800e5ce:	68fa      	ldr	r2, [r7, #12]
 800e5d0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800e5d2:	2300      	movs	r3, #0
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3714      	adds	r7, #20
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5de:	4770      	bx	lr
 800e5e0:	10000003 	.word	0x10000003

0800e5e4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800e5e4:	b480      	push	{r7}
 800e5e6:	b083      	sub	sp, #12
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
 800e5ec:	460b      	mov	r3, r1
 800e5ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800e5f0:	bf00      	nop
 800e5f2:	370c      	adds	r7, #12
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5fa:	4770      	bx	lr

0800e5fc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	b084      	sub	sp, #16
 800e600:	af00      	add	r7, sp, #0
 800e602:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800e604:	4b19      	ldr	r3, [pc, #100]	@ (800e66c <HAL_PWREx_ConfigSupply+0x70>)
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	f003 0304 	and.w	r3, r3, #4
 800e60c:	2b04      	cmp	r3, #4
 800e60e:	d00a      	beq.n	800e626 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800e610:	4b16      	ldr	r3, [pc, #88]	@ (800e66c <HAL_PWREx_ConfigSupply+0x70>)
 800e612:	68db      	ldr	r3, [r3, #12]
 800e614:	f003 0307 	and.w	r3, r3, #7
 800e618:	687a      	ldr	r2, [r7, #4]
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d001      	beq.n	800e622 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800e61e:	2301      	movs	r3, #1
 800e620:	e01f      	b.n	800e662 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800e622:	2300      	movs	r3, #0
 800e624:	e01d      	b.n	800e662 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800e626:	4b11      	ldr	r3, [pc, #68]	@ (800e66c <HAL_PWREx_ConfigSupply+0x70>)
 800e628:	68db      	ldr	r3, [r3, #12]
 800e62a:	f023 0207 	bic.w	r2, r3, #7
 800e62e:	490f      	ldr	r1, [pc, #60]	@ (800e66c <HAL_PWREx_ConfigSupply+0x70>)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	4313      	orrs	r3, r2
 800e634:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800e636:	f7f8 ffd3 	bl	80075e0 <HAL_GetTick>
 800e63a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e63c:	e009      	b.n	800e652 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800e63e:	f7f8 ffcf 	bl	80075e0 <HAL_GetTick>
 800e642:	4602      	mov	r2, r0
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	1ad3      	subs	r3, r2, r3
 800e648:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e64c:	d901      	bls.n	800e652 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800e64e:	2301      	movs	r3, #1
 800e650:	e007      	b.n	800e662 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800e652:	4b06      	ldr	r3, [pc, #24]	@ (800e66c <HAL_PWREx_ConfigSupply+0x70>)
 800e654:	685b      	ldr	r3, [r3, #4]
 800e656:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e65a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e65e:	d1ee      	bne.n	800e63e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800e660:	2300      	movs	r3, #0
}
 800e662:	4618      	mov	r0, r3
 800e664:	3710      	adds	r7, #16
 800e666:	46bd      	mov	sp, r7
 800e668:	bd80      	pop	{r7, pc}
 800e66a:	bf00      	nop
 800e66c:	58024800 	.word	0x58024800

0800e670 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800e670:	b480      	push	{r7}
 800e672:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800e674:	4b05      	ldr	r3, [pc, #20]	@ (800e68c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800e676:	68db      	ldr	r3, [r3, #12]
 800e678:	4a04      	ldr	r2, [pc, #16]	@ (800e68c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800e67a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e67e:	60d3      	str	r3, [r2, #12]
}
 800e680:	bf00      	nop
 800e682:	46bd      	mov	sp, r7
 800e684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e688:	4770      	bx	lr
 800e68a:	bf00      	nop
 800e68c:	58024800 	.word	0x58024800

0800e690 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b08c      	sub	sp, #48	@ 0x30
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d102      	bne.n	800e6a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800e69e:	2301      	movs	r3, #1
 800e6a0:	f000 bc48 	b.w	800ef34 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	f003 0301 	and.w	r3, r3, #1
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	f000 8088 	beq.w	800e7c2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e6b2:	4b99      	ldr	r3, [pc, #612]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e6b4:	691b      	ldr	r3, [r3, #16]
 800e6b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e6bc:	4b96      	ldr	r3, [pc, #600]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e6be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800e6c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6c4:	2b10      	cmp	r3, #16
 800e6c6:	d007      	beq.n	800e6d8 <HAL_RCC_OscConfig+0x48>
 800e6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6ca:	2b18      	cmp	r3, #24
 800e6cc:	d111      	bne.n	800e6f2 <HAL_RCC_OscConfig+0x62>
 800e6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6d0:	f003 0303 	and.w	r3, r3, #3
 800e6d4:	2b02      	cmp	r3, #2
 800e6d6:	d10c      	bne.n	800e6f2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e6d8:	4b8f      	ldr	r3, [pc, #572]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d06d      	beq.n	800e7c0 <HAL_RCC_OscConfig+0x130>
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	685b      	ldr	r3, [r3, #4]
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	d169      	bne.n	800e7c0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	f000 bc21 	b.w	800ef34 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	685b      	ldr	r3, [r3, #4]
 800e6f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e6fa:	d106      	bne.n	800e70a <HAL_RCC_OscConfig+0x7a>
 800e6fc:	4b86      	ldr	r3, [pc, #536]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	4a85      	ldr	r2, [pc, #532]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e702:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e706:	6013      	str	r3, [r2, #0]
 800e708:	e02e      	b.n	800e768 <HAL_RCC_OscConfig+0xd8>
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	685b      	ldr	r3, [r3, #4]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d10c      	bne.n	800e72c <HAL_RCC_OscConfig+0x9c>
 800e712:	4b81      	ldr	r3, [pc, #516]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	4a80      	ldr	r2, [pc, #512]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e718:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e71c:	6013      	str	r3, [r2, #0]
 800e71e:	4b7e      	ldr	r3, [pc, #504]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	4a7d      	ldr	r2, [pc, #500]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e724:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e728:	6013      	str	r3, [r2, #0]
 800e72a:	e01d      	b.n	800e768 <HAL_RCC_OscConfig+0xd8>
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	685b      	ldr	r3, [r3, #4]
 800e730:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e734:	d10c      	bne.n	800e750 <HAL_RCC_OscConfig+0xc0>
 800e736:	4b78      	ldr	r3, [pc, #480]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	4a77      	ldr	r2, [pc, #476]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e73c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800e740:	6013      	str	r3, [r2, #0]
 800e742:	4b75      	ldr	r3, [pc, #468]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	4a74      	ldr	r2, [pc, #464]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e74c:	6013      	str	r3, [r2, #0]
 800e74e:	e00b      	b.n	800e768 <HAL_RCC_OscConfig+0xd8>
 800e750:	4b71      	ldr	r3, [pc, #452]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	4a70      	ldr	r2, [pc, #448]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e756:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e75a:	6013      	str	r3, [r2, #0]
 800e75c:	4b6e      	ldr	r3, [pc, #440]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	4a6d      	ldr	r2, [pc, #436]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e762:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e766:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	685b      	ldr	r3, [r3, #4]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d013      	beq.n	800e798 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e770:	f7f8 ff36 	bl	80075e0 <HAL_GetTick>
 800e774:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e776:	e008      	b.n	800e78a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e778:	f7f8 ff32 	bl	80075e0 <HAL_GetTick>
 800e77c:	4602      	mov	r2, r0
 800e77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e780:	1ad3      	subs	r3, r2, r3
 800e782:	2b64      	cmp	r3, #100	@ 0x64
 800e784:	d901      	bls.n	800e78a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800e786:	2303      	movs	r3, #3
 800e788:	e3d4      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e78a:	4b63      	ldr	r3, [pc, #396]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e792:	2b00      	cmp	r3, #0
 800e794:	d0f0      	beq.n	800e778 <HAL_RCC_OscConfig+0xe8>
 800e796:	e014      	b.n	800e7c2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e798:	f7f8 ff22 	bl	80075e0 <HAL_GetTick>
 800e79c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e79e:	e008      	b.n	800e7b2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800e7a0:	f7f8 ff1e 	bl	80075e0 <HAL_GetTick>
 800e7a4:	4602      	mov	r2, r0
 800e7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7a8:	1ad3      	subs	r3, r2, r3
 800e7aa:	2b64      	cmp	r3, #100	@ 0x64
 800e7ac:	d901      	bls.n	800e7b2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800e7ae:	2303      	movs	r3, #3
 800e7b0:	e3c0      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800e7b2:	4b59      	ldr	r3, [pc, #356]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d1f0      	bne.n	800e7a0 <HAL_RCC_OscConfig+0x110>
 800e7be:	e000      	b.n	800e7c2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800e7c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	f003 0302 	and.w	r3, r3, #2
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	f000 80ca 	beq.w	800e964 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e7d0:	4b51      	ldr	r3, [pc, #324]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e7d2:	691b      	ldr	r3, [r3, #16]
 800e7d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e7d8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e7da:	4b4f      	ldr	r3, [pc, #316]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e7dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7de:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800e7e0:	6a3b      	ldr	r3, [r7, #32]
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d007      	beq.n	800e7f6 <HAL_RCC_OscConfig+0x166>
 800e7e6:	6a3b      	ldr	r3, [r7, #32]
 800e7e8:	2b18      	cmp	r3, #24
 800e7ea:	d156      	bne.n	800e89a <HAL_RCC_OscConfig+0x20a>
 800e7ec:	69fb      	ldr	r3, [r7, #28]
 800e7ee:	f003 0303 	and.w	r3, r3, #3
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d151      	bne.n	800e89a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e7f6:	4b48      	ldr	r3, [pc, #288]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	f003 0304 	and.w	r3, r3, #4
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d005      	beq.n	800e80e <HAL_RCC_OscConfig+0x17e>
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	68db      	ldr	r3, [r3, #12]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d101      	bne.n	800e80e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800e80a:	2301      	movs	r3, #1
 800e80c:	e392      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e80e:	4b42      	ldr	r3, [pc, #264]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f023 0219 	bic.w	r2, r3, #25
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	68db      	ldr	r3, [r3, #12]
 800e81a:	493f      	ldr	r1, [pc, #252]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e81c:	4313      	orrs	r3, r2
 800e81e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e820:	f7f8 fede 	bl	80075e0 <HAL_GetTick>
 800e824:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e826:	e008      	b.n	800e83a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e828:	f7f8 feda 	bl	80075e0 <HAL_GetTick>
 800e82c:	4602      	mov	r2, r0
 800e82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e830:	1ad3      	subs	r3, r2, r3
 800e832:	2b02      	cmp	r3, #2
 800e834:	d901      	bls.n	800e83a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800e836:	2303      	movs	r3, #3
 800e838:	e37c      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e83a:	4b37      	ldr	r3, [pc, #220]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	f003 0304 	and.w	r3, r3, #4
 800e842:	2b00      	cmp	r3, #0
 800e844:	d0f0      	beq.n	800e828 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e846:	f7f8 fefb 	bl	8007640 <HAL_GetREVID>
 800e84a:	4603      	mov	r3, r0
 800e84c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e850:	4293      	cmp	r3, r2
 800e852:	d817      	bhi.n	800e884 <HAL_RCC_OscConfig+0x1f4>
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	691b      	ldr	r3, [r3, #16]
 800e858:	2b40      	cmp	r3, #64	@ 0x40
 800e85a:	d108      	bne.n	800e86e <HAL_RCC_OscConfig+0x1de>
 800e85c:	4b2e      	ldr	r3, [pc, #184]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e85e:	685b      	ldr	r3, [r3, #4]
 800e860:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e864:	4a2c      	ldr	r2, [pc, #176]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e86a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e86c:	e07a      	b.n	800e964 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e86e:	4b2a      	ldr	r3, [pc, #168]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e870:	685b      	ldr	r3, [r3, #4]
 800e872:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	691b      	ldr	r3, [r3, #16]
 800e87a:	031b      	lsls	r3, r3, #12
 800e87c:	4926      	ldr	r1, [pc, #152]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e87e:	4313      	orrs	r3, r2
 800e880:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e882:	e06f      	b.n	800e964 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e884:	4b24      	ldr	r3, [pc, #144]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	691b      	ldr	r3, [r3, #16]
 800e890:	061b      	lsls	r3, r3, #24
 800e892:	4921      	ldr	r1, [pc, #132]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e894:	4313      	orrs	r3, r2
 800e896:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800e898:	e064      	b.n	800e964 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	68db      	ldr	r3, [r3, #12]
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d047      	beq.n	800e932 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800e8a2:	4b1d      	ldr	r3, [pc, #116]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f023 0219 	bic.w	r2, r3, #25
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	68db      	ldr	r3, [r3, #12]
 800e8ae:	491a      	ldr	r1, [pc, #104]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e8b0:	4313      	orrs	r3, r2
 800e8b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8b4:	f7f8 fe94 	bl	80075e0 <HAL_GetTick>
 800e8b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e8ba:	e008      	b.n	800e8ce <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e8bc:	f7f8 fe90 	bl	80075e0 <HAL_GetTick>
 800e8c0:	4602      	mov	r2, r0
 800e8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c4:	1ad3      	subs	r3, r2, r3
 800e8c6:	2b02      	cmp	r3, #2
 800e8c8:	d901      	bls.n	800e8ce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800e8ca:	2303      	movs	r3, #3
 800e8cc:	e332      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e8ce:	4b12      	ldr	r3, [pc, #72]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f003 0304 	and.w	r3, r3, #4
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d0f0      	beq.n	800e8bc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800e8da:	f7f8 feb1 	bl	8007640 <HAL_GetREVID>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d819      	bhi.n	800e91c <HAL_RCC_OscConfig+0x28c>
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	691b      	ldr	r3, [r3, #16]
 800e8ec:	2b40      	cmp	r3, #64	@ 0x40
 800e8ee:	d108      	bne.n	800e902 <HAL_RCC_OscConfig+0x272>
 800e8f0:	4b09      	ldr	r3, [pc, #36]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800e8f8:	4a07      	ldr	r2, [pc, #28]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e8fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e8fe:	6053      	str	r3, [r2, #4]
 800e900:	e030      	b.n	800e964 <HAL_RCC_OscConfig+0x2d4>
 800e902:	4b05      	ldr	r3, [pc, #20]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e904:	685b      	ldr	r3, [r3, #4]
 800e906:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	691b      	ldr	r3, [r3, #16]
 800e90e:	031b      	lsls	r3, r3, #12
 800e910:	4901      	ldr	r1, [pc, #4]	@ (800e918 <HAL_RCC_OscConfig+0x288>)
 800e912:	4313      	orrs	r3, r2
 800e914:	604b      	str	r3, [r1, #4]
 800e916:	e025      	b.n	800e964 <HAL_RCC_OscConfig+0x2d4>
 800e918:	58024400 	.word	0x58024400
 800e91c:	4b9a      	ldr	r3, [pc, #616]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e91e:	685b      	ldr	r3, [r3, #4]
 800e920:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	691b      	ldr	r3, [r3, #16]
 800e928:	061b      	lsls	r3, r3, #24
 800e92a:	4997      	ldr	r1, [pc, #604]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e92c:	4313      	orrs	r3, r2
 800e92e:	604b      	str	r3, [r1, #4]
 800e930:	e018      	b.n	800e964 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800e932:	4b95      	ldr	r3, [pc, #596]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	4a94      	ldr	r2, [pc, #592]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e938:	f023 0301 	bic.w	r3, r3, #1
 800e93c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e93e:	f7f8 fe4f 	bl	80075e0 <HAL_GetTick>
 800e942:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e944:	e008      	b.n	800e958 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800e946:	f7f8 fe4b 	bl	80075e0 <HAL_GetTick>
 800e94a:	4602      	mov	r2, r0
 800e94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e94e:	1ad3      	subs	r3, r2, r3
 800e950:	2b02      	cmp	r3, #2
 800e952:	d901      	bls.n	800e958 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800e954:	2303      	movs	r3, #3
 800e956:	e2ed      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800e958:	4b8b      	ldr	r3, [pc, #556]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f003 0304 	and.w	r3, r3, #4
 800e960:	2b00      	cmp	r3, #0
 800e962:	d1f0      	bne.n	800e946 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	f003 0310 	and.w	r3, r3, #16
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	f000 80a9 	beq.w	800eac4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800e972:	4b85      	ldr	r3, [pc, #532]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e974:	691b      	ldr	r3, [r3, #16]
 800e976:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e97a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800e97c:	4b82      	ldr	r3, [pc, #520]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e97e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e980:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800e982:	69bb      	ldr	r3, [r7, #24]
 800e984:	2b08      	cmp	r3, #8
 800e986:	d007      	beq.n	800e998 <HAL_RCC_OscConfig+0x308>
 800e988:	69bb      	ldr	r3, [r7, #24]
 800e98a:	2b18      	cmp	r3, #24
 800e98c:	d13a      	bne.n	800ea04 <HAL_RCC_OscConfig+0x374>
 800e98e:	697b      	ldr	r3, [r7, #20]
 800e990:	f003 0303 	and.w	r3, r3, #3
 800e994:	2b01      	cmp	r3, #1
 800e996:	d135      	bne.n	800ea04 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e998:	4b7b      	ldr	r3, [pc, #492]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d005      	beq.n	800e9b0 <HAL_RCC_OscConfig+0x320>
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	69db      	ldr	r3, [r3, #28]
 800e9a8:	2b80      	cmp	r3, #128	@ 0x80
 800e9aa:	d001      	beq.n	800e9b0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800e9ac:	2301      	movs	r3, #1
 800e9ae:	e2c1      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e9b0:	f7f8 fe46 	bl	8007640 <HAL_GetREVID>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	f241 0203 	movw	r2, #4099	@ 0x1003
 800e9ba:	4293      	cmp	r3, r2
 800e9bc:	d817      	bhi.n	800e9ee <HAL_RCC_OscConfig+0x35e>
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6a1b      	ldr	r3, [r3, #32]
 800e9c2:	2b20      	cmp	r3, #32
 800e9c4:	d108      	bne.n	800e9d8 <HAL_RCC_OscConfig+0x348>
 800e9c6:	4b70      	ldr	r3, [pc, #448]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e9c8:	685b      	ldr	r3, [r3, #4]
 800e9ca:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800e9ce:	4a6e      	ldr	r2, [pc, #440]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e9d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800e9d4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e9d6:	e075      	b.n	800eac4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e9d8:	4b6b      	ldr	r3, [pc, #428]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e9da:	685b      	ldr	r3, [r3, #4]
 800e9dc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	6a1b      	ldr	r3, [r3, #32]
 800e9e4:	069b      	lsls	r3, r3, #26
 800e9e6:	4968      	ldr	r1, [pc, #416]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e9e8:	4313      	orrs	r3, r2
 800e9ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800e9ec:	e06a      	b.n	800eac4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800e9ee:	4b66      	ldr	r3, [pc, #408]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e9f0:	68db      	ldr	r3, [r3, #12]
 800e9f2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	6a1b      	ldr	r3, [r3, #32]
 800e9fa:	061b      	lsls	r3, r3, #24
 800e9fc:	4962      	ldr	r1, [pc, #392]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800e9fe:	4313      	orrs	r3, r2
 800ea00:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ea02:	e05f      	b.n	800eac4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	69db      	ldr	r3, [r3, #28]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d042      	beq.n	800ea92 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ea0c:	4b5e      	ldr	r3, [pc, #376]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	4a5d      	ldr	r2, [pc, #372]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ea18:	f7f8 fde2 	bl	80075e0 <HAL_GetTick>
 800ea1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ea1e:	e008      	b.n	800ea32 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ea20:	f7f8 fdde 	bl	80075e0 <HAL_GetTick>
 800ea24:	4602      	mov	r2, r0
 800ea26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea28:	1ad3      	subs	r3, r2, r3
 800ea2a:	2b02      	cmp	r3, #2
 800ea2c:	d901      	bls.n	800ea32 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800ea2e:	2303      	movs	r3, #3
 800ea30:	e280      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ea32:	4b55      	ldr	r3, [pc, #340]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d0f0      	beq.n	800ea20 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ea3e:	f7f8 fdff 	bl	8007640 <HAL_GetREVID>
 800ea42:	4603      	mov	r3, r0
 800ea44:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ea48:	4293      	cmp	r3, r2
 800ea4a:	d817      	bhi.n	800ea7c <HAL_RCC_OscConfig+0x3ec>
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	6a1b      	ldr	r3, [r3, #32]
 800ea50:	2b20      	cmp	r3, #32
 800ea52:	d108      	bne.n	800ea66 <HAL_RCC_OscConfig+0x3d6>
 800ea54:	4b4c      	ldr	r3, [pc, #304]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea56:	685b      	ldr	r3, [r3, #4]
 800ea58:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800ea5c:	4a4a      	ldr	r2, [pc, #296]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea62:	6053      	str	r3, [r2, #4]
 800ea64:	e02e      	b.n	800eac4 <HAL_RCC_OscConfig+0x434>
 800ea66:	4b48      	ldr	r3, [pc, #288]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea68:	685b      	ldr	r3, [r3, #4]
 800ea6a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	6a1b      	ldr	r3, [r3, #32]
 800ea72:	069b      	lsls	r3, r3, #26
 800ea74:	4944      	ldr	r1, [pc, #272]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea76:	4313      	orrs	r3, r2
 800ea78:	604b      	str	r3, [r1, #4]
 800ea7a:	e023      	b.n	800eac4 <HAL_RCC_OscConfig+0x434>
 800ea7c:	4b42      	ldr	r3, [pc, #264]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea7e:	68db      	ldr	r3, [r3, #12]
 800ea80:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	6a1b      	ldr	r3, [r3, #32]
 800ea88:	061b      	lsls	r3, r3, #24
 800ea8a:	493f      	ldr	r1, [pc, #252]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea8c:	4313      	orrs	r3, r2
 800ea8e:	60cb      	str	r3, [r1, #12]
 800ea90:	e018      	b.n	800eac4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ea92:	4b3d      	ldr	r3, [pc, #244]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	4a3c      	ldr	r2, [pc, #240]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800ea98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ea9e:	f7f8 fd9f 	bl	80075e0 <HAL_GetTick>
 800eaa2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800eaa4:	e008      	b.n	800eab8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800eaa6:	f7f8 fd9b 	bl	80075e0 <HAL_GetTick>
 800eaaa:	4602      	mov	r2, r0
 800eaac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaae:	1ad3      	subs	r3, r2, r3
 800eab0:	2b02      	cmp	r3, #2
 800eab2:	d901      	bls.n	800eab8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800eab4:	2303      	movs	r3, #3
 800eab6:	e23d      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800eab8:	4b33      	ldr	r3, [pc, #204]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d1f0      	bne.n	800eaa6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	f003 0308 	and.w	r3, r3, #8
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d036      	beq.n	800eb3e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	695b      	ldr	r3, [r3, #20]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d019      	beq.n	800eb0c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ead8:	4b2b      	ldr	r3, [pc, #172]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eada:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eadc:	4a2a      	ldr	r2, [pc, #168]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eade:	f043 0301 	orr.w	r3, r3, #1
 800eae2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eae4:	f7f8 fd7c 	bl	80075e0 <HAL_GetTick>
 800eae8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800eaea:	e008      	b.n	800eafe <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800eaec:	f7f8 fd78 	bl	80075e0 <HAL_GetTick>
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf4:	1ad3      	subs	r3, r2, r3
 800eaf6:	2b02      	cmp	r3, #2
 800eaf8:	d901      	bls.n	800eafe <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800eafa:	2303      	movs	r3, #3
 800eafc:	e21a      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800eafe:	4b22      	ldr	r3, [pc, #136]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb02:	f003 0302 	and.w	r3, r3, #2
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d0f0      	beq.n	800eaec <HAL_RCC_OscConfig+0x45c>
 800eb0a:	e018      	b.n	800eb3e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800eb0c:	4b1e      	ldr	r3, [pc, #120]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb10:	4a1d      	ldr	r2, [pc, #116]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb12:	f023 0301 	bic.w	r3, r3, #1
 800eb16:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eb18:	f7f8 fd62 	bl	80075e0 <HAL_GetTick>
 800eb1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800eb1e:	e008      	b.n	800eb32 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800eb20:	f7f8 fd5e 	bl	80075e0 <HAL_GetTick>
 800eb24:	4602      	mov	r2, r0
 800eb26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb28:	1ad3      	subs	r3, r2, r3
 800eb2a:	2b02      	cmp	r3, #2
 800eb2c:	d901      	bls.n	800eb32 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800eb2e:	2303      	movs	r3, #3
 800eb30:	e200      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800eb32:	4b15      	ldr	r3, [pc, #84]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb36:	f003 0302 	and.w	r3, r3, #2
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d1f0      	bne.n	800eb20 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	f003 0320 	and.w	r3, r3, #32
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d039      	beq.n	800ebbe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	699b      	ldr	r3, [r3, #24]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d01c      	beq.n	800eb8c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800eb52:	4b0d      	ldr	r3, [pc, #52]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	4a0c      	ldr	r2, [pc, #48]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800eb5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800eb5e:	f7f8 fd3f 	bl	80075e0 <HAL_GetTick>
 800eb62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800eb64:	e008      	b.n	800eb78 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800eb66:	f7f8 fd3b 	bl	80075e0 <HAL_GetTick>
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb6e:	1ad3      	subs	r3, r2, r3
 800eb70:	2b02      	cmp	r3, #2
 800eb72:	d901      	bls.n	800eb78 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800eb74:	2303      	movs	r3, #3
 800eb76:	e1dd      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800eb78:	4b03      	ldr	r3, [pc, #12]	@ (800eb88 <HAL_RCC_OscConfig+0x4f8>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	d0f0      	beq.n	800eb66 <HAL_RCC_OscConfig+0x4d6>
 800eb84:	e01b      	b.n	800ebbe <HAL_RCC_OscConfig+0x52e>
 800eb86:	bf00      	nop
 800eb88:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800eb8c:	4b9b      	ldr	r3, [pc, #620]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	4a9a      	ldr	r2, [pc, #616]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800eb92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eb96:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800eb98:	f7f8 fd22 	bl	80075e0 <HAL_GetTick>
 800eb9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800eb9e:	e008      	b.n	800ebb2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800eba0:	f7f8 fd1e 	bl	80075e0 <HAL_GetTick>
 800eba4:	4602      	mov	r2, r0
 800eba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eba8:	1ad3      	subs	r3, r2, r3
 800ebaa:	2b02      	cmp	r3, #2
 800ebac:	d901      	bls.n	800ebb2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800ebae:	2303      	movs	r3, #3
 800ebb0:	e1c0      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ebb2:	4b92      	ldr	r3, [pc, #584]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d1f0      	bne.n	800eba0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	f003 0304 	and.w	r3, r3, #4
 800ebc6:	2b00      	cmp	r3, #0
 800ebc8:	f000 8081 	beq.w	800ecce <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ebcc:	4b8c      	ldr	r3, [pc, #560]	@ (800ee00 <HAL_RCC_OscConfig+0x770>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	4a8b      	ldr	r2, [pc, #556]	@ (800ee00 <HAL_RCC_OscConfig+0x770>)
 800ebd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ebd6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ebd8:	f7f8 fd02 	bl	80075e0 <HAL_GetTick>
 800ebdc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ebde:	e008      	b.n	800ebf2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ebe0:	f7f8 fcfe 	bl	80075e0 <HAL_GetTick>
 800ebe4:	4602      	mov	r2, r0
 800ebe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebe8:	1ad3      	subs	r3, r2, r3
 800ebea:	2b64      	cmp	r3, #100	@ 0x64
 800ebec:	d901      	bls.n	800ebf2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800ebee:	2303      	movs	r3, #3
 800ebf0:	e1a0      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ebf2:	4b83      	ldr	r3, [pc, #524]	@ (800ee00 <HAL_RCC_OscConfig+0x770>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d0f0      	beq.n	800ebe0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	689b      	ldr	r3, [r3, #8]
 800ec02:	2b01      	cmp	r3, #1
 800ec04:	d106      	bne.n	800ec14 <HAL_RCC_OscConfig+0x584>
 800ec06:	4b7d      	ldr	r3, [pc, #500]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec0a:	4a7c      	ldr	r2, [pc, #496]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec0c:	f043 0301 	orr.w	r3, r3, #1
 800ec10:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec12:	e02d      	b.n	800ec70 <HAL_RCC_OscConfig+0x5e0>
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	689b      	ldr	r3, [r3, #8]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d10c      	bne.n	800ec36 <HAL_RCC_OscConfig+0x5a6>
 800ec1c:	4b77      	ldr	r3, [pc, #476]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec20:	4a76      	ldr	r2, [pc, #472]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec22:	f023 0301 	bic.w	r3, r3, #1
 800ec26:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec28:	4b74      	ldr	r3, [pc, #464]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec2c:	4a73      	ldr	r2, [pc, #460]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec2e:	f023 0304 	bic.w	r3, r3, #4
 800ec32:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec34:	e01c      	b.n	800ec70 <HAL_RCC_OscConfig+0x5e0>
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	689b      	ldr	r3, [r3, #8]
 800ec3a:	2b05      	cmp	r3, #5
 800ec3c:	d10c      	bne.n	800ec58 <HAL_RCC_OscConfig+0x5c8>
 800ec3e:	4b6f      	ldr	r3, [pc, #444]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec42:	4a6e      	ldr	r2, [pc, #440]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec44:	f043 0304 	orr.w	r3, r3, #4
 800ec48:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec4a:	4b6c      	ldr	r3, [pc, #432]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec4e:	4a6b      	ldr	r2, [pc, #428]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec50:	f043 0301 	orr.w	r3, r3, #1
 800ec54:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec56:	e00b      	b.n	800ec70 <HAL_RCC_OscConfig+0x5e0>
 800ec58:	4b68      	ldr	r3, [pc, #416]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec5c:	4a67      	ldr	r2, [pc, #412]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec5e:	f023 0301 	bic.w	r3, r3, #1
 800ec62:	6713      	str	r3, [r2, #112]	@ 0x70
 800ec64:	4b65      	ldr	r3, [pc, #404]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec68:	4a64      	ldr	r2, [pc, #400]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec6a:	f023 0304 	bic.w	r3, r3, #4
 800ec6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	689b      	ldr	r3, [r3, #8]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d015      	beq.n	800eca4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ec78:	f7f8 fcb2 	bl	80075e0 <HAL_GetTick>
 800ec7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ec7e:	e00a      	b.n	800ec96 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ec80:	f7f8 fcae 	bl	80075e0 <HAL_GetTick>
 800ec84:	4602      	mov	r2, r0
 800ec86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec88:	1ad3      	subs	r3, r2, r3
 800ec8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d901      	bls.n	800ec96 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ec92:	2303      	movs	r3, #3
 800ec94:	e14e      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ec96:	4b59      	ldr	r3, [pc, #356]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ec98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ec9a:	f003 0302 	and.w	r3, r3, #2
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d0ee      	beq.n	800ec80 <HAL_RCC_OscConfig+0x5f0>
 800eca2:	e014      	b.n	800ecce <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eca4:	f7f8 fc9c 	bl	80075e0 <HAL_GetTick>
 800eca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ecaa:	e00a      	b.n	800ecc2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ecac:	f7f8 fc98 	bl	80075e0 <HAL_GetTick>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecb4:	1ad3      	subs	r3, r2, r3
 800ecb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ecba:	4293      	cmp	r3, r2
 800ecbc:	d901      	bls.n	800ecc2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ecbe:	2303      	movs	r3, #3
 800ecc0:	e138      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ecc2:	4b4e      	ldr	r3, [pc, #312]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ecc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ecc6:	f003 0302 	and.w	r3, r3, #2
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d1ee      	bne.n	800ecac <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	f000 812d 	beq.w	800ef32 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ecd8:	4b48      	ldr	r3, [pc, #288]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ecda:	691b      	ldr	r3, [r3, #16]
 800ecdc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ece0:	2b18      	cmp	r3, #24
 800ece2:	f000 80bd 	beq.w	800ee60 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ecea:	2b02      	cmp	r3, #2
 800ecec:	f040 809e 	bne.w	800ee2c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ecf0:	4b42      	ldr	r3, [pc, #264]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	4a41      	ldr	r2, [pc, #260]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ecf6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ecfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ecfc:	f7f8 fc70 	bl	80075e0 <HAL_GetTick>
 800ed00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ed02:	e008      	b.n	800ed16 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ed04:	f7f8 fc6c 	bl	80075e0 <HAL_GetTick>
 800ed08:	4602      	mov	r2, r0
 800ed0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed0c:	1ad3      	subs	r3, r2, r3
 800ed0e:	2b02      	cmp	r3, #2
 800ed10:	d901      	bls.n	800ed16 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800ed12:	2303      	movs	r3, #3
 800ed14:	e10e      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ed16:	4b39      	ldr	r3, [pc, #228]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d1f0      	bne.n	800ed04 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ed22:	4b36      	ldr	r3, [pc, #216]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ed26:	4b37      	ldr	r3, [pc, #220]	@ (800ee04 <HAL_RCC_OscConfig+0x774>)
 800ed28:	4013      	ands	r3, r2
 800ed2a:	687a      	ldr	r2, [r7, #4]
 800ed2c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800ed2e:	687a      	ldr	r2, [r7, #4]
 800ed30:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ed32:	0112      	lsls	r2, r2, #4
 800ed34:	430a      	orrs	r2, r1
 800ed36:	4931      	ldr	r1, [pc, #196]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed38:	4313      	orrs	r3, r2
 800ed3a:	628b      	str	r3, [r1, #40]	@ 0x28
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed40:	3b01      	subs	r3, #1
 800ed42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ed4a:	3b01      	subs	r3, #1
 800ed4c:	025b      	lsls	r3, r3, #9
 800ed4e:	b29b      	uxth	r3, r3
 800ed50:	431a      	orrs	r2, r3
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed56:	3b01      	subs	r3, #1
 800ed58:	041b      	lsls	r3, r3, #16
 800ed5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ed5e:	431a      	orrs	r2, r3
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ed64:	3b01      	subs	r3, #1
 800ed66:	061b      	lsls	r3, r3, #24
 800ed68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ed6c:	4923      	ldr	r1, [pc, #140]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed6e:	4313      	orrs	r3, r2
 800ed70:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ed72:	4b22      	ldr	r3, [pc, #136]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed76:	4a21      	ldr	r2, [pc, #132]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed78:	f023 0301 	bic.w	r3, r3, #1
 800ed7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ed7e:	4b1f      	ldr	r3, [pc, #124]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ed82:	4b21      	ldr	r3, [pc, #132]	@ (800ee08 <HAL_RCC_OscConfig+0x778>)
 800ed84:	4013      	ands	r3, r2
 800ed86:	687a      	ldr	r2, [r7, #4]
 800ed88:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ed8a:	00d2      	lsls	r2, r2, #3
 800ed8c:	491b      	ldr	r1, [pc, #108]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed8e:	4313      	orrs	r3, r2
 800ed90:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ed92:	4b1a      	ldr	r3, [pc, #104]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ed94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed96:	f023 020c 	bic.w	r2, r3, #12
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed9e:	4917      	ldr	r1, [pc, #92]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800eda0:	4313      	orrs	r3, r2
 800eda2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800eda4:	4b15      	ldr	r3, [pc, #84]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800eda6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eda8:	f023 0202 	bic.w	r2, r3, #2
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800edb0:	4912      	ldr	r1, [pc, #72]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edb2:	4313      	orrs	r3, r2
 800edb4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800edb6:	4b11      	ldr	r3, [pc, #68]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edba:	4a10      	ldr	r2, [pc, #64]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800edc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800edc2:	4b0e      	ldr	r3, [pc, #56]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edc6:	4a0d      	ldr	r2, [pc, #52]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800edcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800edce:	4b0b      	ldr	r3, [pc, #44]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edd2:	4a0a      	ldr	r2, [pc, #40]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800edd8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800edda:	4b08      	ldr	r3, [pc, #32]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800eddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edde:	4a07      	ldr	r2, [pc, #28]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ede0:	f043 0301 	orr.w	r3, r3, #1
 800ede4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ede6:	4b05      	ldr	r3, [pc, #20]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a04      	ldr	r2, [pc, #16]	@ (800edfc <HAL_RCC_OscConfig+0x76c>)
 800edec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800edf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800edf2:	f7f8 fbf5 	bl	80075e0 <HAL_GetTick>
 800edf6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800edf8:	e011      	b.n	800ee1e <HAL_RCC_OscConfig+0x78e>
 800edfa:	bf00      	nop
 800edfc:	58024400 	.word	0x58024400
 800ee00:	58024800 	.word	0x58024800
 800ee04:	fffffc0c 	.word	0xfffffc0c
 800ee08:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ee0c:	f7f8 fbe8 	bl	80075e0 <HAL_GetTick>
 800ee10:	4602      	mov	r2, r0
 800ee12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee14:	1ad3      	subs	r3, r2, r3
 800ee16:	2b02      	cmp	r3, #2
 800ee18:	d901      	bls.n	800ee1e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ee1a:	2303      	movs	r3, #3
 800ee1c:	e08a      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ee1e:	4b47      	ldr	r3, [pc, #284]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d0f0      	beq.n	800ee0c <HAL_RCC_OscConfig+0x77c>
 800ee2a:	e082      	b.n	800ef32 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ee2c:	4b43      	ldr	r3, [pc, #268]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	4a42      	ldr	r2, [pc, #264]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ee32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ee36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ee38:	f7f8 fbd2 	bl	80075e0 <HAL_GetTick>
 800ee3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ee3e:	e008      	b.n	800ee52 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ee40:	f7f8 fbce 	bl	80075e0 <HAL_GetTick>
 800ee44:	4602      	mov	r2, r0
 800ee46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee48:	1ad3      	subs	r3, r2, r3
 800ee4a:	2b02      	cmp	r3, #2
 800ee4c:	d901      	bls.n	800ee52 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800ee4e:	2303      	movs	r3, #3
 800ee50:	e070      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ee52:	4b3a      	ldr	r3, [pc, #232]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d1f0      	bne.n	800ee40 <HAL_RCC_OscConfig+0x7b0>
 800ee5e:	e068      	b.n	800ef32 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ee60:	4b36      	ldr	r3, [pc, #216]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ee62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee64:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ee66:	4b35      	ldr	r3, [pc, #212]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ee68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee6a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee70:	2b01      	cmp	r3, #1
 800ee72:	d031      	beq.n	800eed8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ee74:	693b      	ldr	r3, [r7, #16]
 800ee76:	f003 0203 	and.w	r2, r3, #3
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ee7e:	429a      	cmp	r2, r3
 800ee80:	d12a      	bne.n	800eed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ee82:	693b      	ldr	r3, [r7, #16]
 800ee84:	091b      	lsrs	r3, r3, #4
 800ee86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d122      	bne.n	800eed8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee9c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ee9e:	429a      	cmp	r2, r3
 800eea0:	d11a      	bne.n	800eed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	0a5b      	lsrs	r3, r3, #9
 800eea6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eeae:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800eeb0:	429a      	cmp	r2, r3
 800eeb2:	d111      	bne.n	800eed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	0c1b      	lsrs	r3, r3, #16
 800eeb8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eec0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800eec2:	429a      	cmp	r2, r3
 800eec4:	d108      	bne.n	800eed8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	0e1b      	lsrs	r3, r3, #24
 800eeca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eed2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800eed4:	429a      	cmp	r2, r3
 800eed6:	d001      	beq.n	800eedc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800eed8:	2301      	movs	r3, #1
 800eeda:	e02b      	b.n	800ef34 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800eedc:	4b17      	ldr	r3, [pc, #92]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800eede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eee0:	08db      	lsrs	r3, r3, #3
 800eee2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eee6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eeec:	693a      	ldr	r2, [r7, #16]
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d01f      	beq.n	800ef32 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800eef2:	4b12      	ldr	r3, [pc, #72]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800eef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eef6:	4a11      	ldr	r2, [pc, #68]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800eef8:	f023 0301 	bic.w	r3, r3, #1
 800eefc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800eefe:	f7f8 fb6f 	bl	80075e0 <HAL_GetTick>
 800ef02:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800ef04:	bf00      	nop
 800ef06:	f7f8 fb6b 	bl	80075e0 <HAL_GetTick>
 800ef0a:	4602      	mov	r2, r0
 800ef0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef0e:	4293      	cmp	r3, r2
 800ef10:	d0f9      	beq.n	800ef06 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ef12:	4b0a      	ldr	r3, [pc, #40]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ef14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ef16:	4b0a      	ldr	r3, [pc, #40]	@ (800ef40 <HAL_RCC_OscConfig+0x8b0>)
 800ef18:	4013      	ands	r3, r2
 800ef1a:	687a      	ldr	r2, [r7, #4]
 800ef1c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ef1e:	00d2      	lsls	r2, r2, #3
 800ef20:	4906      	ldr	r1, [pc, #24]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ef22:	4313      	orrs	r3, r2
 800ef24:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800ef26:	4b05      	ldr	r3, [pc, #20]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ef28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef2a:	4a04      	ldr	r2, [pc, #16]	@ (800ef3c <HAL_RCC_OscConfig+0x8ac>)
 800ef2c:	f043 0301 	orr.w	r3, r3, #1
 800ef30:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3730      	adds	r7, #48	@ 0x30
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}
 800ef3c:	58024400 	.word	0x58024400
 800ef40:	ffff0007 	.word	0xffff0007

0800ef44 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ef44:	b580      	push	{r7, lr}
 800ef46:	b086      	sub	sp, #24
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
 800ef4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d101      	bne.n	800ef58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ef54:	2301      	movs	r3, #1
 800ef56:	e19c      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ef58:	4b8a      	ldr	r3, [pc, #552]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	f003 030f 	and.w	r3, r3, #15
 800ef60:	683a      	ldr	r2, [r7, #0]
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d910      	bls.n	800ef88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ef66:	4b87      	ldr	r3, [pc, #540]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f023 020f 	bic.w	r2, r3, #15
 800ef6e:	4985      	ldr	r1, [pc, #532]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	4313      	orrs	r3, r2
 800ef74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ef76:	4b83      	ldr	r3, [pc, #524]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	f003 030f 	and.w	r3, r3, #15
 800ef7e:	683a      	ldr	r2, [r7, #0]
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d001      	beq.n	800ef88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ef84:	2301      	movs	r3, #1
 800ef86:	e184      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f003 0304 	and.w	r3, r3, #4
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d010      	beq.n	800efb6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	691a      	ldr	r2, [r3, #16]
 800ef98:	4b7b      	ldr	r3, [pc, #492]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800ef9a:	699b      	ldr	r3, [r3, #24]
 800ef9c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d908      	bls.n	800efb6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800efa4:	4b78      	ldr	r3, [pc, #480]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800efa6:	699b      	ldr	r3, [r3, #24]
 800efa8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	691b      	ldr	r3, [r3, #16]
 800efb0:	4975      	ldr	r1, [pc, #468]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800efb2:	4313      	orrs	r3, r2
 800efb4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	f003 0308 	and.w	r3, r3, #8
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d010      	beq.n	800efe4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	695a      	ldr	r2, [r3, #20]
 800efc6:	4b70      	ldr	r3, [pc, #448]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800efc8:	69db      	ldr	r3, [r3, #28]
 800efca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800efce:	429a      	cmp	r2, r3
 800efd0:	d908      	bls.n	800efe4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800efd2:	4b6d      	ldr	r3, [pc, #436]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800efd4:	69db      	ldr	r3, [r3, #28]
 800efd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	695b      	ldr	r3, [r3, #20]
 800efde:	496a      	ldr	r1, [pc, #424]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800efe0:	4313      	orrs	r3, r2
 800efe2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	f003 0310 	and.w	r3, r3, #16
 800efec:	2b00      	cmp	r3, #0
 800efee:	d010      	beq.n	800f012 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	699a      	ldr	r2, [r3, #24]
 800eff4:	4b64      	ldr	r3, [pc, #400]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800eff6:	69db      	ldr	r3, [r3, #28]
 800eff8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800effc:	429a      	cmp	r2, r3
 800effe:	d908      	bls.n	800f012 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f000:	4b61      	ldr	r3, [pc, #388]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f002:	69db      	ldr	r3, [r3, #28]
 800f004:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	699b      	ldr	r3, [r3, #24]
 800f00c:	495e      	ldr	r1, [pc, #376]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f00e:	4313      	orrs	r3, r2
 800f010:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f003 0320 	and.w	r3, r3, #32
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d010      	beq.n	800f040 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	69da      	ldr	r2, [r3, #28]
 800f022:	4b59      	ldr	r3, [pc, #356]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f024:	6a1b      	ldr	r3, [r3, #32]
 800f026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f02a:	429a      	cmp	r2, r3
 800f02c:	d908      	bls.n	800f040 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f02e:	4b56      	ldr	r3, [pc, #344]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f030:	6a1b      	ldr	r3, [r3, #32]
 800f032:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	69db      	ldr	r3, [r3, #28]
 800f03a:	4953      	ldr	r1, [pc, #332]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f03c:	4313      	orrs	r3, r2
 800f03e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f003 0302 	and.w	r3, r3, #2
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d010      	beq.n	800f06e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	68da      	ldr	r2, [r3, #12]
 800f050:	4b4d      	ldr	r3, [pc, #308]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f052:	699b      	ldr	r3, [r3, #24]
 800f054:	f003 030f 	and.w	r3, r3, #15
 800f058:	429a      	cmp	r2, r3
 800f05a:	d908      	bls.n	800f06e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f05c:	4b4a      	ldr	r3, [pc, #296]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f05e:	699b      	ldr	r3, [r3, #24]
 800f060:	f023 020f 	bic.w	r2, r3, #15
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	68db      	ldr	r3, [r3, #12]
 800f068:	4947      	ldr	r1, [pc, #284]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f06a:	4313      	orrs	r3, r2
 800f06c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	f003 0301 	and.w	r3, r3, #1
 800f076:	2b00      	cmp	r3, #0
 800f078:	d055      	beq.n	800f126 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800f07a:	4b43      	ldr	r3, [pc, #268]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f07c:	699b      	ldr	r3, [r3, #24]
 800f07e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	689b      	ldr	r3, [r3, #8]
 800f086:	4940      	ldr	r1, [pc, #256]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f088:	4313      	orrs	r3, r2
 800f08a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	685b      	ldr	r3, [r3, #4]
 800f090:	2b02      	cmp	r3, #2
 800f092:	d107      	bne.n	800f0a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800f094:	4b3c      	ldr	r3, [pc, #240]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d121      	bne.n	800f0e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f0a0:	2301      	movs	r3, #1
 800f0a2:	e0f6      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	685b      	ldr	r3, [r3, #4]
 800f0a8:	2b03      	cmp	r3, #3
 800f0aa:	d107      	bne.n	800f0bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800f0ac:	4b36      	ldr	r3, [pc, #216]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d115      	bne.n	800f0e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f0b8:	2301      	movs	r3, #1
 800f0ba:	e0ea      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	685b      	ldr	r3, [r3, #4]
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	d107      	bne.n	800f0d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800f0c4:	4b30      	ldr	r3, [pc, #192]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d109      	bne.n	800f0e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	e0de      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800f0d4:	4b2c      	ldr	r3, [pc, #176]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	f003 0304 	and.w	r3, r3, #4
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d101      	bne.n	800f0e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e0d6      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800f0e4:	4b28      	ldr	r3, [pc, #160]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f0e6:	691b      	ldr	r3, [r3, #16]
 800f0e8:	f023 0207 	bic.w	r2, r3, #7
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	685b      	ldr	r3, [r3, #4]
 800f0f0:	4925      	ldr	r1, [pc, #148]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f0f2:	4313      	orrs	r3, r2
 800f0f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f0f6:	f7f8 fa73 	bl	80075e0 <HAL_GetTick>
 800f0fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f0fc:	e00a      	b.n	800f114 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f0fe:	f7f8 fa6f 	bl	80075e0 <HAL_GetTick>
 800f102:	4602      	mov	r2, r0
 800f104:	697b      	ldr	r3, [r7, #20]
 800f106:	1ad3      	subs	r3, r2, r3
 800f108:	f241 3288 	movw	r2, #5000	@ 0x1388
 800f10c:	4293      	cmp	r3, r2
 800f10e:	d901      	bls.n	800f114 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800f110:	2303      	movs	r3, #3
 800f112:	e0be      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800f114:	4b1c      	ldr	r3, [pc, #112]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f116:	691b      	ldr	r3, [r3, #16]
 800f118:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	685b      	ldr	r3, [r3, #4]
 800f120:	00db      	lsls	r3, r3, #3
 800f122:	429a      	cmp	r2, r3
 800f124:	d1eb      	bne.n	800f0fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	f003 0302 	and.w	r3, r3, #2
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d010      	beq.n	800f154 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	68da      	ldr	r2, [r3, #12]
 800f136:	4b14      	ldr	r3, [pc, #80]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f138:	699b      	ldr	r3, [r3, #24]
 800f13a:	f003 030f 	and.w	r3, r3, #15
 800f13e:	429a      	cmp	r2, r3
 800f140:	d208      	bcs.n	800f154 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f142:	4b11      	ldr	r3, [pc, #68]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f144:	699b      	ldr	r3, [r3, #24]
 800f146:	f023 020f 	bic.w	r2, r3, #15
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	68db      	ldr	r3, [r3, #12]
 800f14e:	490e      	ldr	r1, [pc, #56]	@ (800f188 <HAL_RCC_ClockConfig+0x244>)
 800f150:	4313      	orrs	r3, r2
 800f152:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800f154:	4b0b      	ldr	r3, [pc, #44]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f003 030f 	and.w	r3, r3, #15
 800f15c:	683a      	ldr	r2, [r7, #0]
 800f15e:	429a      	cmp	r2, r3
 800f160:	d214      	bcs.n	800f18c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f162:	4b08      	ldr	r3, [pc, #32]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	f023 020f 	bic.w	r2, r3, #15
 800f16a:	4906      	ldr	r1, [pc, #24]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	4313      	orrs	r3, r2
 800f170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800f172:	4b04      	ldr	r3, [pc, #16]	@ (800f184 <HAL_RCC_ClockConfig+0x240>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	f003 030f 	and.w	r3, r3, #15
 800f17a:	683a      	ldr	r2, [r7, #0]
 800f17c:	429a      	cmp	r2, r3
 800f17e:	d005      	beq.n	800f18c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800f180:	2301      	movs	r3, #1
 800f182:	e086      	b.n	800f292 <HAL_RCC_ClockConfig+0x34e>
 800f184:	52002000 	.word	0x52002000
 800f188:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	f003 0304 	and.w	r3, r3, #4
 800f194:	2b00      	cmp	r3, #0
 800f196:	d010      	beq.n	800f1ba <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	691a      	ldr	r2, [r3, #16]
 800f19c:	4b3f      	ldr	r3, [pc, #252]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f19e:	699b      	ldr	r3, [r3, #24]
 800f1a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f1a4:	429a      	cmp	r2, r3
 800f1a6:	d208      	bcs.n	800f1ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800f1a8:	4b3c      	ldr	r3, [pc, #240]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f1aa:	699b      	ldr	r3, [r3, #24]
 800f1ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	691b      	ldr	r3, [r3, #16]
 800f1b4:	4939      	ldr	r1, [pc, #228]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	f003 0308 	and.w	r3, r3, #8
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d010      	beq.n	800f1e8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	695a      	ldr	r2, [r3, #20]
 800f1ca:	4b34      	ldr	r3, [pc, #208]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f1cc:	69db      	ldr	r3, [r3, #28]
 800f1ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f1d2:	429a      	cmp	r2, r3
 800f1d4:	d208      	bcs.n	800f1e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800f1d6:	4b31      	ldr	r3, [pc, #196]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f1d8:	69db      	ldr	r3, [r3, #28]
 800f1da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	695b      	ldr	r3, [r3, #20]
 800f1e2:	492e      	ldr	r1, [pc, #184]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f1e4:	4313      	orrs	r3, r2
 800f1e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	f003 0310 	and.w	r3, r3, #16
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d010      	beq.n	800f216 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	699a      	ldr	r2, [r3, #24]
 800f1f8:	4b28      	ldr	r3, [pc, #160]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f1fa:	69db      	ldr	r3, [r3, #28]
 800f1fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f200:	429a      	cmp	r2, r3
 800f202:	d208      	bcs.n	800f216 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800f204:	4b25      	ldr	r3, [pc, #148]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f206:	69db      	ldr	r3, [r3, #28]
 800f208:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	699b      	ldr	r3, [r3, #24]
 800f210:	4922      	ldr	r1, [pc, #136]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f212:	4313      	orrs	r3, r2
 800f214:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	f003 0320 	and.w	r3, r3, #32
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d010      	beq.n	800f244 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	69da      	ldr	r2, [r3, #28]
 800f226:	4b1d      	ldr	r3, [pc, #116]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f228:	6a1b      	ldr	r3, [r3, #32]
 800f22a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800f22e:	429a      	cmp	r2, r3
 800f230:	d208      	bcs.n	800f244 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800f232:	4b1a      	ldr	r3, [pc, #104]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f234:	6a1b      	ldr	r3, [r3, #32]
 800f236:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	69db      	ldr	r3, [r3, #28]
 800f23e:	4917      	ldr	r1, [pc, #92]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f240:	4313      	orrs	r3, r2
 800f242:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800f244:	f000 f834 	bl	800f2b0 <HAL_RCC_GetSysClockFreq>
 800f248:	4602      	mov	r2, r0
 800f24a:	4b14      	ldr	r3, [pc, #80]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f24c:	699b      	ldr	r3, [r3, #24]
 800f24e:	0a1b      	lsrs	r3, r3, #8
 800f250:	f003 030f 	and.w	r3, r3, #15
 800f254:	4912      	ldr	r1, [pc, #72]	@ (800f2a0 <HAL_RCC_ClockConfig+0x35c>)
 800f256:	5ccb      	ldrb	r3, [r1, r3]
 800f258:	f003 031f 	and.w	r3, r3, #31
 800f25c:	fa22 f303 	lsr.w	r3, r2, r3
 800f260:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f262:	4b0e      	ldr	r3, [pc, #56]	@ (800f29c <HAL_RCC_ClockConfig+0x358>)
 800f264:	699b      	ldr	r3, [r3, #24]
 800f266:	f003 030f 	and.w	r3, r3, #15
 800f26a:	4a0d      	ldr	r2, [pc, #52]	@ (800f2a0 <HAL_RCC_ClockConfig+0x35c>)
 800f26c:	5cd3      	ldrb	r3, [r2, r3]
 800f26e:	f003 031f 	and.w	r3, r3, #31
 800f272:	693a      	ldr	r2, [r7, #16]
 800f274:	fa22 f303 	lsr.w	r3, r2, r3
 800f278:	4a0a      	ldr	r2, [pc, #40]	@ (800f2a4 <HAL_RCC_ClockConfig+0x360>)
 800f27a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f27c:	4a0a      	ldr	r2, [pc, #40]	@ (800f2a8 <HAL_RCC_ClockConfig+0x364>)
 800f27e:	693b      	ldr	r3, [r7, #16]
 800f280:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800f282:	4b0a      	ldr	r3, [pc, #40]	@ (800f2ac <HAL_RCC_ClockConfig+0x368>)
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	4618      	mov	r0, r3
 800f288:	f7f8 f960 	bl	800754c <HAL_InitTick>
 800f28c:	4603      	mov	r3, r0
 800f28e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800f290:	7bfb      	ldrb	r3, [r7, #15]
}
 800f292:	4618      	mov	r0, r3
 800f294:	3718      	adds	r7, #24
 800f296:	46bd      	mov	sp, r7
 800f298:	bd80      	pop	{r7, pc}
 800f29a:	bf00      	nop
 800f29c:	58024400 	.word	0x58024400
 800f2a0:	0801aaec 	.word	0x0801aaec
 800f2a4:	2400003c 	.word	0x2400003c
 800f2a8:	24000038 	.word	0x24000038
 800f2ac:	24000040 	.word	0x24000040

0800f2b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b089      	sub	sp, #36	@ 0x24
 800f2b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f2b6:	4bb3      	ldr	r3, [pc, #716]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f2b8:	691b      	ldr	r3, [r3, #16]
 800f2ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800f2be:	2b18      	cmp	r3, #24
 800f2c0:	f200 8155 	bhi.w	800f56e <HAL_RCC_GetSysClockFreq+0x2be>
 800f2c4:	a201      	add	r2, pc, #4	@ (adr r2, 800f2cc <HAL_RCC_GetSysClockFreq+0x1c>)
 800f2c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2ca:	bf00      	nop
 800f2cc:	0800f331 	.word	0x0800f331
 800f2d0:	0800f56f 	.word	0x0800f56f
 800f2d4:	0800f56f 	.word	0x0800f56f
 800f2d8:	0800f56f 	.word	0x0800f56f
 800f2dc:	0800f56f 	.word	0x0800f56f
 800f2e0:	0800f56f 	.word	0x0800f56f
 800f2e4:	0800f56f 	.word	0x0800f56f
 800f2e8:	0800f56f 	.word	0x0800f56f
 800f2ec:	0800f357 	.word	0x0800f357
 800f2f0:	0800f56f 	.word	0x0800f56f
 800f2f4:	0800f56f 	.word	0x0800f56f
 800f2f8:	0800f56f 	.word	0x0800f56f
 800f2fc:	0800f56f 	.word	0x0800f56f
 800f300:	0800f56f 	.word	0x0800f56f
 800f304:	0800f56f 	.word	0x0800f56f
 800f308:	0800f56f 	.word	0x0800f56f
 800f30c:	0800f35d 	.word	0x0800f35d
 800f310:	0800f56f 	.word	0x0800f56f
 800f314:	0800f56f 	.word	0x0800f56f
 800f318:	0800f56f 	.word	0x0800f56f
 800f31c:	0800f56f 	.word	0x0800f56f
 800f320:	0800f56f 	.word	0x0800f56f
 800f324:	0800f56f 	.word	0x0800f56f
 800f328:	0800f56f 	.word	0x0800f56f
 800f32c:	0800f363 	.word	0x0800f363
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f330:	4b94      	ldr	r3, [pc, #592]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	f003 0320 	and.w	r3, r3, #32
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d009      	beq.n	800f350 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f33c:	4b91      	ldr	r3, [pc, #580]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	08db      	lsrs	r3, r3, #3
 800f342:	f003 0303 	and.w	r3, r3, #3
 800f346:	4a90      	ldr	r2, [pc, #576]	@ (800f588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f348:	fa22 f303 	lsr.w	r3, r2, r3
 800f34c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800f34e:	e111      	b.n	800f574 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800f350:	4b8d      	ldr	r3, [pc, #564]	@ (800f588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f352:	61bb      	str	r3, [r7, #24]
      break;
 800f354:	e10e      	b.n	800f574 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800f356:	4b8d      	ldr	r3, [pc, #564]	@ (800f58c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f358:	61bb      	str	r3, [r7, #24]
      break;
 800f35a:	e10b      	b.n	800f574 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800f35c:	4b8c      	ldr	r3, [pc, #560]	@ (800f590 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800f35e:	61bb      	str	r3, [r7, #24]
      break;
 800f360:	e108      	b.n	800f574 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f362:	4b88      	ldr	r3, [pc, #544]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f366:	f003 0303 	and.w	r3, r3, #3
 800f36a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800f36c:	4b85      	ldr	r3, [pc, #532]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f36e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f370:	091b      	lsrs	r3, r3, #4
 800f372:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f376:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800f378:	4b82      	ldr	r3, [pc, #520]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f37c:	f003 0301 	and.w	r3, r3, #1
 800f380:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800f382:	4b80      	ldr	r3, [pc, #512]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f386:	08db      	lsrs	r3, r3, #3
 800f388:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f38c:	68fa      	ldr	r2, [r7, #12]
 800f38e:	fb02 f303 	mul.w	r3, r2, r3
 800f392:	ee07 3a90 	vmov	s15, r3
 800f396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f39a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800f39e:	693b      	ldr	r3, [r7, #16]
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	f000 80e1 	beq.w	800f568 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800f3a6:	697b      	ldr	r3, [r7, #20]
 800f3a8:	2b02      	cmp	r3, #2
 800f3aa:	f000 8083 	beq.w	800f4b4 <HAL_RCC_GetSysClockFreq+0x204>
 800f3ae:	697b      	ldr	r3, [r7, #20]
 800f3b0:	2b02      	cmp	r3, #2
 800f3b2:	f200 80a1 	bhi.w	800f4f8 <HAL_RCC_GetSysClockFreq+0x248>
 800f3b6:	697b      	ldr	r3, [r7, #20]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d003      	beq.n	800f3c4 <HAL_RCC_GetSysClockFreq+0x114>
 800f3bc:	697b      	ldr	r3, [r7, #20]
 800f3be:	2b01      	cmp	r3, #1
 800f3c0:	d056      	beq.n	800f470 <HAL_RCC_GetSysClockFreq+0x1c0>
 800f3c2:	e099      	b.n	800f4f8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f3c4:	4b6f      	ldr	r3, [pc, #444]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	f003 0320 	and.w	r3, r3, #32
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d02d      	beq.n	800f42c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f3d0:	4b6c      	ldr	r3, [pc, #432]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	08db      	lsrs	r3, r3, #3
 800f3d6:	f003 0303 	and.w	r3, r3, #3
 800f3da:	4a6b      	ldr	r2, [pc, #428]	@ (800f588 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800f3dc:	fa22 f303 	lsr.w	r3, r2, r3
 800f3e0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	ee07 3a90 	vmov	s15, r3
 800f3e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3ec:	693b      	ldr	r3, [r7, #16]
 800f3ee:	ee07 3a90 	vmov	s15, r3
 800f3f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3fa:	4b62      	ldr	r3, [pc, #392]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f3fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f402:	ee07 3a90 	vmov	s15, r3
 800f406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f40a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f40e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800f594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f41a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f41e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f422:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f426:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800f42a:	e087      	b.n	800f53c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f42c:	693b      	ldr	r3, [r7, #16]
 800f42e:	ee07 3a90 	vmov	s15, r3
 800f432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f436:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800f598 <HAL_RCC_GetSysClockFreq+0x2e8>
 800f43a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f43e:	4b51      	ldr	r3, [pc, #324]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f446:	ee07 3a90 	vmov	s15, r3
 800f44a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f44e:	ed97 6a02 	vldr	s12, [r7, #8]
 800f452:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800f594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f45a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f45e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f46a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f46e:	e065      	b.n	800f53c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	ee07 3a90 	vmov	s15, r3
 800f476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f47a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800f59c <HAL_RCC_GetSysClockFreq+0x2ec>
 800f47e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f482:	4b40      	ldr	r3, [pc, #256]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f48a:	ee07 3a90 	vmov	s15, r3
 800f48e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f492:	ed97 6a02 	vldr	s12, [r7, #8]
 800f496:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f49a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f49e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f4a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f4b2:	e043      	b.n	800f53c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f4b4:	693b      	ldr	r3, [r7, #16]
 800f4b6:	ee07 3a90 	vmov	s15, r3
 800f4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4be:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800f5a0 <HAL_RCC_GetSysClockFreq+0x2f0>
 800f4c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f4c6:	4b2f      	ldr	r3, [pc, #188]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f4c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4ce:	ee07 3a90 	vmov	s15, r3
 800f4d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4d6:	ed97 6a02 	vldr	s12, [r7, #8]
 800f4da:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800f594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f4de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f4ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4f2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f4f6:	e021      	b.n	800f53c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800f4f8:	693b      	ldr	r3, [r7, #16]
 800f4fa:	ee07 3a90 	vmov	s15, r3
 800f4fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f502:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f59c <HAL_RCC_GetSysClockFreq+0x2ec>
 800f506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f50a:	4b1e      	ldr	r3, [pc, #120]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f50c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f50e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f512:	ee07 3a90 	vmov	s15, r3
 800f516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f51a:	ed97 6a02 	vldr	s12, [r7, #8]
 800f51e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800f594 <HAL_RCC_GetSysClockFreq+0x2e4>
 800f522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f52a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f52e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f532:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f536:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800f53a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800f53c:	4b11      	ldr	r3, [pc, #68]	@ (800f584 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800f53e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f540:	0a5b      	lsrs	r3, r3, #9
 800f542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f546:	3301      	adds	r3, #1
 800f548:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800f54a:	683b      	ldr	r3, [r7, #0]
 800f54c:	ee07 3a90 	vmov	s15, r3
 800f550:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800f554:	edd7 6a07 	vldr	s13, [r7, #28]
 800f558:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f55c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f560:	ee17 3a90 	vmov	r3, s15
 800f564:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800f566:	e005      	b.n	800f574 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800f568:	2300      	movs	r3, #0
 800f56a:	61bb      	str	r3, [r7, #24]
      break;
 800f56c:	e002      	b.n	800f574 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800f56e:	4b07      	ldr	r3, [pc, #28]	@ (800f58c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800f570:	61bb      	str	r3, [r7, #24]
      break;
 800f572:	bf00      	nop
  }

  return sysclockfreq;
 800f574:	69bb      	ldr	r3, [r7, #24]
}
 800f576:	4618      	mov	r0, r3
 800f578:	3724      	adds	r7, #36	@ 0x24
 800f57a:	46bd      	mov	sp, r7
 800f57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f580:	4770      	bx	lr
 800f582:	bf00      	nop
 800f584:	58024400 	.word	0x58024400
 800f588:	03d09000 	.word	0x03d09000
 800f58c:	003d0900 	.word	0x003d0900
 800f590:	017d7840 	.word	0x017d7840
 800f594:	46000000 	.word	0x46000000
 800f598:	4c742400 	.word	0x4c742400
 800f59c:	4a742400 	.word	0x4a742400
 800f5a0:	4bbebc20 	.word	0x4bbebc20

0800f5a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	b082      	sub	sp, #8
 800f5a8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800f5aa:	f7ff fe81 	bl	800f2b0 <HAL_RCC_GetSysClockFreq>
 800f5ae:	4602      	mov	r2, r0
 800f5b0:	4b10      	ldr	r3, [pc, #64]	@ (800f5f4 <HAL_RCC_GetHCLKFreq+0x50>)
 800f5b2:	699b      	ldr	r3, [r3, #24]
 800f5b4:	0a1b      	lsrs	r3, r3, #8
 800f5b6:	f003 030f 	and.w	r3, r3, #15
 800f5ba:	490f      	ldr	r1, [pc, #60]	@ (800f5f8 <HAL_RCC_GetHCLKFreq+0x54>)
 800f5bc:	5ccb      	ldrb	r3, [r1, r3]
 800f5be:	f003 031f 	and.w	r3, r3, #31
 800f5c2:	fa22 f303 	lsr.w	r3, r2, r3
 800f5c6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800f5c8:	4b0a      	ldr	r3, [pc, #40]	@ (800f5f4 <HAL_RCC_GetHCLKFreq+0x50>)
 800f5ca:	699b      	ldr	r3, [r3, #24]
 800f5cc:	f003 030f 	and.w	r3, r3, #15
 800f5d0:	4a09      	ldr	r2, [pc, #36]	@ (800f5f8 <HAL_RCC_GetHCLKFreq+0x54>)
 800f5d2:	5cd3      	ldrb	r3, [r2, r3]
 800f5d4:	f003 031f 	and.w	r3, r3, #31
 800f5d8:	687a      	ldr	r2, [r7, #4]
 800f5da:	fa22 f303 	lsr.w	r3, r2, r3
 800f5de:	4a07      	ldr	r2, [pc, #28]	@ (800f5fc <HAL_RCC_GetHCLKFreq+0x58>)
 800f5e0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800f5e2:	4a07      	ldr	r2, [pc, #28]	@ (800f600 <HAL_RCC_GetHCLKFreq+0x5c>)
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800f5e8:	4b04      	ldr	r3, [pc, #16]	@ (800f5fc <HAL_RCC_GetHCLKFreq+0x58>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
}
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	3708      	adds	r7, #8
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	bd80      	pop	{r7, pc}
 800f5f4:	58024400 	.word	0x58024400
 800f5f8:	0801aaec 	.word	0x0801aaec
 800f5fc:	2400003c 	.word	0x2400003c
 800f600:	24000038 	.word	0x24000038

0800f604 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800f608:	f7ff ffcc 	bl	800f5a4 <HAL_RCC_GetHCLKFreq>
 800f60c:	4602      	mov	r2, r0
 800f60e:	4b06      	ldr	r3, [pc, #24]	@ (800f628 <HAL_RCC_GetPCLK1Freq+0x24>)
 800f610:	69db      	ldr	r3, [r3, #28]
 800f612:	091b      	lsrs	r3, r3, #4
 800f614:	f003 0307 	and.w	r3, r3, #7
 800f618:	4904      	ldr	r1, [pc, #16]	@ (800f62c <HAL_RCC_GetPCLK1Freq+0x28>)
 800f61a:	5ccb      	ldrb	r3, [r1, r3]
 800f61c:	f003 031f 	and.w	r3, r3, #31
 800f620:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800f624:	4618      	mov	r0, r3
 800f626:	bd80      	pop	{r7, pc}
 800f628:	58024400 	.word	0x58024400
 800f62c:	0801aaec 	.word	0x0801aaec

0800f630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800f634:	f7ff ffb6 	bl	800f5a4 <HAL_RCC_GetHCLKFreq>
 800f638:	4602      	mov	r2, r0
 800f63a:	4b06      	ldr	r3, [pc, #24]	@ (800f654 <HAL_RCC_GetPCLK2Freq+0x24>)
 800f63c:	69db      	ldr	r3, [r3, #28]
 800f63e:	0a1b      	lsrs	r3, r3, #8
 800f640:	f003 0307 	and.w	r3, r3, #7
 800f644:	4904      	ldr	r1, [pc, #16]	@ (800f658 <HAL_RCC_GetPCLK2Freq+0x28>)
 800f646:	5ccb      	ldrb	r3, [r1, r3]
 800f648:	f003 031f 	and.w	r3, r3, #31
 800f64c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800f650:	4618      	mov	r0, r3
 800f652:	bd80      	pop	{r7, pc}
 800f654:	58024400 	.word	0x58024400
 800f658:	0801aaec 	.word	0x0801aaec

0800f65c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800f65c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f660:	b0ca      	sub	sp, #296	@ 0x128
 800f662:	af00      	add	r7, sp, #0
 800f664:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800f668:	2300      	movs	r3, #0
 800f66a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800f66e:	2300      	movs	r3, #0
 800f670:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800f674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f67c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800f680:	2500      	movs	r5, #0
 800f682:	ea54 0305 	orrs.w	r3, r4, r5
 800f686:	d049      	beq.n	800f71c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800f688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f68c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f68e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f692:	d02f      	beq.n	800f6f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800f694:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f698:	d828      	bhi.n	800f6ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f69a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f69e:	d01a      	beq.n	800f6d6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800f6a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f6a4:	d822      	bhi.n	800f6ec <HAL_RCCEx_PeriphCLKConfig+0x90>
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d003      	beq.n	800f6b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800f6aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f6ae:	d007      	beq.n	800f6c0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800f6b0:	e01c      	b.n	800f6ec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f6b2:	4bb8      	ldr	r3, [pc, #736]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f6b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f6b6:	4ab7      	ldr	r2, [pc, #732]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f6b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f6bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f6be:	e01a      	b.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f6c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6c4:	3308      	adds	r3, #8
 800f6c6:	2102      	movs	r1, #2
 800f6c8:	4618      	mov	r0, r3
 800f6ca:	f001 fc8f 	bl	8010fec <RCCEx_PLL2_Config>
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f6d4:	e00f      	b.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f6d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6da:	3328      	adds	r3, #40	@ 0x28
 800f6dc:	2102      	movs	r1, #2
 800f6de:	4618      	mov	r0, r3
 800f6e0:	f001 fd36 	bl	8011150 <RCCEx_PLL3_Config>
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800f6ea:	e004      	b.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f6ec:	2301      	movs	r3, #1
 800f6ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f6f2:	e000      	b.n	800f6f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800f6f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f6f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d10a      	bne.n	800f714 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800f6fe:	4ba5      	ldr	r3, [pc, #660]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f702:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f70a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f70c:	4aa1      	ldr	r2, [pc, #644]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f70e:	430b      	orrs	r3, r1
 800f710:	6513      	str	r3, [r2, #80]	@ 0x50
 800f712:	e003      	b.n	800f71c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f718:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800f71c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f724:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800f728:	f04f 0900 	mov.w	r9, #0
 800f72c:	ea58 0309 	orrs.w	r3, r8, r9
 800f730:	d047      	beq.n	800f7c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800f732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f738:	2b04      	cmp	r3, #4
 800f73a:	d82a      	bhi.n	800f792 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800f73c:	a201      	add	r2, pc, #4	@ (adr r2, 800f744 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800f73e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f742:	bf00      	nop
 800f744:	0800f759 	.word	0x0800f759
 800f748:	0800f767 	.word	0x0800f767
 800f74c:	0800f77d 	.word	0x0800f77d
 800f750:	0800f79b 	.word	0x0800f79b
 800f754:	0800f79b 	.word	0x0800f79b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f758:	4b8e      	ldr	r3, [pc, #568]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f75c:	4a8d      	ldr	r2, [pc, #564]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f75e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f762:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f764:	e01a      	b.n	800f79c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f76a:	3308      	adds	r3, #8
 800f76c:	2100      	movs	r1, #0
 800f76e:	4618      	mov	r0, r3
 800f770:	f001 fc3c 	bl	8010fec <RCCEx_PLL2_Config>
 800f774:	4603      	mov	r3, r0
 800f776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f77a:	e00f      	b.n	800f79c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f77c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f780:	3328      	adds	r3, #40	@ 0x28
 800f782:	2100      	movs	r1, #0
 800f784:	4618      	mov	r0, r3
 800f786:	f001 fce3 	bl	8011150 <RCCEx_PLL3_Config>
 800f78a:	4603      	mov	r3, r0
 800f78c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f790:	e004      	b.n	800f79c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f792:	2301      	movs	r3, #1
 800f794:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f798:	e000      	b.n	800f79c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800f79a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f79c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d10a      	bne.n	800f7ba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800f7a4:	4b7b      	ldr	r3, [pc, #492]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f7a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7a8:	f023 0107 	bic.w	r1, r3, #7
 800f7ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f7b2:	4a78      	ldr	r2, [pc, #480]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f7b4:	430b      	orrs	r3, r1
 800f7b6:	6513      	str	r3, [r2, #80]	@ 0x50
 800f7b8:	e003      	b.n	800f7c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800f7c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800f7ce:	f04f 0b00 	mov.w	fp, #0
 800f7d2:	ea5a 030b 	orrs.w	r3, sl, fp
 800f7d6:	d04c      	beq.n	800f872 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800f7d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f7de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f7e2:	d030      	beq.n	800f846 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800f7e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f7e8:	d829      	bhi.n	800f83e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f7ea:	2bc0      	cmp	r3, #192	@ 0xc0
 800f7ec:	d02d      	beq.n	800f84a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800f7ee:	2bc0      	cmp	r3, #192	@ 0xc0
 800f7f0:	d825      	bhi.n	800f83e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f7f2:	2b80      	cmp	r3, #128	@ 0x80
 800f7f4:	d018      	beq.n	800f828 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800f7f6:	2b80      	cmp	r3, #128	@ 0x80
 800f7f8:	d821      	bhi.n	800f83e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d002      	beq.n	800f804 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800f7fe:	2b40      	cmp	r3, #64	@ 0x40
 800f800:	d007      	beq.n	800f812 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800f802:	e01c      	b.n	800f83e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f804:	4b63      	ldr	r3, [pc, #396]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f808:	4a62      	ldr	r2, [pc, #392]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f80a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f80e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f810:	e01c      	b.n	800f84c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f816:	3308      	adds	r3, #8
 800f818:	2100      	movs	r1, #0
 800f81a:	4618      	mov	r0, r3
 800f81c:	f001 fbe6 	bl	8010fec <RCCEx_PLL2_Config>
 800f820:	4603      	mov	r3, r0
 800f822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f826:	e011      	b.n	800f84c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f82c:	3328      	adds	r3, #40	@ 0x28
 800f82e:	2100      	movs	r1, #0
 800f830:	4618      	mov	r0, r3
 800f832:	f001 fc8d 	bl	8011150 <RCCEx_PLL3_Config>
 800f836:	4603      	mov	r3, r0
 800f838:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800f83c:	e006      	b.n	800f84c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f83e:	2301      	movs	r3, #1
 800f840:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f844:	e002      	b.n	800f84c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f846:	bf00      	nop
 800f848:	e000      	b.n	800f84c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800f84a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f84c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f850:	2b00      	cmp	r3, #0
 800f852:	d10a      	bne.n	800f86a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800f854:	4b4f      	ldr	r3, [pc, #316]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f858:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800f85c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f862:	4a4c      	ldr	r2, [pc, #304]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f864:	430b      	orrs	r3, r1
 800f866:	6513      	str	r3, [r2, #80]	@ 0x50
 800f868:	e003      	b.n	800f872 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f86a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f86e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800f872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f87a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800f87e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800f882:	2300      	movs	r3, #0
 800f884:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800f888:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800f88c:	460b      	mov	r3, r1
 800f88e:	4313      	orrs	r3, r2
 800f890:	d053      	beq.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800f892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f896:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f89a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f89e:	d035      	beq.n	800f90c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800f8a0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f8a4:	d82e      	bhi.n	800f904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f8a6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f8aa:	d031      	beq.n	800f910 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800f8ac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f8b0:	d828      	bhi.n	800f904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f8b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f8b6:	d01a      	beq.n	800f8ee <HAL_RCCEx_PeriphCLKConfig+0x292>
 800f8b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f8bc:	d822      	bhi.n	800f904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d003      	beq.n	800f8ca <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800f8c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f8c6:	d007      	beq.n	800f8d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800f8c8:	e01c      	b.n	800f904 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f8ca:	4b32      	ldr	r3, [pc, #200]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f8cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8ce:	4a31      	ldr	r2, [pc, #196]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f8d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f8d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f8d6:	e01c      	b.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f8d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8dc:	3308      	adds	r3, #8
 800f8de:	2100      	movs	r1, #0
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	f001 fb83 	bl	8010fec <RCCEx_PLL2_Config>
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f8ec:	e011      	b.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f8ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8f2:	3328      	adds	r3, #40	@ 0x28
 800f8f4:	2100      	movs	r1, #0
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f001 fc2a 	bl	8011150 <RCCEx_PLL3_Config>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f902:	e006      	b.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f904:	2301      	movs	r3, #1
 800f906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f90a:	e002      	b.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f90c:	bf00      	nop
 800f90e:	e000      	b.n	800f912 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800f910:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f916:	2b00      	cmp	r3, #0
 800f918:	d10b      	bne.n	800f932 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800f91a:	4b1e      	ldr	r3, [pc, #120]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f91c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f91e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800f922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f926:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f92a:	4a1a      	ldr	r2, [pc, #104]	@ (800f994 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800f92c:	430b      	orrs	r3, r1
 800f92e:	6593      	str	r3, [r2, #88]	@ 0x58
 800f930:	e003      	b.n	800f93a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f936:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800f93a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f942:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800f946:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800f94a:	2300      	movs	r3, #0
 800f94c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800f950:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800f954:	460b      	mov	r3, r1
 800f956:	4313      	orrs	r3, r2
 800f958:	d056      	beq.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800f95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f95e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f962:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f966:	d038      	beq.n	800f9da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800f968:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f96c:	d831      	bhi.n	800f9d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f96e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f972:	d034      	beq.n	800f9de <HAL_RCCEx_PeriphCLKConfig+0x382>
 800f974:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f978:	d82b      	bhi.n	800f9d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f97a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f97e:	d01d      	beq.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x360>
 800f980:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f984:	d825      	bhi.n	800f9d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f986:	2b00      	cmp	r3, #0
 800f988:	d006      	beq.n	800f998 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800f98a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f98e:	d00a      	beq.n	800f9a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800f990:	e01f      	b.n	800f9d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800f992:	bf00      	nop
 800f994:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f998:	4ba2      	ldr	r3, [pc, #648]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f99c:	4aa1      	ldr	r2, [pc, #644]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f99e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f9a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f9a4:	e01c      	b.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f9a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9aa:	3308      	adds	r3, #8
 800f9ac:	2100      	movs	r1, #0
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f001 fb1c 	bl	8010fec <RCCEx_PLL2_Config>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800f9ba:	e011      	b.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9c0:	3328      	adds	r3, #40	@ 0x28
 800f9c2:	2100      	movs	r1, #0
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f001 fbc3 	bl	8011150 <RCCEx_PLL3_Config>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800f9d0:	e006      	b.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f9d8:	e002      	b.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f9da:	bf00      	nop
 800f9dc:	e000      	b.n	800f9e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800f9de:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f9e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d10b      	bne.n	800fa00 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800f9e8:	4b8e      	ldr	r3, [pc, #568]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f9ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f9ec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800f9f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800f9f8:	4a8a      	ldr	r2, [pc, #552]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800f9fa:	430b      	orrs	r3, r1
 800f9fc:	6593      	str	r3, [r2, #88]	@ 0x58
 800f9fe:	e003      	b.n	800fa08 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800fa08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa10:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800fa14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800fa18:	2300      	movs	r3, #0
 800fa1a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800fa1e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800fa22:	460b      	mov	r3, r1
 800fa24:	4313      	orrs	r3, r2
 800fa26:	d03a      	beq.n	800fa9e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800fa28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa2e:	2b30      	cmp	r3, #48	@ 0x30
 800fa30:	d01f      	beq.n	800fa72 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800fa32:	2b30      	cmp	r3, #48	@ 0x30
 800fa34:	d819      	bhi.n	800fa6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800fa36:	2b20      	cmp	r3, #32
 800fa38:	d00c      	beq.n	800fa54 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800fa3a:	2b20      	cmp	r3, #32
 800fa3c:	d815      	bhi.n	800fa6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d019      	beq.n	800fa76 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800fa42:	2b10      	cmp	r3, #16
 800fa44:	d111      	bne.n	800fa6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fa46:	4b77      	ldr	r3, [pc, #476]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fa4a:	4a76      	ldr	r2, [pc, #472]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fa50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800fa52:	e011      	b.n	800fa78 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fa54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa58:	3308      	adds	r3, #8
 800fa5a:	2102      	movs	r1, #2
 800fa5c:	4618      	mov	r0, r3
 800fa5e:	f001 fac5 	bl	8010fec <RCCEx_PLL2_Config>
 800fa62:	4603      	mov	r3, r0
 800fa64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800fa68:	e006      	b.n	800fa78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fa70:	e002      	b.n	800fa78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800fa72:	bf00      	nop
 800fa74:	e000      	b.n	800fa78 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800fa76:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fa78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d10a      	bne.n	800fa96 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800fa80:	4b68      	ldr	r3, [pc, #416]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa84:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800fa88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa8e:	4a65      	ldr	r2, [pc, #404]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fa90:	430b      	orrs	r3, r1
 800fa92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fa94:	e003      	b.n	800fa9e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa9a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800fa9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800faaa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800faae:	2300      	movs	r3, #0
 800fab0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800fab4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800fab8:	460b      	mov	r3, r1
 800faba:	4313      	orrs	r3, r2
 800fabc:	d051      	beq.n	800fb62 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800fabe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fac4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800fac8:	d035      	beq.n	800fb36 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800faca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800face:	d82e      	bhi.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800fad0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fad4:	d031      	beq.n	800fb3a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800fad6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800fada:	d828      	bhi.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800fadc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fae0:	d01a      	beq.n	800fb18 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800fae2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fae6:	d822      	bhi.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800fae8:	2b00      	cmp	r3, #0
 800faea:	d003      	beq.n	800faf4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800faec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800faf0:	d007      	beq.n	800fb02 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800faf2:	e01c      	b.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800faf4:	4b4b      	ldr	r3, [pc, #300]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800faf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faf8:	4a4a      	ldr	r2, [pc, #296]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fafa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fafe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb00:	e01c      	b.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fb02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb06:	3308      	adds	r3, #8
 800fb08:	2100      	movs	r1, #0
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	f001 fa6e 	bl	8010fec <RCCEx_PLL2_Config>
 800fb10:	4603      	mov	r3, r0
 800fb12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb16:	e011      	b.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800fb18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb1c:	3328      	adds	r3, #40	@ 0x28
 800fb1e:	2100      	movs	r1, #0
 800fb20:	4618      	mov	r0, r3
 800fb22:	f001 fb15 	bl	8011150 <RCCEx_PLL3_Config>
 800fb26:	4603      	mov	r3, r0
 800fb28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800fb2c:	e006      	b.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fb2e:	2301      	movs	r3, #1
 800fb30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fb34:	e002      	b.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800fb36:	bf00      	nop
 800fb38:	e000      	b.n	800fb3c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800fb3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fb3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d10a      	bne.n	800fb5a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800fb44:	4b37      	ldr	r3, [pc, #220]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fb46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fb48:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800fb4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800fb52:	4a34      	ldr	r2, [pc, #208]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fb54:	430b      	orrs	r3, r1
 800fb56:	6513      	str	r3, [r2, #80]	@ 0x50
 800fb58:	e003      	b.n	800fb62 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800fb62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb6a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800fb6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800fb72:	2300      	movs	r3, #0
 800fb74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800fb78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800fb7c:	460b      	mov	r3, r1
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	d056      	beq.n	800fc30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800fb82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fb88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fb8c:	d033      	beq.n	800fbf6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800fb8e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800fb92:	d82c      	bhi.n	800fbee <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fb94:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fb98:	d02f      	beq.n	800fbfa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800fb9a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800fb9e:	d826      	bhi.n	800fbee <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fba0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fba4:	d02b      	beq.n	800fbfe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800fba6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800fbaa:	d820      	bhi.n	800fbee <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fbac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbb0:	d012      	beq.n	800fbd8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800fbb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbb6:	d81a      	bhi.n	800fbee <HAL_RCCEx_PeriphCLKConfig+0x592>
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d022      	beq.n	800fc02 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800fbbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fbc0:	d115      	bne.n	800fbee <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fbc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbc6:	3308      	adds	r3, #8
 800fbc8:	2101      	movs	r1, #1
 800fbca:	4618      	mov	r0, r3
 800fbcc:	f001 fa0e 	bl	8010fec <RCCEx_PLL2_Config>
 800fbd0:	4603      	mov	r3, r0
 800fbd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fbd6:	e015      	b.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fbd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fbdc:	3328      	adds	r3, #40	@ 0x28
 800fbde:	2101      	movs	r1, #1
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	f001 fab5 	bl	8011150 <RCCEx_PLL3_Config>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800fbec:	e00a      	b.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fbee:	2301      	movs	r3, #1
 800fbf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fbf4:	e006      	b.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fbf6:	bf00      	nop
 800fbf8:	e004      	b.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fbfa:	bf00      	nop
 800fbfc:	e002      	b.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fbfe:	bf00      	nop
 800fc00:	e000      	b.n	800fc04 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800fc02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fc04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d10d      	bne.n	800fc28 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800fc0c:	4b05      	ldr	r3, [pc, #20]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fc0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fc10:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800fc14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fc1a:	4a02      	ldr	r2, [pc, #8]	@ (800fc24 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800fc1c:	430b      	orrs	r3, r1
 800fc1e:	6513      	str	r3, [r2, #80]	@ 0x50
 800fc20:	e006      	b.n	800fc30 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800fc22:	bf00      	nop
 800fc24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fc28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fc2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800fc30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc38:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800fc3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800fc40:	2300      	movs	r3, #0
 800fc42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800fc46:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800fc4a:	460b      	mov	r3, r1
 800fc4c:	4313      	orrs	r3, r2
 800fc4e:	d055      	beq.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800fc50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fc58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc5c:	d033      	beq.n	800fcc6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800fc5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc62:	d82c      	bhi.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fc64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc68:	d02f      	beq.n	800fcca <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800fc6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc6e:	d826      	bhi.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fc70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc74:	d02b      	beq.n	800fcce <HAL_RCCEx_PeriphCLKConfig+0x672>
 800fc76:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc7a:	d820      	bhi.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fc7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc80:	d012      	beq.n	800fca8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800fc82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc86:	d81a      	bhi.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x662>
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d022      	beq.n	800fcd2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800fc8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc90:	d115      	bne.n	800fcbe <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fc92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fc96:	3308      	adds	r3, #8
 800fc98:	2101      	movs	r1, #1
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f001 f9a6 	bl	8010fec <RCCEx_PLL2_Config>
 800fca0:	4603      	mov	r3, r0
 800fca2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fca6:	e015      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fcac:	3328      	adds	r3, #40	@ 0x28
 800fcae:	2101      	movs	r1, #1
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f001 fa4d 	bl	8011150 <RCCEx_PLL3_Config>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800fcbc:	e00a      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800fcbe:	2301      	movs	r3, #1
 800fcc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fcc4:	e006      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcc6:	bf00      	nop
 800fcc8:	e004      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcca:	bf00      	nop
 800fccc:	e002      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcce:	bf00      	nop
 800fcd0:	e000      	b.n	800fcd4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800fcd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fcd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d10b      	bne.n	800fcf4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800fcdc:	4ba3      	ldr	r3, [pc, #652]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fce0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800fce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fce8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800fcec:	4a9f      	ldr	r2, [pc, #636]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fcee:	430b      	orrs	r3, r1
 800fcf0:	6593      	str	r3, [r2, #88]	@ 0x58
 800fcf2:	e003      	b.n	800fcfc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fcf4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fcf8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800fcfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd04:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800fd08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800fd12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800fd16:	460b      	mov	r3, r1
 800fd18:	4313      	orrs	r3, r2
 800fd1a:	d037      	beq.n	800fd8c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800fd1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd26:	d00e      	beq.n	800fd46 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800fd28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd2c:	d816      	bhi.n	800fd5c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d018      	beq.n	800fd64 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800fd32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd36:	d111      	bne.n	800fd5c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fd38:	4b8c      	ldr	r3, [pc, #560]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd3c:	4a8b      	ldr	r2, [pc, #556]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fd42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fd44:	e00f      	b.n	800fd66 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fd46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd4a:	3308      	adds	r3, #8
 800fd4c:	2101      	movs	r1, #1
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f001 f94c 	bl	8010fec <RCCEx_PLL2_Config>
 800fd54:	4603      	mov	r3, r0
 800fd56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800fd5a:	e004      	b.n	800fd66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fd62:	e000      	b.n	800fd66 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800fd64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fd66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d10a      	bne.n	800fd84 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800fd6e:	4b7f      	ldr	r3, [pc, #508]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd72:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800fd76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd7c:	4a7b      	ldr	r2, [pc, #492]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fd7e:	430b      	orrs	r3, r1
 800fd80:	6513      	str	r3, [r2, #80]	@ 0x50
 800fd82:	e003      	b.n	800fd8c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fd84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fd88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800fd8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd94:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800fd98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fd9c:	2300      	movs	r3, #0
 800fd9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fda2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800fda6:	460b      	mov	r3, r1
 800fda8:	4313      	orrs	r3, r2
 800fdaa:	d039      	beq.n	800fe20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800fdac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fdb2:	2b03      	cmp	r3, #3
 800fdb4:	d81c      	bhi.n	800fdf0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800fdb6:	a201      	add	r2, pc, #4	@ (adr r2, 800fdbc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800fdb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdbc:	0800fdf9 	.word	0x0800fdf9
 800fdc0:	0800fdcd 	.word	0x0800fdcd
 800fdc4:	0800fddb 	.word	0x0800fddb
 800fdc8:	0800fdf9 	.word	0x0800fdf9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800fdcc:	4b67      	ldr	r3, [pc, #412]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fdce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdd0:	4a66      	ldr	r2, [pc, #408]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fdd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800fdd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fdd8:	e00f      	b.n	800fdfa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fdda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fdde:	3308      	adds	r3, #8
 800fde0:	2102      	movs	r1, #2
 800fde2:	4618      	mov	r0, r3
 800fde4:	f001 f902 	bl	8010fec <RCCEx_PLL2_Config>
 800fde8:	4603      	mov	r3, r0
 800fdea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800fdee:	e004      	b.n	800fdfa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800fdf0:	2301      	movs	r3, #1
 800fdf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fdf6:	e000      	b.n	800fdfa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800fdf8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800fdfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d10a      	bne.n	800fe18 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800fe02:	4b5a      	ldr	r3, [pc, #360]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fe04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fe06:	f023 0103 	bic.w	r1, r3, #3
 800fe0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fe10:	4a56      	ldr	r2, [pc, #344]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fe12:	430b      	orrs	r3, r1
 800fe14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800fe16:	e003      	b.n	800fe20 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fe18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800fe20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe28:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800fe2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fe30:	2300      	movs	r3, #0
 800fe32:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800fe36:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800fe3a:	460b      	mov	r3, r1
 800fe3c:	4313      	orrs	r3, r2
 800fe3e:	f000 809f 	beq.w	800ff80 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800fe42:	4b4b      	ldr	r3, [pc, #300]	@ (800ff70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	4a4a      	ldr	r2, [pc, #296]	@ (800ff70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fe48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fe4c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800fe4e:	f7f7 fbc7 	bl	80075e0 <HAL_GetTick>
 800fe52:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fe56:	e00b      	b.n	800fe70 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800fe58:	f7f7 fbc2 	bl	80075e0 <HAL_GetTick>
 800fe5c:	4602      	mov	r2, r0
 800fe5e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800fe62:	1ad3      	subs	r3, r2, r3
 800fe64:	2b64      	cmp	r3, #100	@ 0x64
 800fe66:	d903      	bls.n	800fe70 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800fe68:	2303      	movs	r3, #3
 800fe6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800fe6e:	e005      	b.n	800fe7c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800fe70:	4b3f      	ldr	r3, [pc, #252]	@ (800ff70 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d0ed      	beq.n	800fe58 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800fe7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d179      	bne.n	800ff78 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800fe84:	4b39      	ldr	r3, [pc, #228]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fe86:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800fe88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fe8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fe90:	4053      	eors	r3, r2
 800fe92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d015      	beq.n	800fec6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800fe9a:	4b34      	ldr	r3, [pc, #208]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fe9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fea2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800fea6:	4b31      	ldr	r3, [pc, #196]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800feaa:	4a30      	ldr	r2, [pc, #192]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800feac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800feb0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800feb2:	4b2e      	ldr	r3, [pc, #184]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800feb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800feb6:	4a2d      	ldr	r2, [pc, #180]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800feb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800febc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800febe:	4a2b      	ldr	r2, [pc, #172]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fec0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800fec4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800fec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800feca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800fece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fed2:	d118      	bne.n	800ff06 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800fed4:	f7f7 fb84 	bl	80075e0 <HAL_GetTick>
 800fed8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fedc:	e00d      	b.n	800fefa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800fede:	f7f7 fb7f 	bl	80075e0 <HAL_GetTick>
 800fee2:	4602      	mov	r2, r0
 800fee4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800fee8:	1ad2      	subs	r2, r2, r3
 800feea:	f241 3388 	movw	r3, #5000	@ 0x1388
 800feee:	429a      	cmp	r2, r3
 800fef0:	d903      	bls.n	800fefa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800fef2:	2303      	movs	r3, #3
 800fef4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800fef8:	e005      	b.n	800ff06 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800fefa:	4b1c      	ldr	r3, [pc, #112]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800fefc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fefe:	f003 0302 	and.w	r3, r3, #2
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d0eb      	beq.n	800fede <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800ff06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d129      	bne.n	800ff62 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ff0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff12:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ff16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ff1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ff1e:	d10e      	bne.n	800ff3e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800ff20:	4b12      	ldr	r3, [pc, #72]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff22:	691b      	ldr	r3, [r3, #16]
 800ff24:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ff28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff2c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ff30:	091a      	lsrs	r2, r3, #4
 800ff32:	4b10      	ldr	r3, [pc, #64]	@ (800ff74 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800ff34:	4013      	ands	r3, r2
 800ff36:	4a0d      	ldr	r2, [pc, #52]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff38:	430b      	orrs	r3, r1
 800ff3a:	6113      	str	r3, [r2, #16]
 800ff3c:	e005      	b.n	800ff4a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800ff3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff40:	691b      	ldr	r3, [r3, #16]
 800ff42:	4a0a      	ldr	r2, [pc, #40]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff44:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ff48:	6113      	str	r3, [r2, #16]
 800ff4a:	4b08      	ldr	r3, [pc, #32]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff4c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ff4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff52:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ff56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ff5a:	4a04      	ldr	r2, [pc, #16]	@ (800ff6c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ff5c:	430b      	orrs	r3, r1
 800ff5e:	6713      	str	r3, [r2, #112]	@ 0x70
 800ff60:	e00e      	b.n	800ff80 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ff62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800ff6a:	e009      	b.n	800ff80 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800ff6c:	58024400 	.word	0x58024400
 800ff70:	58024800 	.word	0x58024800
 800ff74:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ff78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ff7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ff80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ff84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff88:	f002 0301 	and.w	r3, r2, #1
 800ff8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ff90:	2300      	movs	r3, #0
 800ff92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ff96:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ff9a:	460b      	mov	r3, r1
 800ff9c:	4313      	orrs	r3, r2
 800ff9e:	f000 8089 	beq.w	80100b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ffa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ffa6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ffa8:	2b28      	cmp	r3, #40	@ 0x28
 800ffaa:	d86b      	bhi.n	8010084 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800ffac:	a201      	add	r2, pc, #4	@ (adr r2, 800ffb4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ffae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffb2:	bf00      	nop
 800ffb4:	0801008d 	.word	0x0801008d
 800ffb8:	08010085 	.word	0x08010085
 800ffbc:	08010085 	.word	0x08010085
 800ffc0:	08010085 	.word	0x08010085
 800ffc4:	08010085 	.word	0x08010085
 800ffc8:	08010085 	.word	0x08010085
 800ffcc:	08010085 	.word	0x08010085
 800ffd0:	08010085 	.word	0x08010085
 800ffd4:	08010059 	.word	0x08010059
 800ffd8:	08010085 	.word	0x08010085
 800ffdc:	08010085 	.word	0x08010085
 800ffe0:	08010085 	.word	0x08010085
 800ffe4:	08010085 	.word	0x08010085
 800ffe8:	08010085 	.word	0x08010085
 800ffec:	08010085 	.word	0x08010085
 800fff0:	08010085 	.word	0x08010085
 800fff4:	0801006f 	.word	0x0801006f
 800fff8:	08010085 	.word	0x08010085
 800fffc:	08010085 	.word	0x08010085
 8010000:	08010085 	.word	0x08010085
 8010004:	08010085 	.word	0x08010085
 8010008:	08010085 	.word	0x08010085
 801000c:	08010085 	.word	0x08010085
 8010010:	08010085 	.word	0x08010085
 8010014:	0801008d 	.word	0x0801008d
 8010018:	08010085 	.word	0x08010085
 801001c:	08010085 	.word	0x08010085
 8010020:	08010085 	.word	0x08010085
 8010024:	08010085 	.word	0x08010085
 8010028:	08010085 	.word	0x08010085
 801002c:	08010085 	.word	0x08010085
 8010030:	08010085 	.word	0x08010085
 8010034:	0801008d 	.word	0x0801008d
 8010038:	08010085 	.word	0x08010085
 801003c:	08010085 	.word	0x08010085
 8010040:	08010085 	.word	0x08010085
 8010044:	08010085 	.word	0x08010085
 8010048:	08010085 	.word	0x08010085
 801004c:	08010085 	.word	0x08010085
 8010050:	08010085 	.word	0x08010085
 8010054:	0801008d 	.word	0x0801008d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8010058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801005c:	3308      	adds	r3, #8
 801005e:	2101      	movs	r1, #1
 8010060:	4618      	mov	r0, r3
 8010062:	f000 ffc3 	bl	8010fec <RCCEx_PLL2_Config>
 8010066:	4603      	mov	r3, r0
 8010068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 801006c:	e00f      	b.n	801008e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 801006e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010072:	3328      	adds	r3, #40	@ 0x28
 8010074:	2101      	movs	r1, #1
 8010076:	4618      	mov	r0, r3
 8010078:	f001 f86a 	bl	8011150 <RCCEx_PLL3_Config>
 801007c:	4603      	mov	r3, r0
 801007e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8010082:	e004      	b.n	801008e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010084:	2301      	movs	r3, #1
 8010086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801008a:	e000      	b.n	801008e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 801008c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801008e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010092:	2b00      	cmp	r3, #0
 8010094:	d10a      	bne.n	80100ac <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8010096:	4bbf      	ldr	r3, [pc, #764]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8010098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801009a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 801009e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80100a4:	4abb      	ldr	r2, [pc, #748]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80100a6:	430b      	orrs	r3, r1
 80100a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80100aa:	e003      	b.n	80100b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80100ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80100b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80100b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100bc:	f002 0302 	and.w	r3, r2, #2
 80100c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80100c4:	2300      	movs	r3, #0
 80100c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80100ca:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80100ce:	460b      	mov	r3, r1
 80100d0:	4313      	orrs	r3, r2
 80100d2:	d041      	beq.n	8010158 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80100d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80100d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100da:	2b05      	cmp	r3, #5
 80100dc:	d824      	bhi.n	8010128 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80100de:	a201      	add	r2, pc, #4	@ (adr r2, 80100e4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80100e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100e4:	08010131 	.word	0x08010131
 80100e8:	080100fd 	.word	0x080100fd
 80100ec:	08010113 	.word	0x08010113
 80100f0:	08010131 	.word	0x08010131
 80100f4:	08010131 	.word	0x08010131
 80100f8:	08010131 	.word	0x08010131
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80100fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010100:	3308      	adds	r3, #8
 8010102:	2101      	movs	r1, #1
 8010104:	4618      	mov	r0, r3
 8010106:	f000 ff71 	bl	8010fec <RCCEx_PLL2_Config>
 801010a:	4603      	mov	r3, r0
 801010c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8010110:	e00f      	b.n	8010132 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010116:	3328      	adds	r3, #40	@ 0x28
 8010118:	2101      	movs	r1, #1
 801011a:	4618      	mov	r0, r3
 801011c:	f001 f818 	bl	8011150 <RCCEx_PLL3_Config>
 8010120:	4603      	mov	r3, r0
 8010122:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8010126:	e004      	b.n	8010132 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010128:	2301      	movs	r3, #1
 801012a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801012e:	e000      	b.n	8010132 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8010130:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010132:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010136:	2b00      	cmp	r3, #0
 8010138:	d10a      	bne.n	8010150 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 801013a:	4b96      	ldr	r3, [pc, #600]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801013c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801013e:	f023 0107 	bic.w	r1, r3, #7
 8010142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010146:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010148:	4a92      	ldr	r2, [pc, #584]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801014a:	430b      	orrs	r3, r1
 801014c:	6553      	str	r3, [r2, #84]	@ 0x54
 801014e:	e003      	b.n	8010158 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8010158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801015c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010160:	f002 0304 	and.w	r3, r2, #4
 8010164:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010168:	2300      	movs	r3, #0
 801016a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801016e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8010172:	460b      	mov	r3, r1
 8010174:	4313      	orrs	r3, r2
 8010176:	d044      	beq.n	8010202 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8010178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801017c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010180:	2b05      	cmp	r3, #5
 8010182:	d825      	bhi.n	80101d0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8010184:	a201      	add	r2, pc, #4	@ (adr r2, 801018c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8010186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801018a:	bf00      	nop
 801018c:	080101d9 	.word	0x080101d9
 8010190:	080101a5 	.word	0x080101a5
 8010194:	080101bb 	.word	0x080101bb
 8010198:	080101d9 	.word	0x080101d9
 801019c:	080101d9 	.word	0x080101d9
 80101a0:	080101d9 	.word	0x080101d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80101a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101a8:	3308      	adds	r3, #8
 80101aa:	2101      	movs	r1, #1
 80101ac:	4618      	mov	r0, r3
 80101ae:	f000 ff1d 	bl	8010fec <RCCEx_PLL2_Config>
 80101b2:	4603      	mov	r3, r0
 80101b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80101b8:	e00f      	b.n	80101da <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80101ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101be:	3328      	adds	r3, #40	@ 0x28
 80101c0:	2101      	movs	r1, #1
 80101c2:	4618      	mov	r0, r3
 80101c4:	f000 ffc4 	bl	8011150 <RCCEx_PLL3_Config>
 80101c8:	4603      	mov	r3, r0
 80101ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80101ce:	e004      	b.n	80101da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80101d0:	2301      	movs	r3, #1
 80101d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80101d6:	e000      	b.n	80101da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80101d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80101da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d10b      	bne.n	80101fa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80101e2:	4b6c      	ldr	r3, [pc, #432]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80101e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101e6:	f023 0107 	bic.w	r1, r3, #7
 80101ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80101ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80101f2:	4a68      	ldr	r2, [pc, #416]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80101f4:	430b      	orrs	r3, r1
 80101f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80101f8:	e003      	b.n	8010202 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80101fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80101fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8010202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020a:	f002 0320 	and.w	r3, r2, #32
 801020e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8010212:	2300      	movs	r3, #0
 8010214:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010218:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 801021c:	460b      	mov	r3, r1
 801021e:	4313      	orrs	r3, r2
 8010220:	d055      	beq.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8010222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801022a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801022e:	d033      	beq.n	8010298 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8010230:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8010234:	d82c      	bhi.n	8010290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8010236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801023a:	d02f      	beq.n	801029c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 801023c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010240:	d826      	bhi.n	8010290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8010242:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8010246:	d02b      	beq.n	80102a0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8010248:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801024c:	d820      	bhi.n	8010290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801024e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010252:	d012      	beq.n	801027a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8010254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010258:	d81a      	bhi.n	8010290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 801025a:	2b00      	cmp	r3, #0
 801025c:	d022      	beq.n	80102a4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 801025e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010262:	d115      	bne.n	8010290 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010268:	3308      	adds	r3, #8
 801026a:	2100      	movs	r1, #0
 801026c:	4618      	mov	r0, r3
 801026e:	f000 febd 	bl	8010fec <RCCEx_PLL2_Config>
 8010272:	4603      	mov	r3, r0
 8010274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8010278:	e015      	b.n	80102a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801027a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801027e:	3328      	adds	r3, #40	@ 0x28
 8010280:	2102      	movs	r1, #2
 8010282:	4618      	mov	r0, r3
 8010284:	f000 ff64 	bl	8011150 <RCCEx_PLL3_Config>
 8010288:	4603      	mov	r3, r0
 801028a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 801028e:	e00a      	b.n	80102a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010290:	2301      	movs	r3, #1
 8010292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010296:	e006      	b.n	80102a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8010298:	bf00      	nop
 801029a:	e004      	b.n	80102a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 801029c:	bf00      	nop
 801029e:	e002      	b.n	80102a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80102a0:	bf00      	nop
 80102a2:	e000      	b.n	80102a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80102a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80102a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80102aa:	2b00      	cmp	r3, #0
 80102ac:	d10b      	bne.n	80102c6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80102ae:	4b39      	ldr	r3, [pc, #228]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80102b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80102b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80102be:	4a35      	ldr	r2, [pc, #212]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80102c0:	430b      	orrs	r3, r1
 80102c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80102c4:	e003      	b.n	80102ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80102c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80102ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80102ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80102da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80102de:	2300      	movs	r3, #0
 80102e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80102e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80102e8:	460b      	mov	r3, r1
 80102ea:	4313      	orrs	r3, r2
 80102ec:	d058      	beq.n	80103a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80102ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80102f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80102f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80102fa:	d033      	beq.n	8010364 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80102fc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8010300:	d82c      	bhi.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8010302:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010306:	d02f      	beq.n	8010368 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8010308:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801030c:	d826      	bhi.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801030e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010312:	d02b      	beq.n	801036c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8010314:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010318:	d820      	bhi.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 801031a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801031e:	d012      	beq.n	8010346 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8010320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010324:	d81a      	bhi.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8010326:	2b00      	cmp	r3, #0
 8010328:	d022      	beq.n	8010370 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 801032a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801032e:	d115      	bne.n	801035c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010334:	3308      	adds	r3, #8
 8010336:	2100      	movs	r1, #0
 8010338:	4618      	mov	r0, r3
 801033a:	f000 fe57 	bl	8010fec <RCCEx_PLL2_Config>
 801033e:	4603      	mov	r3, r0
 8010340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8010344:	e015      	b.n	8010372 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801034a:	3328      	adds	r3, #40	@ 0x28
 801034c:	2102      	movs	r1, #2
 801034e:	4618      	mov	r0, r3
 8010350:	f000 fefe 	bl	8011150 <RCCEx_PLL3_Config>
 8010354:	4603      	mov	r3, r0
 8010356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 801035a:	e00a      	b.n	8010372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801035c:	2301      	movs	r3, #1
 801035e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010362:	e006      	b.n	8010372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010364:	bf00      	nop
 8010366:	e004      	b.n	8010372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010368:	bf00      	nop
 801036a:	e002      	b.n	8010372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 801036c:	bf00      	nop
 801036e:	e000      	b.n	8010372 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8010370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010376:	2b00      	cmp	r3, #0
 8010378:	d10e      	bne.n	8010398 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801037a:	4b06      	ldr	r3, [pc, #24]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801037c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801037e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8010382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010386:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801038a:	4a02      	ldr	r2, [pc, #8]	@ (8010394 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 801038c:	430b      	orrs	r3, r1
 801038e:	6593      	str	r3, [r2, #88]	@ 0x58
 8010390:	e006      	b.n	80103a0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8010392:	bf00      	nop
 8010394:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010398:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801039c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80103a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80103ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80103b0:	2300      	movs	r3, #0
 80103b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80103b6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80103ba:	460b      	mov	r3, r1
 80103bc:	4313      	orrs	r3, r2
 80103be:	d055      	beq.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80103c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80103c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80103c8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80103cc:	d033      	beq.n	8010436 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80103ce:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80103d2:	d82c      	bhi.n	801042e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80103d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80103d8:	d02f      	beq.n	801043a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80103da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80103de:	d826      	bhi.n	801042e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80103e0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80103e4:	d02b      	beq.n	801043e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80103e6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80103ea:	d820      	bhi.n	801042e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80103ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80103f0:	d012      	beq.n	8010418 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80103f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80103f6:	d81a      	bhi.n	801042e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d022      	beq.n	8010442 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80103fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010400:	d115      	bne.n	801042e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010406:	3308      	adds	r3, #8
 8010408:	2100      	movs	r1, #0
 801040a:	4618      	mov	r0, r3
 801040c:	f000 fdee 	bl	8010fec <RCCEx_PLL2_Config>
 8010410:	4603      	mov	r3, r0
 8010412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8010416:	e015      	b.n	8010444 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801041c:	3328      	adds	r3, #40	@ 0x28
 801041e:	2102      	movs	r1, #2
 8010420:	4618      	mov	r0, r3
 8010422:	f000 fe95 	bl	8011150 <RCCEx_PLL3_Config>
 8010426:	4603      	mov	r3, r0
 8010428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 801042c:	e00a      	b.n	8010444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801042e:	2301      	movs	r3, #1
 8010430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010434:	e006      	b.n	8010444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8010436:	bf00      	nop
 8010438:	e004      	b.n	8010444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801043a:	bf00      	nop
 801043c:	e002      	b.n	8010444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 801043e:	bf00      	nop
 8010440:	e000      	b.n	8010444 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8010442:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010444:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010448:	2b00      	cmp	r3, #0
 801044a:	d10b      	bne.n	8010464 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 801044c:	4ba1      	ldr	r3, [pc, #644]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801044e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010450:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8010454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010458:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801045c:	4a9d      	ldr	r2, [pc, #628]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801045e:	430b      	orrs	r3, r1
 8010460:	6593      	str	r3, [r2, #88]	@ 0x58
 8010462:	e003      	b.n	801046c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010468:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 801046c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010474:	f002 0308 	and.w	r3, r2, #8
 8010478:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801047c:	2300      	movs	r3, #0
 801047e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010482:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8010486:	460b      	mov	r3, r1
 8010488:	4313      	orrs	r3, r2
 801048a:	d01e      	beq.n	80104ca <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 801048c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010490:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010498:	d10c      	bne.n	80104b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801049a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801049e:	3328      	adds	r3, #40	@ 0x28
 80104a0:	2102      	movs	r1, #2
 80104a2:	4618      	mov	r0, r3
 80104a4:	f000 fe54 	bl	8011150 <RCCEx_PLL3_Config>
 80104a8:	4603      	mov	r3, r0
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d002      	beq.n	80104b4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80104ae:	2301      	movs	r3, #1
 80104b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80104b4:	4b87      	ldr	r3, [pc, #540]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80104b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104b8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80104bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80104c4:	4a83      	ldr	r2, [pc, #524]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80104c6:	430b      	orrs	r3, r1
 80104c8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80104ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d2:	f002 0310 	and.w	r3, r2, #16
 80104d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80104da:	2300      	movs	r3, #0
 80104dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80104e0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80104e4:	460b      	mov	r3, r1
 80104e6:	4313      	orrs	r3, r2
 80104e8:	d01e      	beq.n	8010528 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80104ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80104f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80104f6:	d10c      	bne.n	8010512 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80104f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80104fc:	3328      	adds	r3, #40	@ 0x28
 80104fe:	2102      	movs	r1, #2
 8010500:	4618      	mov	r0, r3
 8010502:	f000 fe25 	bl	8011150 <RCCEx_PLL3_Config>
 8010506:	4603      	mov	r3, r0
 8010508:	2b00      	cmp	r3, #0
 801050a:	d002      	beq.n	8010512 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 801050c:	2301      	movs	r3, #1
 801050e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8010512:	4b70      	ldr	r3, [pc, #448]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010516:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801051a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801051e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8010522:	4a6c      	ldr	r2, [pc, #432]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010524:	430b      	orrs	r3, r1
 8010526:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8010528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801052c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010530:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8010534:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010538:	2300      	movs	r3, #0
 801053a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801053e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8010542:	460b      	mov	r3, r1
 8010544:	4313      	orrs	r3, r2
 8010546:	d03e      	beq.n	80105c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8010548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801054c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010550:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8010554:	d022      	beq.n	801059c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8010556:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801055a:	d81b      	bhi.n	8010594 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 801055c:	2b00      	cmp	r3, #0
 801055e:	d003      	beq.n	8010568 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8010560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010564:	d00b      	beq.n	801057e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8010566:	e015      	b.n	8010594 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8010568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801056c:	3308      	adds	r3, #8
 801056e:	2100      	movs	r1, #0
 8010570:	4618      	mov	r0, r3
 8010572:	f000 fd3b 	bl	8010fec <RCCEx_PLL2_Config>
 8010576:	4603      	mov	r3, r0
 8010578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 801057c:	e00f      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 801057e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010582:	3328      	adds	r3, #40	@ 0x28
 8010584:	2102      	movs	r1, #2
 8010586:	4618      	mov	r0, r3
 8010588:	f000 fde2 	bl	8011150 <RCCEx_PLL3_Config>
 801058c:	4603      	mov	r3, r0
 801058e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8010592:	e004      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010594:	2301      	movs	r3, #1
 8010596:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801059a:	e000      	b.n	801059e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 801059c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801059e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d10b      	bne.n	80105be <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80105a6:	4b4b      	ldr	r3, [pc, #300]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80105a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80105aa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80105ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80105b6:	4a47      	ldr	r2, [pc, #284]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80105b8:	430b      	orrs	r3, r1
 80105ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80105bc:	e003      	b.n	80105c6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80105be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80105c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80105c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80105d2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80105d4:	2300      	movs	r3, #0
 80105d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80105d8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80105dc:	460b      	mov	r3, r1
 80105de:	4313      	orrs	r3, r2
 80105e0:	d03b      	beq.n	801065a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80105e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80105e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80105ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80105ee:	d01f      	beq.n	8010630 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80105f0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80105f4:	d818      	bhi.n	8010628 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80105f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105fa:	d003      	beq.n	8010604 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80105fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010600:	d007      	beq.n	8010612 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8010602:	e011      	b.n	8010628 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010604:	4b33      	ldr	r3, [pc, #204]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8010606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010608:	4a32      	ldr	r2, [pc, #200]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801060a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801060e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8010610:	e00f      	b.n	8010632 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8010612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010616:	3328      	adds	r3, #40	@ 0x28
 8010618:	2101      	movs	r1, #1
 801061a:	4618      	mov	r0, r3
 801061c:	f000 fd98 	bl	8011150 <RCCEx_PLL3_Config>
 8010620:	4603      	mov	r3, r0
 8010622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8010626:	e004      	b.n	8010632 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8010628:	2301      	movs	r3, #1
 801062a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801062e:	e000      	b.n	8010632 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8010630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8010632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010636:	2b00      	cmp	r3, #0
 8010638:	d10b      	bne.n	8010652 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801063a:	4b26      	ldr	r3, [pc, #152]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801063c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801063e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8010642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801064a:	4a22      	ldr	r2, [pc, #136]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801064c:	430b      	orrs	r3, r1
 801064e:	6553      	str	r3, [r2, #84]	@ 0x54
 8010650:	e003      	b.n	801065a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010652:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010656:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801065a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801065e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010662:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8010666:	673b      	str	r3, [r7, #112]	@ 0x70
 8010668:	2300      	movs	r3, #0
 801066a:	677b      	str	r3, [r7, #116]	@ 0x74
 801066c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8010670:	460b      	mov	r3, r1
 8010672:	4313      	orrs	r3, r2
 8010674:	d034      	beq.n	80106e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8010676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801067a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801067c:	2b00      	cmp	r3, #0
 801067e:	d003      	beq.n	8010688 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8010680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010684:	d007      	beq.n	8010696 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8010686:	e011      	b.n	80106ac <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8010688:	4b12      	ldr	r3, [pc, #72]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801068a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801068c:	4a11      	ldr	r2, [pc, #68]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801068e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8010694:	e00e      	b.n	80106b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8010696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801069a:	3308      	adds	r3, #8
 801069c:	2102      	movs	r1, #2
 801069e:	4618      	mov	r0, r3
 80106a0:	f000 fca4 	bl	8010fec <RCCEx_PLL2_Config>
 80106a4:	4603      	mov	r3, r0
 80106a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80106aa:	e003      	b.n	80106b4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80106ac:	2301      	movs	r3, #1
 80106ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80106b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80106b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10d      	bne.n	80106d8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80106bc:	4b05      	ldr	r3, [pc, #20]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80106be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80106c0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80106c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80106ca:	4a02      	ldr	r2, [pc, #8]	@ (80106d4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80106cc:	430b      	orrs	r3, r1
 80106ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80106d0:	e006      	b.n	80106e0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80106d2:	bf00      	nop
 80106d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80106d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80106dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80106e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80106e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80106ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80106ee:	2300      	movs	r3, #0
 80106f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80106f2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80106f6:	460b      	mov	r3, r1
 80106f8:	4313      	orrs	r3, r2
 80106fa:	d00c      	beq.n	8010716 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80106fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010700:	3328      	adds	r3, #40	@ 0x28
 8010702:	2102      	movs	r1, #2
 8010704:	4618      	mov	r0, r3
 8010706:	f000 fd23 	bl	8011150 <RCCEx_PLL3_Config>
 801070a:	4603      	mov	r3, r0
 801070c:	2b00      	cmp	r3, #0
 801070e:	d002      	beq.n	8010716 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8010710:	2301      	movs	r3, #1
 8010712:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8010716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801071a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801071e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8010722:	663b      	str	r3, [r7, #96]	@ 0x60
 8010724:	2300      	movs	r3, #0
 8010726:	667b      	str	r3, [r7, #100]	@ 0x64
 8010728:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801072c:	460b      	mov	r3, r1
 801072e:	4313      	orrs	r3, r2
 8010730:	d038      	beq.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8010732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801073a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801073e:	d018      	beq.n	8010772 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8010740:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010744:	d811      	bhi.n	801076a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8010746:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801074a:	d014      	beq.n	8010776 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 801074c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010750:	d80b      	bhi.n	801076a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8010752:	2b00      	cmp	r3, #0
 8010754:	d011      	beq.n	801077a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8010756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801075a:	d106      	bne.n	801076a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801075c:	4bc3      	ldr	r3, [pc, #780]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801075e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010760:	4ac2      	ldr	r2, [pc, #776]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8010768:	e008      	b.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801076a:	2301      	movs	r3, #1
 801076c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8010770:	e004      	b.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8010772:	bf00      	nop
 8010774:	e002      	b.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8010776:	bf00      	nop
 8010778:	e000      	b.n	801077c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801077a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801077c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010780:	2b00      	cmp	r3, #0
 8010782:	d10b      	bne.n	801079c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8010784:	4bb9      	ldr	r3, [pc, #740]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010788:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801078c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010790:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010794:	4ab5      	ldr	r2, [pc, #724]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010796:	430b      	orrs	r3, r1
 8010798:	6553      	str	r3, [r2, #84]	@ 0x54
 801079a:	e003      	b.n	80107a4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801079c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80107a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80107a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80107b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80107b2:	2300      	movs	r3, #0
 80107b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80107b6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80107ba:	460b      	mov	r3, r1
 80107bc:	4313      	orrs	r3, r2
 80107be:	d009      	beq.n	80107d4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80107c0:	4baa      	ldr	r3, [pc, #680]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80107c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107ce:	4aa7      	ldr	r2, [pc, #668]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107d0:	430b      	orrs	r3, r1
 80107d2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80107d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107dc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80107e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80107e2:	2300      	movs	r3, #0
 80107e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80107e6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80107ea:	460b      	mov	r3, r1
 80107ec:	4313      	orrs	r3, r2
 80107ee:	d00a      	beq.n	8010806 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80107f0:	4b9e      	ldr	r3, [pc, #632]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80107f2:	691b      	ldr	r3, [r3, #16]
 80107f4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80107f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80107fc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8010800:	4a9a      	ldr	r2, [pc, #616]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010802:	430b      	orrs	r3, r1
 8010804:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8010806:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801080a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801080e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8010812:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010814:	2300      	movs	r3, #0
 8010816:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010818:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801081c:	460b      	mov	r3, r1
 801081e:	4313      	orrs	r3, r2
 8010820:	d009      	beq.n	8010836 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8010822:	4b92      	ldr	r3, [pc, #584]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010826:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 801082a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801082e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010830:	4a8e      	ldr	r2, [pc, #568]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010832:	430b      	orrs	r3, r1
 8010834:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8010836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801083a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801083e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8010842:	643b      	str	r3, [r7, #64]	@ 0x40
 8010844:	2300      	movs	r3, #0
 8010846:	647b      	str	r3, [r7, #68]	@ 0x44
 8010848:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801084c:	460b      	mov	r3, r1
 801084e:	4313      	orrs	r3, r2
 8010850:	d00e      	beq.n	8010870 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8010852:	4b86      	ldr	r3, [pc, #536]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010854:	691b      	ldr	r3, [r3, #16]
 8010856:	4a85      	ldr	r2, [pc, #532]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010858:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 801085c:	6113      	str	r3, [r2, #16]
 801085e:	4b83      	ldr	r3, [pc, #524]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8010860:	6919      	ldr	r1, [r3, #16]
 8010862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010866:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801086a:	4a80      	ldr	r2, [pc, #512]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801086c:	430b      	orrs	r3, r1
 801086e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8010870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010878:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 801087c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801087e:	2300      	movs	r3, #0
 8010880:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010882:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8010886:	460b      	mov	r3, r1
 8010888:	4313      	orrs	r3, r2
 801088a:	d009      	beq.n	80108a0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 801088c:	4b77      	ldr	r3, [pc, #476]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801088e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010890:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8010894:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801089a:	4a74      	ldr	r2, [pc, #464]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801089c:	430b      	orrs	r3, r1
 801089e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80108a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108a8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80108ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80108ae:	2300      	movs	r3, #0
 80108b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80108b2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80108b6:	460b      	mov	r3, r1
 80108b8:	4313      	orrs	r3, r2
 80108ba:	d00a      	beq.n	80108d2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80108bc:	4b6b      	ldr	r3, [pc, #428]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80108be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108c0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80108c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80108cc:	4a67      	ldr	r2, [pc, #412]	@ (8010a6c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80108ce:	430b      	orrs	r3, r1
 80108d0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80108d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108da:	2100      	movs	r1, #0
 80108dc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80108de:	f003 0301 	and.w	r3, r3, #1
 80108e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80108e4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80108e8:	460b      	mov	r3, r1
 80108ea:	4313      	orrs	r3, r2
 80108ec:	d011      	beq.n	8010912 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80108ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80108f2:	3308      	adds	r3, #8
 80108f4:	2100      	movs	r1, #0
 80108f6:	4618      	mov	r0, r3
 80108f8:	f000 fb78 	bl	8010fec <RCCEx_PLL2_Config>
 80108fc:	4603      	mov	r3, r0
 80108fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010906:	2b00      	cmp	r3, #0
 8010908:	d003      	beq.n	8010912 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801090a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801090e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8010912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801091a:	2100      	movs	r1, #0
 801091c:	6239      	str	r1, [r7, #32]
 801091e:	f003 0302 	and.w	r3, r3, #2
 8010922:	627b      	str	r3, [r7, #36]	@ 0x24
 8010924:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8010928:	460b      	mov	r3, r1
 801092a:	4313      	orrs	r3, r2
 801092c:	d011      	beq.n	8010952 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801092e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010932:	3308      	adds	r3, #8
 8010934:	2101      	movs	r1, #1
 8010936:	4618      	mov	r0, r3
 8010938:	f000 fb58 	bl	8010fec <RCCEx_PLL2_Config>
 801093c:	4603      	mov	r3, r0
 801093e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010942:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010946:	2b00      	cmp	r3, #0
 8010948:	d003      	beq.n	8010952 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801094a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801094e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8010952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010956:	e9d3 2300 	ldrd	r2, r3, [r3]
 801095a:	2100      	movs	r1, #0
 801095c:	61b9      	str	r1, [r7, #24]
 801095e:	f003 0304 	and.w	r3, r3, #4
 8010962:	61fb      	str	r3, [r7, #28]
 8010964:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8010968:	460b      	mov	r3, r1
 801096a:	4313      	orrs	r3, r2
 801096c:	d011      	beq.n	8010992 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 801096e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010972:	3308      	adds	r3, #8
 8010974:	2102      	movs	r1, #2
 8010976:	4618      	mov	r0, r3
 8010978:	f000 fb38 	bl	8010fec <RCCEx_PLL2_Config>
 801097c:	4603      	mov	r3, r0
 801097e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010986:	2b00      	cmp	r3, #0
 8010988:	d003      	beq.n	8010992 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801098a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801098e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8010992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801099a:	2100      	movs	r1, #0
 801099c:	6139      	str	r1, [r7, #16]
 801099e:	f003 0308 	and.w	r3, r3, #8
 80109a2:	617b      	str	r3, [r7, #20]
 80109a4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80109a8:	460b      	mov	r3, r1
 80109aa:	4313      	orrs	r3, r2
 80109ac:	d011      	beq.n	80109d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80109ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80109b2:	3328      	adds	r3, #40	@ 0x28
 80109b4:	2100      	movs	r1, #0
 80109b6:	4618      	mov	r0, r3
 80109b8:	f000 fbca 	bl	8011150 <RCCEx_PLL3_Config>
 80109bc:	4603      	mov	r3, r0
 80109be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80109c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d003      	beq.n	80109d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80109ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80109ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80109d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80109d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109da:	2100      	movs	r1, #0
 80109dc:	60b9      	str	r1, [r7, #8]
 80109de:	f003 0310 	and.w	r3, r3, #16
 80109e2:	60fb      	str	r3, [r7, #12]
 80109e4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80109e8:	460b      	mov	r3, r1
 80109ea:	4313      	orrs	r3, r2
 80109ec:	d011      	beq.n	8010a12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80109ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80109f2:	3328      	adds	r3, #40	@ 0x28
 80109f4:	2101      	movs	r1, #1
 80109f6:	4618      	mov	r0, r3
 80109f8:	f000 fbaa 	bl	8011150 <RCCEx_PLL3_Config>
 80109fc:	4603      	mov	r3, r0
 80109fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d003      	beq.n	8010a12 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8010a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a1a:	2100      	movs	r1, #0
 8010a1c:	6039      	str	r1, [r7, #0]
 8010a1e:	f003 0320 	and.w	r3, r3, #32
 8010a22:	607b      	str	r3, [r7, #4]
 8010a24:	e9d7 1200 	ldrd	r1, r2, [r7]
 8010a28:	460b      	mov	r3, r1
 8010a2a:	4313      	orrs	r3, r2
 8010a2c:	d011      	beq.n	8010a52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8010a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8010a32:	3328      	adds	r3, #40	@ 0x28
 8010a34:	2102      	movs	r1, #2
 8010a36:	4618      	mov	r0, r3
 8010a38:	f000 fb8a 	bl	8011150 <RCCEx_PLL3_Config>
 8010a3c:	4603      	mov	r3, r0
 8010a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8010a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d003      	beq.n	8010a52 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8010a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8010a4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8010a52:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d101      	bne.n	8010a5e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	e000      	b.n	8010a60 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8010a5e:	2301      	movs	r3, #1
}
 8010a60:	4618      	mov	r0, r3
 8010a62:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8010a66:	46bd      	mov	sp, r7
 8010a68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010a6c:	58024400 	.word	0x58024400

08010a70 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8010a74:	f7fe fd96 	bl	800f5a4 <HAL_RCC_GetHCLKFreq>
 8010a78:	4602      	mov	r2, r0
 8010a7a:	4b06      	ldr	r3, [pc, #24]	@ (8010a94 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8010a7c:	6a1b      	ldr	r3, [r3, #32]
 8010a7e:	091b      	lsrs	r3, r3, #4
 8010a80:	f003 0307 	and.w	r3, r3, #7
 8010a84:	4904      	ldr	r1, [pc, #16]	@ (8010a98 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8010a86:	5ccb      	ldrb	r3, [r1, r3]
 8010a88:	f003 031f 	and.w	r3, r3, #31
 8010a8c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8010a90:	4618      	mov	r0, r3
 8010a92:	bd80      	pop	{r7, pc}
 8010a94:	58024400 	.word	0x58024400
 8010a98:	0801aaec 	.word	0x0801aaec

08010a9c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8010a9c:	b480      	push	{r7}
 8010a9e:	b089      	sub	sp, #36	@ 0x24
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8010aa4:	4ba1      	ldr	r3, [pc, #644]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010aa8:	f003 0303 	and.w	r3, r3, #3
 8010aac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8010aae:	4b9f      	ldr	r3, [pc, #636]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ab2:	0b1b      	lsrs	r3, r3, #12
 8010ab4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010ab8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8010aba:	4b9c      	ldr	r3, [pc, #624]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010abe:	091b      	lsrs	r3, r3, #4
 8010ac0:	f003 0301 	and.w	r3, r3, #1
 8010ac4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8010ac6:	4b99      	ldr	r3, [pc, #612]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010aca:	08db      	lsrs	r3, r3, #3
 8010acc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010ad0:	693a      	ldr	r2, [r7, #16]
 8010ad2:	fb02 f303 	mul.w	r3, r2, r3
 8010ad6:	ee07 3a90 	vmov	s15, r3
 8010ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010ade:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8010ae2:	697b      	ldr	r3, [r7, #20]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	f000 8111 	beq.w	8010d0c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8010aea:	69bb      	ldr	r3, [r7, #24]
 8010aec:	2b02      	cmp	r3, #2
 8010aee:	f000 8083 	beq.w	8010bf8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8010af2:	69bb      	ldr	r3, [r7, #24]
 8010af4:	2b02      	cmp	r3, #2
 8010af6:	f200 80a1 	bhi.w	8010c3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8010afa:	69bb      	ldr	r3, [r7, #24]
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d003      	beq.n	8010b08 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8010b00:	69bb      	ldr	r3, [r7, #24]
 8010b02:	2b01      	cmp	r3, #1
 8010b04:	d056      	beq.n	8010bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8010b06:	e099      	b.n	8010c3c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010b08:	4b88      	ldr	r3, [pc, #544]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b0a:	681b      	ldr	r3, [r3, #0]
 8010b0c:	f003 0320 	and.w	r3, r3, #32
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d02d      	beq.n	8010b70 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010b14:	4b85      	ldr	r3, [pc, #532]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	08db      	lsrs	r3, r3, #3
 8010b1a:	f003 0303 	and.w	r3, r3, #3
 8010b1e:	4a84      	ldr	r2, [pc, #528]	@ (8010d30 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8010b20:	fa22 f303 	lsr.w	r3, r2, r3
 8010b24:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010b26:	68bb      	ldr	r3, [r7, #8]
 8010b28:	ee07 3a90 	vmov	s15, r3
 8010b2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010b30:	697b      	ldr	r3, [r7, #20]
 8010b32:	ee07 3a90 	vmov	s15, r3
 8010b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010b3e:	4b7b      	ldr	r3, [pc, #492]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b46:	ee07 3a90 	vmov	s15, r3
 8010b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010b4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010b52:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010b5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010b6a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010b6e:	e087      	b.n	8010c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010b70:	697b      	ldr	r3, [r7, #20]
 8010b72:	ee07 3a90 	vmov	s15, r3
 8010b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010b7a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010d38 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8010b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010b82:	4b6a      	ldr	r3, [pc, #424]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b8a:	ee07 3a90 	vmov	s15, r3
 8010b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010b92:	ed97 6a03 	vldr	s12, [r7, #12]
 8010b96:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010bae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010bb2:	e065      	b.n	8010c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010bb4:	697b      	ldr	r3, [r7, #20]
 8010bb6:	ee07 3a90 	vmov	s15, r3
 8010bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010bbe:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8010d3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010bc6:	4b59      	ldr	r3, [pc, #356]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010bce:	ee07 3a90 	vmov	s15, r3
 8010bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010bd6:	ed97 6a03 	vldr	s12, [r7, #12]
 8010bda:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010bf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010bf6:	e043      	b.n	8010c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010bf8:	697b      	ldr	r3, [r7, #20]
 8010bfa:	ee07 3a90 	vmov	s15, r3
 8010bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010c02:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010d40 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8010c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010c0a:	4b48      	ldr	r3, [pc, #288]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c12:	ee07 3a90 	vmov	s15, r3
 8010c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010c1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010c1e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010c3a:	e021      	b.n	8010c80 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8010c3c:	697b      	ldr	r3, [r7, #20]
 8010c3e:	ee07 3a90 	vmov	s15, r3
 8010c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010c46:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8010d3c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8010c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010c4e:	4b37      	ldr	r3, [pc, #220]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010c56:	ee07 3a90 	vmov	s15, r3
 8010c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010c5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010c62:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010d34 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8010c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010c7e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8010c80:	4b2a      	ldr	r3, [pc, #168]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010c84:	0a5b      	lsrs	r3, r3, #9
 8010c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010c8a:	ee07 3a90 	vmov	s15, r3
 8010c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010c92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010c96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010c9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8010c9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010ca6:	ee17 2a90 	vmov	r2, s15
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8010cae:	4b1f      	ldr	r3, [pc, #124]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010cb2:	0c1b      	lsrs	r3, r3, #16
 8010cb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010cb8:	ee07 3a90 	vmov	s15, r3
 8010cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010cc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010cc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010cc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8010ccc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010cd4:	ee17 2a90 	vmov	r2, s15
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8010cdc:	4b13      	ldr	r3, [pc, #76]	@ (8010d2c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ce0:	0e1b      	lsrs	r3, r3, #24
 8010ce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010ce6:	ee07 3a90 	vmov	s15, r3
 8010cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010cee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010cf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010cf6:	edd7 6a07 	vldr	s13, [r7, #28]
 8010cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010d02:	ee17 2a90 	vmov	r2, s15
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8010d0a:	e008      	b.n	8010d1e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	2200      	movs	r2, #0
 8010d10:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2200      	movs	r2, #0
 8010d16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	609a      	str	r2, [r3, #8]
}
 8010d1e:	bf00      	nop
 8010d20:	3724      	adds	r7, #36	@ 0x24
 8010d22:	46bd      	mov	sp, r7
 8010d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d28:	4770      	bx	lr
 8010d2a:	bf00      	nop
 8010d2c:	58024400 	.word	0x58024400
 8010d30:	03d09000 	.word	0x03d09000
 8010d34:	46000000 	.word	0x46000000
 8010d38:	4c742400 	.word	0x4c742400
 8010d3c:	4a742400 	.word	0x4a742400
 8010d40:	4bbebc20 	.word	0x4bbebc20

08010d44 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8010d44:	b480      	push	{r7}
 8010d46:	b089      	sub	sp, #36	@ 0x24
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8010d4c:	4ba1      	ldr	r3, [pc, #644]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d50:	f003 0303 	and.w	r3, r3, #3
 8010d54:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8010d56:	4b9f      	ldr	r3, [pc, #636]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d5a:	0d1b      	lsrs	r3, r3, #20
 8010d5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010d60:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8010d62:	4b9c      	ldr	r3, [pc, #624]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d66:	0a1b      	lsrs	r3, r3, #8
 8010d68:	f003 0301 	and.w	r3, r3, #1
 8010d6c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8010d6e:	4b99      	ldr	r3, [pc, #612]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010d72:	08db      	lsrs	r3, r3, #3
 8010d74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010d78:	693a      	ldr	r2, [r7, #16]
 8010d7a:	fb02 f303 	mul.w	r3, r2, r3
 8010d7e:	ee07 3a90 	vmov	s15, r3
 8010d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010d86:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	f000 8111 	beq.w	8010fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8010d92:	69bb      	ldr	r3, [r7, #24]
 8010d94:	2b02      	cmp	r3, #2
 8010d96:	f000 8083 	beq.w	8010ea0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8010d9a:	69bb      	ldr	r3, [r7, #24]
 8010d9c:	2b02      	cmp	r3, #2
 8010d9e:	f200 80a1 	bhi.w	8010ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8010da2:	69bb      	ldr	r3, [r7, #24]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d003      	beq.n	8010db0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8010da8:	69bb      	ldr	r3, [r7, #24]
 8010daa:	2b01      	cmp	r3, #1
 8010dac:	d056      	beq.n	8010e5c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8010dae:	e099      	b.n	8010ee4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010db0:	4b88      	ldr	r3, [pc, #544]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	f003 0320 	and.w	r3, r3, #32
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d02d      	beq.n	8010e18 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010dbc:	4b85      	ldr	r3, [pc, #532]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	08db      	lsrs	r3, r3, #3
 8010dc2:	f003 0303 	and.w	r3, r3, #3
 8010dc6:	4a84      	ldr	r2, [pc, #528]	@ (8010fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8010dc8:	fa22 f303 	lsr.w	r3, r2, r3
 8010dcc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010dce:	68bb      	ldr	r3, [r7, #8]
 8010dd0:	ee07 3a90 	vmov	s15, r3
 8010dd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010dd8:	697b      	ldr	r3, [r7, #20]
 8010dda:	ee07 3a90 	vmov	s15, r3
 8010dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010de6:	4b7b      	ldr	r3, [pc, #492]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010dee:	ee07 3a90 	vmov	s15, r3
 8010df2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010df6:	ed97 6a03 	vldr	s12, [r7, #12]
 8010dfa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010dfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010e02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010e06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010e12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010e16:	e087      	b.n	8010f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010e18:	697b      	ldr	r3, [r7, #20]
 8010e1a:	ee07 3a90 	vmov	s15, r3
 8010e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e22:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010fe0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8010e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010e2a:	4b6a      	ldr	r3, [pc, #424]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e32:	ee07 3a90 	vmov	s15, r3
 8010e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010e3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8010e3e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010e52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010e56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010e5a:	e065      	b.n	8010f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010e5c:	697b      	ldr	r3, [r7, #20]
 8010e5e:	ee07 3a90 	vmov	s15, r3
 8010e62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010e66:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8010fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010e6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010e6e:	4b59      	ldr	r3, [pc, #356]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e76:	ee07 3a90 	vmov	s15, r3
 8010e7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010e7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010e82:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010e86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010e8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010e8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010e92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010e9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010e9e:	e043      	b.n	8010f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010ea0:	697b      	ldr	r3, [r7, #20]
 8010ea2:	ee07 3a90 	vmov	s15, r3
 8010ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010eaa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010fe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8010eae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010eb2:	4b48      	ldr	r3, [pc, #288]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010eba:	ee07 3a90 	vmov	s15, r3
 8010ebe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010ec2:	ed97 6a03 	vldr	s12, [r7, #12]
 8010ec6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010eca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010ece:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010ed2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010ed6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010ede:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010ee2:	e021      	b.n	8010f28 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010ee4:	697b      	ldr	r3, [r7, #20]
 8010ee6:	ee07 3a90 	vmov	s15, r3
 8010eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010eee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8010fe4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010ef6:	4b37      	ldr	r3, [pc, #220]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010efa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010efe:	ee07 3a90 	vmov	s15, r3
 8010f02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010f06:	ed97 6a03 	vldr	s12, [r7, #12]
 8010f0a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010fdc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010f0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010f12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010f16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010f1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010f1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010f22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010f26:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8010f28:	4b2a      	ldr	r3, [pc, #168]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f2c:	0a5b      	lsrs	r3, r3, #9
 8010f2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f32:	ee07 3a90 	vmov	s15, r3
 8010f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010f3e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010f42:	edd7 6a07 	vldr	s13, [r7, #28]
 8010f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010f4a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010f4e:	ee17 2a90 	vmov	r2, s15
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8010f56:	4b1f      	ldr	r3, [pc, #124]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f5a:	0c1b      	lsrs	r3, r3, #16
 8010f5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f60:	ee07 3a90 	vmov	s15, r3
 8010f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010f6c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010f70:	edd7 6a07 	vldr	s13, [r7, #28]
 8010f74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010f78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010f7c:	ee17 2a90 	vmov	r2, s15
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8010f84:	4b13      	ldr	r3, [pc, #76]	@ (8010fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f88:	0e1b      	lsrs	r3, r3, #24
 8010f8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010f8e:	ee07 3a90 	vmov	s15, r3
 8010f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010f96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010f9a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010f9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010fa2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010fa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010faa:	ee17 2a90 	vmov	r2, s15
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8010fb2:	e008      	b.n	8010fc6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	609a      	str	r2, [r3, #8]
}
 8010fc6:	bf00      	nop
 8010fc8:	3724      	adds	r7, #36	@ 0x24
 8010fca:	46bd      	mov	sp, r7
 8010fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd0:	4770      	bx	lr
 8010fd2:	bf00      	nop
 8010fd4:	58024400 	.word	0x58024400
 8010fd8:	03d09000 	.word	0x03d09000
 8010fdc:	46000000 	.word	0x46000000
 8010fe0:	4c742400 	.word	0x4c742400
 8010fe4:	4a742400 	.word	0x4a742400
 8010fe8:	4bbebc20 	.word	0x4bbebc20

08010fec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8010fec:	b580      	push	{r7, lr}
 8010fee:	b084      	sub	sp, #16
 8010ff0:	af00      	add	r7, sp, #0
 8010ff2:	6078      	str	r0, [r7, #4]
 8010ff4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010ff6:	2300      	movs	r3, #0
 8010ff8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010ffa:	4b53      	ldr	r3, [pc, #332]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8010ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ffe:	f003 0303 	and.w	r3, r3, #3
 8011002:	2b03      	cmp	r3, #3
 8011004:	d101      	bne.n	801100a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8011006:	2301      	movs	r3, #1
 8011008:	e099      	b.n	801113e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 801100a:	4b4f      	ldr	r3, [pc, #316]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	4a4e      	ldr	r2, [pc, #312]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011010:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011014:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011016:	f7f6 fae3 	bl	80075e0 <HAL_GetTick>
 801101a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801101c:	e008      	b.n	8011030 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801101e:	f7f6 fadf 	bl	80075e0 <HAL_GetTick>
 8011022:	4602      	mov	r2, r0
 8011024:	68bb      	ldr	r3, [r7, #8]
 8011026:	1ad3      	subs	r3, r2, r3
 8011028:	2b02      	cmp	r3, #2
 801102a:	d901      	bls.n	8011030 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 801102c:	2303      	movs	r3, #3
 801102e:	e086      	b.n	801113e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8011030:	4b45      	ldr	r3, [pc, #276]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011038:	2b00      	cmp	r3, #0
 801103a:	d1f0      	bne.n	801101e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 801103c:	4b42      	ldr	r3, [pc, #264]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 801103e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011040:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	031b      	lsls	r3, r3, #12
 801104a:	493f      	ldr	r1, [pc, #252]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 801104c:	4313      	orrs	r3, r2
 801104e:	628b      	str	r3, [r1, #40]	@ 0x28
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	685b      	ldr	r3, [r3, #4]
 8011054:	3b01      	subs	r3, #1
 8011056:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	689b      	ldr	r3, [r3, #8]
 801105e:	3b01      	subs	r3, #1
 8011060:	025b      	lsls	r3, r3, #9
 8011062:	b29b      	uxth	r3, r3
 8011064:	431a      	orrs	r2, r3
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	68db      	ldr	r3, [r3, #12]
 801106a:	3b01      	subs	r3, #1
 801106c:	041b      	lsls	r3, r3, #16
 801106e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8011072:	431a      	orrs	r2, r3
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	691b      	ldr	r3, [r3, #16]
 8011078:	3b01      	subs	r3, #1
 801107a:	061b      	lsls	r3, r3, #24
 801107c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8011080:	4931      	ldr	r1, [pc, #196]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011082:	4313      	orrs	r3, r2
 8011084:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8011086:	4b30      	ldr	r3, [pc, #192]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801108a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	695b      	ldr	r3, [r3, #20]
 8011092:	492d      	ldr	r1, [pc, #180]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011094:	4313      	orrs	r3, r2
 8011096:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8011098:	4b2b      	ldr	r3, [pc, #172]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 801109a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801109c:	f023 0220 	bic.w	r2, r3, #32
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	699b      	ldr	r3, [r3, #24]
 80110a4:	4928      	ldr	r1, [pc, #160]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110a6:	4313      	orrs	r3, r2
 80110a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80110aa:	4b27      	ldr	r3, [pc, #156]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ae:	4a26      	ldr	r2, [pc, #152]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110b0:	f023 0310 	bic.w	r3, r3, #16
 80110b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80110b6:	4b24      	ldr	r3, [pc, #144]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80110ba:	4b24      	ldr	r3, [pc, #144]	@ (801114c <RCCEx_PLL2_Config+0x160>)
 80110bc:	4013      	ands	r3, r2
 80110be:	687a      	ldr	r2, [r7, #4]
 80110c0:	69d2      	ldr	r2, [r2, #28]
 80110c2:	00d2      	lsls	r2, r2, #3
 80110c4:	4920      	ldr	r1, [pc, #128]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110c6:	4313      	orrs	r3, r2
 80110c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80110ca:	4b1f      	ldr	r3, [pc, #124]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110ce:	4a1e      	ldr	r2, [pc, #120]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110d0:	f043 0310 	orr.w	r3, r3, #16
 80110d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80110d6:	683b      	ldr	r3, [r7, #0]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d106      	bne.n	80110ea <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80110dc:	4b1a      	ldr	r3, [pc, #104]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110e0:	4a19      	ldr	r2, [pc, #100]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80110e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80110e8:	e00f      	b.n	801110a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80110ea:	683b      	ldr	r3, [r7, #0]
 80110ec:	2b01      	cmp	r3, #1
 80110ee:	d106      	bne.n	80110fe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80110f0:	4b15      	ldr	r3, [pc, #84]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80110f4:	4a14      	ldr	r2, [pc, #80]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 80110f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80110fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80110fc:	e005      	b.n	801110a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80110fe:	4b12      	ldr	r3, [pc, #72]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011102:	4a11      	ldr	r2, [pc, #68]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011104:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011108:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 801110a:	4b0f      	ldr	r3, [pc, #60]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	4a0e      	ldr	r2, [pc, #56]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011110:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011114:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8011116:	f7f6 fa63 	bl	80075e0 <HAL_GetTick>
 801111a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801111c:	e008      	b.n	8011130 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801111e:	f7f6 fa5f 	bl	80075e0 <HAL_GetTick>
 8011122:	4602      	mov	r2, r0
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	1ad3      	subs	r3, r2, r3
 8011128:	2b02      	cmp	r3, #2
 801112a:	d901      	bls.n	8011130 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 801112c:	2303      	movs	r3, #3
 801112e:	e006      	b.n	801113e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8011130:	4b05      	ldr	r3, [pc, #20]	@ (8011148 <RCCEx_PLL2_Config+0x15c>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011138:	2b00      	cmp	r3, #0
 801113a:	d0f0      	beq.n	801111e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 801113c:	7bfb      	ldrb	r3, [r7, #15]
}
 801113e:	4618      	mov	r0, r3
 8011140:	3710      	adds	r7, #16
 8011142:	46bd      	mov	sp, r7
 8011144:	bd80      	pop	{r7, pc}
 8011146:	bf00      	nop
 8011148:	58024400 	.word	0x58024400
 801114c:	ffff0007 	.word	0xffff0007

08011150 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8011150:	b580      	push	{r7, lr}
 8011152:	b084      	sub	sp, #16
 8011154:	af00      	add	r7, sp, #0
 8011156:	6078      	str	r0, [r7, #4]
 8011158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801115a:	2300      	movs	r3, #0
 801115c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801115e:	4b53      	ldr	r3, [pc, #332]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011162:	f003 0303 	and.w	r3, r3, #3
 8011166:	2b03      	cmp	r3, #3
 8011168:	d101      	bne.n	801116e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801116a:	2301      	movs	r3, #1
 801116c:	e099      	b.n	80112a2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801116e:	4b4f      	ldr	r3, [pc, #316]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	4a4e      	ldr	r2, [pc, #312]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011178:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801117a:	f7f6 fa31 	bl	80075e0 <HAL_GetTick>
 801117e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011180:	e008      	b.n	8011194 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011182:	f7f6 fa2d 	bl	80075e0 <HAL_GetTick>
 8011186:	4602      	mov	r2, r0
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	1ad3      	subs	r3, r2, r3
 801118c:	2b02      	cmp	r3, #2
 801118e:	d901      	bls.n	8011194 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8011190:	2303      	movs	r3, #3
 8011192:	e086      	b.n	80112a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8011194:	4b45      	ldr	r3, [pc, #276]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801119c:	2b00      	cmp	r3, #0
 801119e:	d1f0      	bne.n	8011182 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80111a0:	4b42      	ldr	r3, [pc, #264]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 80111a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111a4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	051b      	lsls	r3, r3, #20
 80111ae:	493f      	ldr	r1, [pc, #252]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 80111b0:	4313      	orrs	r3, r2
 80111b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	685b      	ldr	r3, [r3, #4]
 80111b8:	3b01      	subs	r3, #1
 80111ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	689b      	ldr	r3, [r3, #8]
 80111c2:	3b01      	subs	r3, #1
 80111c4:	025b      	lsls	r3, r3, #9
 80111c6:	b29b      	uxth	r3, r3
 80111c8:	431a      	orrs	r2, r3
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	68db      	ldr	r3, [r3, #12]
 80111ce:	3b01      	subs	r3, #1
 80111d0:	041b      	lsls	r3, r3, #16
 80111d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80111d6:	431a      	orrs	r2, r3
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	691b      	ldr	r3, [r3, #16]
 80111dc:	3b01      	subs	r3, #1
 80111de:	061b      	lsls	r3, r3, #24
 80111e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80111e4:	4931      	ldr	r1, [pc, #196]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 80111e6:	4313      	orrs	r3, r2
 80111e8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80111ea:	4b30      	ldr	r3, [pc, #192]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 80111ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	695b      	ldr	r3, [r3, #20]
 80111f6:	492d      	ldr	r1, [pc, #180]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 80111f8:	4313      	orrs	r3, r2
 80111fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80111fc:	4b2b      	ldr	r3, [pc, #172]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 80111fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011200:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	699b      	ldr	r3, [r3, #24]
 8011208:	4928      	ldr	r1, [pc, #160]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 801120a:	4313      	orrs	r3, r2
 801120c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801120e:	4b27      	ldr	r3, [pc, #156]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011212:	4a26      	ldr	r2, [pc, #152]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011218:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 801121a:	4b24      	ldr	r3, [pc, #144]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 801121c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801121e:	4b24      	ldr	r3, [pc, #144]	@ (80112b0 <RCCEx_PLL3_Config+0x160>)
 8011220:	4013      	ands	r3, r2
 8011222:	687a      	ldr	r2, [r7, #4]
 8011224:	69d2      	ldr	r2, [r2, #28]
 8011226:	00d2      	lsls	r2, r2, #3
 8011228:	4920      	ldr	r1, [pc, #128]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 801122a:	4313      	orrs	r3, r2
 801122c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801122e:	4b1f      	ldr	r3, [pc, #124]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011232:	4a1e      	ldr	r2, [pc, #120]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011238:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801123a:	683b      	ldr	r3, [r7, #0]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d106      	bne.n	801124e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8011240:	4b1a      	ldr	r3, [pc, #104]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011244:	4a19      	ldr	r2, [pc, #100]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011246:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801124a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801124c:	e00f      	b.n	801126e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	2b01      	cmp	r3, #1
 8011252:	d106      	bne.n	8011262 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8011254:	4b15      	ldr	r3, [pc, #84]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011258:	4a14      	ldr	r2, [pc, #80]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 801125a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801125e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8011260:	e005      	b.n	801126e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8011262:	4b12      	ldr	r3, [pc, #72]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011266:	4a11      	ldr	r2, [pc, #68]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011268:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801126c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801126e:	4b0f      	ldr	r3, [pc, #60]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	4a0e      	ldr	r2, [pc, #56]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011278:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801127a:	f7f6 f9b1 	bl	80075e0 <HAL_GetTick>
 801127e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011280:	e008      	b.n	8011294 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8011282:	f7f6 f9ad 	bl	80075e0 <HAL_GetTick>
 8011286:	4602      	mov	r2, r0
 8011288:	68bb      	ldr	r3, [r7, #8]
 801128a:	1ad3      	subs	r3, r2, r3
 801128c:	2b02      	cmp	r3, #2
 801128e:	d901      	bls.n	8011294 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8011290:	2303      	movs	r3, #3
 8011292:	e006      	b.n	80112a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8011294:	4b05      	ldr	r3, [pc, #20]	@ (80112ac <RCCEx_PLL3_Config+0x15c>)
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801129c:	2b00      	cmp	r3, #0
 801129e:	d0f0      	beq.n	8011282 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80112a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3710      	adds	r7, #16
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}
 80112aa:	bf00      	nop
 80112ac:	58024400 	.word	0x58024400
 80112b0:	ffff0007 	.word	0xffff0007

080112b4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b084      	sub	sp, #16
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d101      	bne.n	80112c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80112c2:	2301      	movs	r3, #1
 80112c4:	e10f      	b.n	80114e6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	2200      	movs	r2, #0
 80112ca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	681b      	ldr	r3, [r3, #0]
 80112d0:	4a87      	ldr	r2, [pc, #540]	@ (80114f0 <HAL_SPI_Init+0x23c>)
 80112d2:	4293      	cmp	r3, r2
 80112d4:	d00f      	beq.n	80112f6 <HAL_SPI_Init+0x42>
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	4a86      	ldr	r2, [pc, #536]	@ (80114f4 <HAL_SPI_Init+0x240>)
 80112dc:	4293      	cmp	r3, r2
 80112de:	d00a      	beq.n	80112f6 <HAL_SPI_Init+0x42>
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	681b      	ldr	r3, [r3, #0]
 80112e4:	4a84      	ldr	r2, [pc, #528]	@ (80114f8 <HAL_SPI_Init+0x244>)
 80112e6:	4293      	cmp	r3, r2
 80112e8:	d005      	beq.n	80112f6 <HAL_SPI_Init+0x42>
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	68db      	ldr	r3, [r3, #12]
 80112ee:	2b0f      	cmp	r3, #15
 80112f0:	d901      	bls.n	80112f6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80112f2:	2301      	movs	r3, #1
 80112f4:	e0f7      	b.n	80114e6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80112f6:	6878      	ldr	r0, [r7, #4]
 80112f8:	f000 ff76 	bl	80121e8 <SPI_GetPacketSize>
 80112fc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	681b      	ldr	r3, [r3, #0]
 8011302:	4a7b      	ldr	r2, [pc, #492]	@ (80114f0 <HAL_SPI_Init+0x23c>)
 8011304:	4293      	cmp	r3, r2
 8011306:	d00c      	beq.n	8011322 <HAL_SPI_Init+0x6e>
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	4a79      	ldr	r2, [pc, #484]	@ (80114f4 <HAL_SPI_Init+0x240>)
 801130e:	4293      	cmp	r3, r2
 8011310:	d007      	beq.n	8011322 <HAL_SPI_Init+0x6e>
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	4a78      	ldr	r2, [pc, #480]	@ (80114f8 <HAL_SPI_Init+0x244>)
 8011318:	4293      	cmp	r3, r2
 801131a:	d002      	beq.n	8011322 <HAL_SPI_Init+0x6e>
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	2b08      	cmp	r3, #8
 8011320:	d811      	bhi.n	8011346 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8011326:	4a72      	ldr	r2, [pc, #456]	@ (80114f0 <HAL_SPI_Init+0x23c>)
 8011328:	4293      	cmp	r3, r2
 801132a:	d009      	beq.n	8011340 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801132c:	687b      	ldr	r3, [r7, #4]
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	4a70      	ldr	r2, [pc, #448]	@ (80114f4 <HAL_SPI_Init+0x240>)
 8011332:	4293      	cmp	r3, r2
 8011334:	d004      	beq.n	8011340 <HAL_SPI_Init+0x8c>
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	4a6f      	ldr	r2, [pc, #444]	@ (80114f8 <HAL_SPI_Init+0x244>)
 801133c:	4293      	cmp	r3, r2
 801133e:	d104      	bne.n	801134a <HAL_SPI_Init+0x96>
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	2b10      	cmp	r3, #16
 8011344:	d901      	bls.n	801134a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8011346:	2301      	movs	r3, #1
 8011348:	e0cd      	b.n	80114e6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011350:	b2db      	uxtb	r3, r3
 8011352:	2b00      	cmp	r3, #0
 8011354:	d106      	bne.n	8011364 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	2200      	movs	r2, #0
 801135a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801135e:	6878      	ldr	r0, [r7, #4]
 8011360:	f7f3 fe00 	bl	8004f64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2202      	movs	r2, #2
 8011368:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	681a      	ldr	r2, [r3, #0]
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	f022 0201 	bic.w	r2, r2, #1
 801137a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	689b      	ldr	r3, [r3, #8]
 8011382:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8011386:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	699b      	ldr	r3, [r3, #24]
 801138c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8011390:	d119      	bne.n	80113c6 <HAL_SPI_Init+0x112>
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	685b      	ldr	r3, [r3, #4]
 8011396:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801139a:	d103      	bne.n	80113a4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d008      	beq.n	80113b6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80113a8:	2b00      	cmp	r3, #0
 80113aa:	d10c      	bne.n	80113c6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80113b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80113b4:	d107      	bne.n	80113c6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	681a      	ldr	r2, [r3, #0]
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80113c4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	685b      	ldr	r3, [r3, #4]
 80113ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d00f      	beq.n	80113f2 <HAL_SPI_Init+0x13e>
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	68db      	ldr	r3, [r3, #12]
 80113d6:	2b06      	cmp	r3, #6
 80113d8:	d90b      	bls.n	80113f2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	430a      	orrs	r2, r1
 80113ee:	601a      	str	r2, [r3, #0]
 80113f0:	e007      	b.n	8011402 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	681a      	ldr	r2, [r3, #0]
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8011400:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	69da      	ldr	r2, [r3, #28]
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801140a:	431a      	orrs	r2, r3
 801140c:	68bb      	ldr	r3, [r7, #8]
 801140e:	431a      	orrs	r2, r3
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011414:	ea42 0103 	orr.w	r1, r2, r3
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	68da      	ldr	r2, [r3, #12]
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	430a      	orrs	r2, r1
 8011422:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801142c:	431a      	orrs	r2, r3
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011432:	431a      	orrs	r2, r3
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	699b      	ldr	r3, [r3, #24]
 8011438:	431a      	orrs	r2, r3
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	691b      	ldr	r3, [r3, #16]
 801143e:	431a      	orrs	r2, r3
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	695b      	ldr	r3, [r3, #20]
 8011444:	431a      	orrs	r2, r3
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	6a1b      	ldr	r3, [r3, #32]
 801144a:	431a      	orrs	r2, r3
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	685b      	ldr	r3, [r3, #4]
 8011450:	431a      	orrs	r2, r3
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011456:	431a      	orrs	r2, r3
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	689b      	ldr	r3, [r3, #8]
 801145c:	431a      	orrs	r2, r3
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011462:	ea42 0103 	orr.w	r1, r2, r3
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	430a      	orrs	r2, r1
 8011470:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	685b      	ldr	r3, [r3, #4]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d113      	bne.n	80114a2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	689b      	ldr	r3, [r3, #8]
 8011480:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801148c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	689b      	ldr	r3, [r3, #8]
 8011494:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80114a0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	f022 0201 	bic.w	r2, r2, #1
 80114b0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	685b      	ldr	r3, [r3, #4]
 80114b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d00a      	beq.n	80114d4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	68db      	ldr	r3, [r3, #12]
 80114c4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	430a      	orrs	r2, r1
 80114d2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	2200      	movs	r2, #0
 80114d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	2201      	movs	r2, #1
 80114e0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80114e4:	2300      	movs	r3, #0
}
 80114e6:	4618      	mov	r0, r3
 80114e8:	3710      	adds	r7, #16
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}
 80114ee:	bf00      	nop
 80114f0:	40013000 	.word	0x40013000
 80114f4:	40003800 	.word	0x40003800
 80114f8:	40003c00 	.word	0x40003c00

080114fc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b088      	sub	sp, #32
 8011500:	af02      	add	r7, sp, #8
 8011502:	60f8      	str	r0, [r7, #12]
 8011504:	60b9      	str	r1, [r7, #8]
 8011506:	603b      	str	r3, [r7, #0]
 8011508:	4613      	mov	r3, r2
 801150a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	3320      	adds	r3, #32
 8011512:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8011514:	f7f6 f864 	bl	80075e0 <HAL_GetTick>
 8011518:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011520:	b2db      	uxtb	r3, r3
 8011522:	2b01      	cmp	r3, #1
 8011524:	d001      	beq.n	801152a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8011526:	2302      	movs	r3, #2
 8011528:	e1d1      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	2b00      	cmp	r3, #0
 801152e:	d002      	beq.n	8011536 <HAL_SPI_Transmit+0x3a>
 8011530:	88fb      	ldrh	r3, [r7, #6]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d101      	bne.n	801153a <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8011536:	2301      	movs	r3, #1
 8011538:	e1c9      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8011540:	2b01      	cmp	r3, #1
 8011542:	d101      	bne.n	8011548 <HAL_SPI_Transmit+0x4c>
 8011544:	2302      	movs	r3, #2
 8011546:	e1c2      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	2201      	movs	r2, #1
 801154c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	2203      	movs	r2, #3
 8011554:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	2200      	movs	r2, #0
 801155c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	68ba      	ldr	r2, [r7, #8]
 8011564:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	88fa      	ldrh	r2, [r7, #6]
 801156a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	88fa      	ldrh	r2, [r7, #6]
 8011572:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	2200      	movs	r2, #0
 801157a:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	2200      	movs	r2, #0
 8011580:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	2200      	movs	r2, #0
 8011588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	2200      	movs	r2, #0
 8011590:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	2200      	movs	r2, #0
 8011596:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	689b      	ldr	r3, [r3, #8]
 801159c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80115a0:	d108      	bne.n	80115b4 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	681a      	ldr	r2, [r3, #0]
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80115b0:	601a      	str	r2, [r3, #0]
 80115b2:	e009      	b.n	80115c8 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	68db      	ldr	r3, [r3, #12]
 80115ba:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80115c6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	685a      	ldr	r2, [r3, #4]
 80115ce:	4b96      	ldr	r3, [pc, #600]	@ (8011828 <HAL_SPI_Transmit+0x32c>)
 80115d0:	4013      	ands	r3, r2
 80115d2:	88f9      	ldrh	r1, [r7, #6]
 80115d4:	68fa      	ldr	r2, [r7, #12]
 80115d6:	6812      	ldr	r2, [r2, #0]
 80115d8:	430b      	orrs	r3, r1
 80115da:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	681a      	ldr	r2, [r3, #0]
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	f042 0201 	orr.w	r2, r2, #1
 80115ea:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	685b      	ldr	r3, [r3, #4]
 80115f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80115f4:	d107      	bne.n	8011606 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	681a      	ldr	r2, [r3, #0]
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011604:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	68db      	ldr	r3, [r3, #12]
 801160a:	2b0f      	cmp	r3, #15
 801160c:	d947      	bls.n	801169e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801160e:	e03f      	b.n	8011690 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	695b      	ldr	r3, [r3, #20]
 8011616:	f003 0302 	and.w	r3, r3, #2
 801161a:	2b02      	cmp	r3, #2
 801161c:	d114      	bne.n	8011648 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	6812      	ldr	r2, [r2, #0]
 8011628:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801162e:	1d1a      	adds	r2, r3, #4
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801163a:	b29b      	uxth	r3, r3
 801163c:	3b01      	subs	r3, #1
 801163e:	b29a      	uxth	r2, r3
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8011646:	e023      	b.n	8011690 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011648:	f7f5 ffca 	bl	80075e0 <HAL_GetTick>
 801164c:	4602      	mov	r2, r0
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	1ad3      	subs	r3, r2, r3
 8011652:	683a      	ldr	r2, [r7, #0]
 8011654:	429a      	cmp	r2, r3
 8011656:	d803      	bhi.n	8011660 <HAL_SPI_Transmit+0x164>
 8011658:	683b      	ldr	r3, [r7, #0]
 801165a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801165e:	d102      	bne.n	8011666 <HAL_SPI_Transmit+0x16a>
 8011660:	683b      	ldr	r3, [r7, #0]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d114      	bne.n	8011690 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8011666:	68f8      	ldr	r0, [r7, #12]
 8011668:	f000 fcf0 	bl	801204c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011672:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	2201      	movs	r2, #1
 8011680:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	2200      	movs	r2, #0
 8011688:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 801168c:	2303      	movs	r3, #3
 801168e:	e11e      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8011690:	68fb      	ldr	r3, [r7, #12]
 8011692:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011696:	b29b      	uxth	r3, r3
 8011698:	2b00      	cmp	r3, #0
 801169a:	d1b9      	bne.n	8011610 <HAL_SPI_Transmit+0x114>
 801169c:	e0f1      	b.n	8011882 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	68db      	ldr	r3, [r3, #12]
 80116a2:	2b07      	cmp	r3, #7
 80116a4:	f240 80e6 	bls.w	8011874 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80116a8:	e05d      	b.n	8011766 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	695b      	ldr	r3, [r3, #20]
 80116b0:	f003 0302 	and.w	r3, r3, #2
 80116b4:	2b02      	cmp	r3, #2
 80116b6:	d132      	bne.n	801171e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80116be:	b29b      	uxth	r3, r3
 80116c0:	2b01      	cmp	r3, #1
 80116c2:	d918      	bls.n	80116f6 <HAL_SPI_Transmit+0x1fa>
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d014      	beq.n	80116f6 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	6812      	ldr	r2, [r2, #0]
 80116d6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80116dc:	1d1a      	adds	r2, r3, #4
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80116e8:	b29b      	uxth	r3, r3
 80116ea:	3b02      	subs	r3, #2
 80116ec:	b29a      	uxth	r2, r3
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80116f4:	e037      	b.n	8011766 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80116fa:	881a      	ldrh	r2, [r3, #0]
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011704:	1c9a      	adds	r2, r3, #2
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011710:	b29b      	uxth	r3, r3
 8011712:	3b01      	subs	r3, #1
 8011714:	b29a      	uxth	r2, r3
 8011716:	68fb      	ldr	r3, [r7, #12]
 8011718:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801171c:	e023      	b.n	8011766 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801171e:	f7f5 ff5f 	bl	80075e0 <HAL_GetTick>
 8011722:	4602      	mov	r2, r0
 8011724:	693b      	ldr	r3, [r7, #16]
 8011726:	1ad3      	subs	r3, r2, r3
 8011728:	683a      	ldr	r2, [r7, #0]
 801172a:	429a      	cmp	r2, r3
 801172c:	d803      	bhi.n	8011736 <HAL_SPI_Transmit+0x23a>
 801172e:	683b      	ldr	r3, [r7, #0]
 8011730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011734:	d102      	bne.n	801173c <HAL_SPI_Transmit+0x240>
 8011736:	683b      	ldr	r3, [r7, #0]
 8011738:	2b00      	cmp	r3, #0
 801173a:	d114      	bne.n	8011766 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801173c:	68f8      	ldr	r0, [r7, #12]
 801173e:	f000 fc85 	bl	801204c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011748:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	2201      	movs	r2, #1
 8011756:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 801175a:	68fb      	ldr	r3, [r7, #12]
 801175c:	2200      	movs	r2, #0
 801175e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8011762:	2303      	movs	r3, #3
 8011764:	e0b3      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801176c:	b29b      	uxth	r3, r3
 801176e:	2b00      	cmp	r3, #0
 8011770:	d19b      	bne.n	80116aa <HAL_SPI_Transmit+0x1ae>
 8011772:	e086      	b.n	8011882 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	681b      	ldr	r3, [r3, #0]
 8011778:	695b      	ldr	r3, [r3, #20]
 801177a:	f003 0302 	and.w	r3, r3, #2
 801177e:	2b02      	cmp	r3, #2
 8011780:	d154      	bne.n	801182c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011788:	b29b      	uxth	r3, r3
 801178a:	2b03      	cmp	r3, #3
 801178c:	d918      	bls.n	80117c0 <HAL_SPI_Transmit+0x2c4>
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011792:	2b40      	cmp	r3, #64	@ 0x40
 8011794:	d914      	bls.n	80117c0 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	6812      	ldr	r2, [r2, #0]
 80117a0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80117a6:	1d1a      	adds	r2, r3, #4
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80117b2:	b29b      	uxth	r3, r3
 80117b4:	3b04      	subs	r3, #4
 80117b6:	b29a      	uxth	r2, r3
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80117be:	e059      	b.n	8011874 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80117c6:	b29b      	uxth	r3, r3
 80117c8:	2b01      	cmp	r3, #1
 80117ca:	d917      	bls.n	80117fc <HAL_SPI_Transmit+0x300>
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80117d0:	2b00      	cmp	r3, #0
 80117d2:	d013      	beq.n	80117fc <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80117d8:	881a      	ldrh	r2, [r3, #0]
 80117da:	697b      	ldr	r3, [r7, #20]
 80117dc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80117e2:	1c9a      	adds	r2, r3, #2
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80117ee:	b29b      	uxth	r3, r3
 80117f0:	3b02      	subs	r3, #2
 80117f2:	b29a      	uxth	r2, r3
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80117fa:	e03b      	b.n	8011874 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	3320      	adds	r3, #32
 8011806:	7812      	ldrb	r2, [r2, #0]
 8011808:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801180e:	1c5a      	adds	r2, r3, #1
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801181a:	b29b      	uxth	r3, r3
 801181c:	3b01      	subs	r3, #1
 801181e:	b29a      	uxth	r2, r3
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8011826:	e025      	b.n	8011874 <HAL_SPI_Transmit+0x378>
 8011828:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801182c:	f7f5 fed8 	bl	80075e0 <HAL_GetTick>
 8011830:	4602      	mov	r2, r0
 8011832:	693b      	ldr	r3, [r7, #16]
 8011834:	1ad3      	subs	r3, r2, r3
 8011836:	683a      	ldr	r2, [r7, #0]
 8011838:	429a      	cmp	r2, r3
 801183a:	d803      	bhi.n	8011844 <HAL_SPI_Transmit+0x348>
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011842:	d102      	bne.n	801184a <HAL_SPI_Transmit+0x34e>
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d114      	bne.n	8011874 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801184a:	68f8      	ldr	r0, [r7, #12]
 801184c:	f000 fbfe 	bl	801204c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011856:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801185a:	68fb      	ldr	r3, [r7, #12]
 801185c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8011860:	68fb      	ldr	r3, [r7, #12]
 8011862:	2201      	movs	r2, #1
 8011864:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	2200      	movs	r2, #0
 801186c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8011870:	2303      	movs	r3, #3
 8011872:	e02c      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801187a:	b29b      	uxth	r3, r3
 801187c:	2b00      	cmp	r3, #0
 801187e:	f47f af79 	bne.w	8011774 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8011882:	693b      	ldr	r3, [r7, #16]
 8011884:	9300      	str	r3, [sp, #0]
 8011886:	683b      	ldr	r3, [r7, #0]
 8011888:	2200      	movs	r2, #0
 801188a:	2108      	movs	r1, #8
 801188c:	68f8      	ldr	r0, [r7, #12]
 801188e:	f000 fc7d 	bl	801218c <SPI_WaitOnFlagUntilTimeout>
 8011892:	4603      	mov	r3, r0
 8011894:	2b00      	cmp	r3, #0
 8011896:	d007      	beq.n	80118a8 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801189e:	f043 0220 	orr.w	r2, r3, #32
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80118a8:	68f8      	ldr	r0, [r7, #12]
 80118aa:	f000 fbcf 	bl	801204c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	2201      	movs	r2, #1
 80118b2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	2200      	movs	r2, #0
 80118ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d001      	beq.n	80118cc <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80118c8:	2301      	movs	r3, #1
 80118ca:	e000      	b.n	80118ce <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80118cc:	2300      	movs	r3, #0
  }
}
 80118ce:	4618      	mov	r0, r3
 80118d0:	3718      	adds	r7, #24
 80118d2:	46bd      	mov	sp, r7
 80118d4:	bd80      	pop	{r7, pc}
 80118d6:	bf00      	nop

080118d8 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80118d8:	b580      	push	{r7, lr}
 80118da:	b084      	sub	sp, #16
 80118dc:	af00      	add	r7, sp, #0
 80118de:	60f8      	str	r0, [r7, #12]
 80118e0:	60b9      	str	r1, [r7, #8]
 80118e2:	4613      	mov	r3, r2
 80118e4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80118e6:	68fb      	ldr	r3, [r7, #12]
 80118e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80118ec:	b2db      	uxtb	r3, r3
 80118ee:	2b01      	cmp	r3, #1
 80118f0:	d001      	beq.n	80118f6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80118f2:	2302      	movs	r3, #2
 80118f4:	e126      	b.n	8011b44 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 80118f6:	68bb      	ldr	r3, [r7, #8]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	d002      	beq.n	8011902 <HAL_SPI_Transmit_DMA+0x2a>
 80118fc:	88fb      	ldrh	r3, [r7, #6]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d101      	bne.n	8011906 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8011902:	2301      	movs	r3, #1
 8011904:	e11e      	b.n	8011b44 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801190c:	2b01      	cmp	r3, #1
 801190e:	d101      	bne.n	8011914 <HAL_SPI_Transmit_DMA+0x3c>
 8011910:	2302      	movs	r3, #2
 8011912:	e117      	b.n	8011b44 <HAL_SPI_Transmit_DMA+0x26c>
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	2201      	movs	r2, #1
 8011918:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	2203      	movs	r2, #3
 8011920:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	2200      	movs	r2, #0
 8011928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	68ba      	ldr	r2, [r7, #8]
 8011930:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	88fa      	ldrh	r2, [r7, #6]
 8011936:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 801193a:	68fb      	ldr	r3, [r7, #12]
 801193c:	88fa      	ldrh	r2, [r7, #6]
 801193e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	2200      	movs	r2, #0
 8011946:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8011948:	68fb      	ldr	r3, [r7, #12]
 801194a:	2200      	movs	r2, #0
 801194c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	2200      	movs	r2, #0
 8011952:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	2200      	movs	r2, #0
 8011958:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	2200      	movs	r2, #0
 8011960:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	689b      	ldr	r3, [r3, #8]
 8011968:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801196c:	d108      	bne.n	8011980 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	681a      	ldr	r2, [r3, #0]
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801197c:	601a      	str	r2, [r3, #0]
 801197e:	e009      	b.n	8011994 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	68db      	ldr	r3, [r3, #12]
 8011986:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8011992:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	68db      	ldr	r3, [r3, #12]
 8011998:	2b0f      	cmp	r3, #15
 801199a:	d905      	bls.n	80119a8 <HAL_SPI_Transmit_DMA+0xd0>
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80119a0:	699b      	ldr	r3, [r3, #24]
 80119a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80119a6:	d10f      	bne.n	80119c8 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80119ac:	2b07      	cmp	r3, #7
 80119ae:	d911      	bls.n	80119d4 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80119b4:	699b      	ldr	r3, [r3, #24]
 80119b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80119ba:	d00b      	beq.n	80119d4 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80119c0:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80119c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80119c6:	d005      	beq.n	80119d4 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	2200      	movs	r2, #0
 80119cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 80119d0:	2301      	movs	r3, #1
 80119d2:	e0b7      	b.n	8011b44 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	68db      	ldr	r3, [r3, #12]
 80119d8:	2b07      	cmp	r3, #7
 80119da:	d820      	bhi.n	8011a1e <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80119dc:	68fb      	ldr	r3, [r7, #12]
 80119de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80119e0:	699b      	ldr	r3, [r3, #24]
 80119e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80119e6:	d109      	bne.n	80119fc <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	3301      	adds	r3, #1
 80119f2:	105b      	asrs	r3, r3, #1
 80119f4:	b29a      	uxth	r2, r3
 80119f6:	68fb      	ldr	r3, [r7, #12]
 80119f8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a00:	699b      	ldr	r3, [r3, #24]
 8011a02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011a06:	d11e      	bne.n	8011a46 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011a0e:	b29b      	uxth	r3, r3
 8011a10:	3303      	adds	r3, #3
 8011a12:	109b      	asrs	r3, r3, #2
 8011a14:	b29a      	uxth	r2, r3
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8011a1c:	e013      	b.n	8011a46 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	68db      	ldr	r3, [r3, #12]
 8011a22:	2b0f      	cmp	r3, #15
 8011a24:	d80f      	bhi.n	8011a46 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a2a:	699b      	ldr	r3, [r3, #24]
 8011a2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011a30:	d109      	bne.n	8011a46 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011a38:	b29b      	uxth	r3, r3
 8011a3a:	3301      	adds	r3, #1
 8011a3c:	105b      	asrs	r3, r3, #1
 8011a3e:	b29a      	uxth	r2, r3
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a4a:	4a40      	ldr	r2, [pc, #256]	@ (8011b4c <HAL_SPI_Transmit_DMA+0x274>)
 8011a4c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a52:	4a3f      	ldr	r2, [pc, #252]	@ (8011b50 <HAL_SPI_Transmit_DMA+0x278>)
 8011a54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a5a:	4a3e      	ldr	r2, [pc, #248]	@ (8011b54 <HAL_SPI_Transmit_DMA+0x27c>)
 8011a5c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8011a5e:	68fb      	ldr	r3, [r7, #12]
 8011a60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011a62:	2200      	movs	r2, #0
 8011a64:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	689a      	ldr	r2, [r3, #8]
 8011a6c:	68fb      	ldr	r3, [r7, #12]
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011a74:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011a7e:	4619      	mov	r1, r3
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	3320      	adds	r3, #32
 8011a86:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011a8e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8011a90:	f7f6 fac6 	bl	8008020 <HAL_DMA_Start_IT>
 8011a94:	4603      	mov	r3, r0
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d011      	beq.n	8011abe <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011aa0:	f043 0210 	orr.w	r2, r3, #16
 8011aa4:	68fb      	ldr	r3, [r7, #12]
 8011aa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8011aaa:	68fb      	ldr	r3, [r7, #12]
 8011aac:	2201      	movs	r2, #1
 8011aae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8011aba:	2301      	movs	r3, #1
 8011abc:	e042      	b.n	8011b44 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011ac2:	69db      	ldr	r3, [r3, #28]
 8011ac4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011ac8:	d108      	bne.n	8011adc <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	681b      	ldr	r3, [r3, #0]
 8011ace:	6859      	ldr	r1, [r3, #4]
 8011ad0:	68fb      	ldr	r3, [r7, #12]
 8011ad2:	681a      	ldr	r2, [r3, #0]
 8011ad4:	4b20      	ldr	r3, [pc, #128]	@ (8011b58 <HAL_SPI_Transmit_DMA+0x280>)
 8011ad6:	400b      	ands	r3, r1
 8011ad8:	6053      	str	r3, [r2, #4]
 8011ada:	e009      	b.n	8011af0 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	685a      	ldr	r2, [r3, #4]
 8011ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8011b58 <HAL_SPI_Transmit_DMA+0x280>)
 8011ae4:	4013      	ands	r3, r2
 8011ae6:	88f9      	ldrh	r1, [r7, #6]
 8011ae8:	68fa      	ldr	r2, [r7, #12]
 8011aea:	6812      	ldr	r2, [r2, #0]
 8011aec:	430b      	orrs	r3, r1
 8011aee:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8011af0:	68fb      	ldr	r3, [r7, #12]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	689a      	ldr	r2, [r3, #8]
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011afe:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	691a      	ldr	r2, [r3, #16]
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8011b0e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	681a      	ldr	r2, [r3, #0]
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	f042 0201 	orr.w	r2, r2, #1
 8011b1e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8011b20:	68fb      	ldr	r3, [r7, #12]
 8011b22:	685b      	ldr	r3, [r3, #4]
 8011b24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011b28:	d107      	bne.n	8011b3a <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	681a      	ldr	r2, [r3, #0]
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	681b      	ldr	r3, [r3, #0]
 8011b34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011b38:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8011b3a:	68fb      	ldr	r3, [r7, #12]
 8011b3c:	2200      	movs	r2, #0
 8011b3e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8011b42:	2300      	movs	r3, #0
}
 8011b44:	4618      	mov	r0, r3
 8011b46:	3710      	adds	r7, #16
 8011b48:	46bd      	mov	sp, r7
 8011b4a:	bd80      	pop	{r7, pc}
 8011b4c:	08011fb7 	.word	0x08011fb7
 8011b50:	08011f71 	.word	0x08011f71
 8011b54:	08011fd3 	.word	0x08011fd3
 8011b58:	ffff0000 	.word	0xffff0000

08011b5c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b08a      	sub	sp, #40	@ 0x28
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	681b      	ldr	r3, [r3, #0]
 8011b68:	691b      	ldr	r3, [r3, #16]
 8011b6a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	695b      	ldr	r3, [r3, #20]
 8011b72:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8011b74:	6a3a      	ldr	r2, [r7, #32]
 8011b76:	69fb      	ldr	r3, [r7, #28]
 8011b78:	4013      	ands	r3, r2
 8011b7a:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	689b      	ldr	r3, [r3, #8]
 8011b82:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8011b84:	2300      	movs	r3, #0
 8011b86:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011b8e:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	3330      	adds	r3, #48	@ 0x30
 8011b96:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8011b98:	69fb      	ldr	r3, [r7, #28]
 8011b9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d010      	beq.n	8011bc4 <HAL_SPI_IRQHandler+0x68>
 8011ba2:	6a3b      	ldr	r3, [r7, #32]
 8011ba4:	f003 0308 	and.w	r3, r3, #8
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d00b      	beq.n	8011bc4 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	699a      	ldr	r2, [r3, #24]
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8011bba:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8011bbc:	6878      	ldr	r0, [r7, #4]
 8011bbe:	f000 f9cd 	bl	8011f5c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8011bc2:	e192      	b.n	8011eea <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8011bc4:	69bb      	ldr	r3, [r7, #24]
 8011bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	d113      	bne.n	8011bf6 <HAL_SPI_IRQHandler+0x9a>
 8011bce:	69bb      	ldr	r3, [r7, #24]
 8011bd0:	f003 0320 	and.w	r3, r3, #32
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d10e      	bne.n	8011bf6 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8011bd8:	69bb      	ldr	r3, [r7, #24]
 8011bda:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d009      	beq.n	8011bf6 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011be6:	6878      	ldr	r0, [r7, #4]
 8011be8:	4798      	blx	r3
    hspi->RxISR(hspi);
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bee:	6878      	ldr	r0, [r7, #4]
 8011bf0:	4798      	blx	r3
    handled = 1UL;
 8011bf2:	2301      	movs	r3, #1
 8011bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8011bf6:	69bb      	ldr	r3, [r7, #24]
 8011bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d10f      	bne.n	8011c20 <HAL_SPI_IRQHandler+0xc4>
 8011c00:	69bb      	ldr	r3, [r7, #24]
 8011c02:	f003 0301 	and.w	r3, r3, #1
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d00a      	beq.n	8011c20 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8011c0a:	69bb      	ldr	r3, [r7, #24]
 8011c0c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8011c10:	2b00      	cmp	r3, #0
 8011c12:	d105      	bne.n	8011c20 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c18:	6878      	ldr	r0, [r7, #4]
 8011c1a:	4798      	blx	r3
    handled = 1UL;
 8011c1c:	2301      	movs	r3, #1
 8011c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8011c20:	69bb      	ldr	r3, [r7, #24]
 8011c22:	f003 0320 	and.w	r3, r3, #32
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d10f      	bne.n	8011c4a <HAL_SPI_IRQHandler+0xee>
 8011c2a:	69bb      	ldr	r3, [r7, #24]
 8011c2c:	f003 0302 	and.w	r3, r3, #2
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d00a      	beq.n	8011c4a <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8011c34:	69bb      	ldr	r3, [r7, #24]
 8011c36:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d105      	bne.n	8011c4a <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011c42:	6878      	ldr	r0, [r7, #4]
 8011c44:	4798      	blx	r3
    handled = 1UL;
 8011c46:	2301      	movs	r3, #1
 8011c48:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8011c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	f040 8147 	bne.w	8011ee0 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8011c52:	69bb      	ldr	r3, [r7, #24]
 8011c54:	f003 0308 	and.w	r3, r3, #8
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	f000 808b 	beq.w	8011d74 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	699a      	ldr	r2, [r3, #24]
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	f042 0208 	orr.w	r2, r2, #8
 8011c6c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	699a      	ldr	r2, [r3, #24]
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	f042 0210 	orr.w	r2, r2, #16
 8011c7c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	699a      	ldr	r2, [r3, #24]
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	681b      	ldr	r3, [r3, #0]
 8011c88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8011c8c:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	691a      	ldr	r2, [r3, #16]
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	f022 0208 	bic.w	r2, r2, #8
 8011c9c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	689b      	ldr	r3, [r3, #8]
 8011ca4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d13d      	bne.n	8011d28 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8011cac:	e036      	b.n	8011d1c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	68db      	ldr	r3, [r3, #12]
 8011cb2:	2b0f      	cmp	r3, #15
 8011cb4:	d90b      	bls.n	8011cce <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	681a      	ldr	r2, [r3, #0]
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cbe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8011cc0:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cc6:	1d1a      	adds	r2, r3, #4
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	665a      	str	r2, [r3, #100]	@ 0x64
 8011ccc:	e01d      	b.n	8011d0a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	68db      	ldr	r3, [r3, #12]
 8011cd2:	2b07      	cmp	r3, #7
 8011cd4:	d90b      	bls.n	8011cee <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cda:	68fa      	ldr	r2, [r7, #12]
 8011cdc:	8812      	ldrh	r2, [r2, #0]
 8011cde:	b292      	uxth	r2, r2
 8011ce0:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011ce6:	1c9a      	adds	r2, r3, #2
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	665a      	str	r2, [r3, #100]	@ 0x64
 8011cec:	e00d      	b.n	8011d0a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011cf6:	687b      	ldr	r3, [r7, #4]
 8011cf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cfa:	7812      	ldrb	r2, [r2, #0]
 8011cfc:	b2d2      	uxtb	r2, r2
 8011cfe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011d04:	1c5a      	adds	r2, r3, #1
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011d10:	b29b      	uxth	r3, r3
 8011d12:	3b01      	subs	r3, #1
 8011d14:	b29a      	uxth	r2, r3
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011d22:	b29b      	uxth	r3, r3
 8011d24:	2b00      	cmp	r3, #0
 8011d26:	d1c2      	bne.n	8011cae <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8011d28:	6878      	ldr	r0, [r7, #4]
 8011d2a:	f000 f98f 	bl	801204c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	2201      	movs	r2, #1
 8011d32:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d003      	beq.n	8011d48 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8011d40:	6878      	ldr	r0, [r7, #4]
 8011d42:	f000 f901 	bl	8011f48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8011d46:	e0d0      	b.n	8011eea <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8011d48:	7cfb      	ldrb	r3, [r7, #19]
 8011d4a:	2b05      	cmp	r3, #5
 8011d4c:	d103      	bne.n	8011d56 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	f000 f8e6 	bl	8011f20 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8011d54:	e0c6      	b.n	8011ee4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8011d56:	7cfb      	ldrb	r3, [r7, #19]
 8011d58:	2b04      	cmp	r3, #4
 8011d5a:	d103      	bne.n	8011d64 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8011d5c:	6878      	ldr	r0, [r7, #4]
 8011d5e:	f000 f8d5 	bl	8011f0c <HAL_SPI_RxCpltCallback>
    return;
 8011d62:	e0bf      	b.n	8011ee4 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8011d64:	7cfb      	ldrb	r3, [r7, #19]
 8011d66:	2b03      	cmp	r3, #3
 8011d68:	f040 80bc 	bne.w	8011ee4 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8011d6c:	6878      	ldr	r0, [r7, #4]
 8011d6e:	f000 f8c3 	bl	8011ef8 <HAL_SPI_TxCpltCallback>
    return;
 8011d72:	e0b7      	b.n	8011ee4 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8011d74:	69bb      	ldr	r3, [r7, #24]
 8011d76:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	f000 80b5 	beq.w	8011eea <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8011d80:	69bb      	ldr	r3, [r7, #24]
 8011d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d00f      	beq.n	8011daa <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011d8a:	687b      	ldr	r3, [r7, #4]
 8011d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011d90:	f043 0204 	orr.w	r2, r3, #4
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	699a      	ldr	r2, [r3, #24]
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	681b      	ldr	r3, [r3, #0]
 8011da4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011da8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8011daa:	69bb      	ldr	r3, [r7, #24]
 8011dac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d00f      	beq.n	8011dd4 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011dba:	f043 0201 	orr.w	r2, r3, #1
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	699a      	ldr	r2, [r3, #24]
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011dd2:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8011dd4:	69bb      	ldr	r3, [r7, #24]
 8011dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d00f      	beq.n	8011dfe <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011de4:	f043 0208 	orr.w	r2, r3, #8
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	699a      	ldr	r2, [r3, #24]
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011dfc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8011dfe:	69bb      	ldr	r3, [r7, #24]
 8011e00:	f003 0320 	and.w	r3, r3, #32
 8011e04:	2b00      	cmp	r3, #0
 8011e06:	d00f      	beq.n	8011e28 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011e0e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	699a      	ldr	r2, [r3, #24]
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	f042 0220 	orr.w	r2, r2, #32
 8011e26:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d05a      	beq.n	8011ee8 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	681a      	ldr	r2, [r3, #0]
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	f022 0201 	bic.w	r2, r2, #1
 8011e40:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	6919      	ldr	r1, [r3, #16]
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	681a      	ldr	r2, [r3, #0]
 8011e4c:	4b28      	ldr	r3, [pc, #160]	@ (8011ef0 <HAL_SPI_IRQHandler+0x394>)
 8011e4e:	400b      	ands	r3, r1
 8011e50:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8011e52:	697b      	ldr	r3, [r7, #20]
 8011e54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8011e58:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8011e5c:	d138      	bne.n	8011ed0 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	689a      	ldr	r2, [r3, #8]
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8011e6c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d013      	beq.n	8011e9e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8011ef4 <HAL_SPI_IRQHandler+0x398>)
 8011e7c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e82:	4618      	mov	r0, r3
 8011e84:	f7f6 fe54 	bl	8008b30 <HAL_DMA_Abort_IT>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d007      	beq.n	8011e9e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011e94:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d020      	beq.n	8011ee8 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011eaa:	4a12      	ldr	r2, [pc, #72]	@ (8011ef4 <HAL_SPI_IRQHandler+0x398>)
 8011eac:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	f7f6 fe3c 	bl	8008b30 <HAL_DMA_Abort_IT>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	2b00      	cmp	r3, #0
 8011ebc:	d014      	beq.n	8011ee8 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011ec4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8011ece:	e00b      	b.n	8011ee8 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	2201      	movs	r2, #1
 8011ed4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8011ed8:	6878      	ldr	r0, [r7, #4]
 8011eda:	f000 f835 	bl	8011f48 <HAL_SPI_ErrorCallback>
    return;
 8011ede:	e003      	b.n	8011ee8 <HAL_SPI_IRQHandler+0x38c>
    return;
 8011ee0:	bf00      	nop
 8011ee2:	e002      	b.n	8011eea <HAL_SPI_IRQHandler+0x38e>
    return;
 8011ee4:	bf00      	nop
 8011ee6:	e000      	b.n	8011eea <HAL_SPI_IRQHandler+0x38e>
    return;
 8011ee8:	bf00      	nop
  }
}
 8011eea:	3728      	adds	r7, #40	@ 0x28
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}
 8011ef0:	fffffc94 	.word	0xfffffc94
 8011ef4:	08012019 	.word	0x08012019

08011ef8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011ef8:	b480      	push	{r7}
 8011efa:	b083      	sub	sp, #12
 8011efc:	af00      	add	r7, sp, #0
 8011efe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8011f00:	bf00      	nop
 8011f02:	370c      	adds	r7, #12
 8011f04:	46bd      	mov	sp, r7
 8011f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0a:	4770      	bx	lr

08011f0c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011f0c:	b480      	push	{r7}
 8011f0e:	b083      	sub	sp, #12
 8011f10:	af00      	add	r7, sp, #0
 8011f12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8011f14:	bf00      	nop
 8011f16:	370c      	adds	r7, #12
 8011f18:	46bd      	mov	sp, r7
 8011f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f1e:	4770      	bx	lr

08011f20 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011f20:	b480      	push	{r7}
 8011f22:	b083      	sub	sp, #12
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8011f28:	bf00      	nop
 8011f2a:	370c      	adds	r7, #12
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f32:	4770      	bx	lr

08011f34 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011f34:	b480      	push	{r7}
 8011f36:	b083      	sub	sp, #12
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8011f3c:	bf00      	nop
 8011f3e:	370c      	adds	r7, #12
 8011f40:	46bd      	mov	sp, r7
 8011f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f46:	4770      	bx	lr

08011f48 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011f48:	b480      	push	{r7}
 8011f4a:	b083      	sub	sp, #12
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8011f50:	bf00      	nop
 8011f52:	370c      	adds	r7, #12
 8011f54:	46bd      	mov	sp, r7
 8011f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f5a:	4770      	bx	lr

08011f5c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b083      	sub	sp, #12
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8011f64:	bf00      	nop
 8011f66:	370c      	adds	r7, #12
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f6e:	4770      	bx	lr

08011f70 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011f70:	b580      	push	{r7, lr}
 8011f72:	b084      	sub	sp, #16
 8011f74:	af00      	add	r7, sp, #0
 8011f76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011f7c:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011f84:	b2db      	uxtb	r3, r3
 8011f86:	2b07      	cmp	r3, #7
 8011f88:	d011      	beq.n	8011fae <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011f8e:	69db      	ldr	r3, [r3, #28]
 8011f90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011f94:	d103      	bne.n	8011f9e <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8011f96:	68f8      	ldr	r0, [r7, #12]
 8011f98:	f7ff ffae 	bl	8011ef8 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8011f9c:	e007      	b.n	8011fae <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	691a      	ldr	r2, [r3, #16]
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	f042 0208 	orr.w	r2, r2, #8
 8011fac:	611a      	str	r2, [r3, #16]
}
 8011fae:	bf00      	nop
 8011fb0:	3710      	adds	r7, #16
 8011fb2:	46bd      	mov	sp, r7
 8011fb4:	bd80      	pop	{r7, pc}

08011fb6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011fb6:	b580      	push	{r7, lr}
 8011fb8:	b084      	sub	sp, #16
 8011fba:	af00      	add	r7, sp, #0
 8011fbc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011fc2:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8011fc4:	68f8      	ldr	r0, [r7, #12]
 8011fc6:	f7ff ffb5 	bl	8011f34 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011fca:	bf00      	nop
 8011fcc:	3710      	adds	r7, #16
 8011fce:	46bd      	mov	sp, r7
 8011fd0:	bd80      	pop	{r7, pc}

08011fd2 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8011fd2:	b580      	push	{r7, lr}
 8011fd4:	b084      	sub	sp, #16
 8011fd6:	af00      	add	r7, sp, #0
 8011fd8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011fde:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8011fe0:	6878      	ldr	r0, [r7, #4]
 8011fe2:	f7f7 ff23 	bl	8009e2c <HAL_DMA_GetError>
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	2b02      	cmp	r3, #2
 8011fea:	d011      	beq.n	8012010 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8011fec:	68f8      	ldr	r0, [r7, #12]
 8011fee:	f000 f82d 	bl	801204c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011ff8:	f043 0210 	orr.w	r2, r3, #16
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	2201      	movs	r2, #1
 8012006:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 801200a:	68f8      	ldr	r0, [r7, #12]
 801200c:	f7ff ff9c 	bl	8011f48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8012010:	bf00      	nop
 8012012:	3710      	adds	r7, #16
 8012014:	46bd      	mov	sp, r7
 8012016:	bd80      	pop	{r7, pc}

08012018 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b084      	sub	sp, #16
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012024:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	2200      	movs	r2, #0
 801202a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	2200      	movs	r2, #0
 8012032:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	2201      	movs	r2, #1
 801203a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801203e:	68f8      	ldr	r0, [r7, #12]
 8012040:	f7ff ff82 	bl	8011f48 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8012044:	bf00      	nop
 8012046:	3710      	adds	r7, #16
 8012048:	46bd      	mov	sp, r7
 801204a:	bd80      	pop	{r7, pc}

0801204c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 801204c:	b480      	push	{r7}
 801204e:	b085      	sub	sp, #20
 8012050:	af00      	add	r7, sp, #0
 8012052:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	695b      	ldr	r3, [r3, #20]
 801205a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	681b      	ldr	r3, [r3, #0]
 8012060:	699a      	ldr	r2, [r3, #24]
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	f042 0208 	orr.w	r2, r2, #8
 801206a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	699a      	ldr	r2, [r3, #24]
 8012072:	687b      	ldr	r3, [r7, #4]
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	f042 0210 	orr.w	r2, r2, #16
 801207a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	681a      	ldr	r2, [r3, #0]
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	f022 0201 	bic.w	r2, r2, #1
 801208a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	6919      	ldr	r1, [r3, #16]
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	681a      	ldr	r2, [r3, #0]
 8012096:	4b3c      	ldr	r3, [pc, #240]	@ (8012188 <SPI_CloseTransfer+0x13c>)
 8012098:	400b      	ands	r3, r1
 801209a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	689a      	ldr	r2, [r3, #8]
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80120aa:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80120b2:	b2db      	uxtb	r3, r3
 80120b4:	2b04      	cmp	r3, #4
 80120b6:	d014      	beq.n	80120e2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	f003 0320 	and.w	r3, r3, #32
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d00f      	beq.n	80120e2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80120c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	681b      	ldr	r3, [r3, #0]
 80120d6:	699a      	ldr	r2, [r3, #24]
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	f042 0220 	orr.w	r2, r2, #32
 80120e0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80120e8:	b2db      	uxtb	r3, r3
 80120ea:	2b03      	cmp	r3, #3
 80120ec:	d014      	beq.n	8012118 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80120ee:	68fb      	ldr	r3, [r7, #12]
 80120f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d00f      	beq.n	8012118 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80120fe:	f043 0204 	orr.w	r2, r3, #4
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	699a      	ldr	r2, [r3, #24]
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012116:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8012118:	68fb      	ldr	r3, [r7, #12]
 801211a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801211e:	2b00      	cmp	r3, #0
 8012120:	d00f      	beq.n	8012142 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012128:	f043 0201 	orr.w	r2, r3, #1
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	699a      	ldr	r2, [r3, #24]
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012140:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012148:	2b00      	cmp	r3, #0
 801214a:	d00f      	beq.n	801216c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012152:	f043 0208 	orr.w	r2, r3, #8
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	699a      	ldr	r2, [r3, #24]
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801216a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	2200      	movs	r2, #0
 8012170:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	2200      	movs	r2, #0
 8012178:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 801217c:	bf00      	nop
 801217e:	3714      	adds	r7, #20
 8012180:	46bd      	mov	sp, r7
 8012182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012186:	4770      	bx	lr
 8012188:	fffffc90 	.word	0xfffffc90

0801218c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 801218c:	b580      	push	{r7, lr}
 801218e:	b084      	sub	sp, #16
 8012190:	af00      	add	r7, sp, #0
 8012192:	60f8      	str	r0, [r7, #12]
 8012194:	60b9      	str	r1, [r7, #8]
 8012196:	603b      	str	r3, [r7, #0]
 8012198:	4613      	mov	r3, r2
 801219a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801219c:	e010      	b.n	80121c0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801219e:	f7f5 fa1f 	bl	80075e0 <HAL_GetTick>
 80121a2:	4602      	mov	r2, r0
 80121a4:	69bb      	ldr	r3, [r7, #24]
 80121a6:	1ad3      	subs	r3, r2, r3
 80121a8:	683a      	ldr	r2, [r7, #0]
 80121aa:	429a      	cmp	r2, r3
 80121ac:	d803      	bhi.n	80121b6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80121ae:	683b      	ldr	r3, [r7, #0]
 80121b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121b4:	d102      	bne.n	80121bc <SPI_WaitOnFlagUntilTimeout+0x30>
 80121b6:	683b      	ldr	r3, [r7, #0]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d101      	bne.n	80121c0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80121bc:	2303      	movs	r3, #3
 80121be:	e00f      	b.n	80121e0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	695a      	ldr	r2, [r3, #20]
 80121c6:	68bb      	ldr	r3, [r7, #8]
 80121c8:	4013      	ands	r3, r2
 80121ca:	68ba      	ldr	r2, [r7, #8]
 80121cc:	429a      	cmp	r2, r3
 80121ce:	bf0c      	ite	eq
 80121d0:	2301      	moveq	r3, #1
 80121d2:	2300      	movne	r3, #0
 80121d4:	b2db      	uxtb	r3, r3
 80121d6:	461a      	mov	r2, r3
 80121d8:	79fb      	ldrb	r3, [r7, #7]
 80121da:	429a      	cmp	r2, r3
 80121dc:	d0df      	beq.n	801219e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80121de:	2300      	movs	r3, #0
}
 80121e0:	4618      	mov	r0, r3
 80121e2:	3710      	adds	r7, #16
 80121e4:	46bd      	mov	sp, r7
 80121e6:	bd80      	pop	{r7, pc}

080121e8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80121e8:	b480      	push	{r7}
 80121ea:	b085      	sub	sp, #20
 80121ec:	af00      	add	r7, sp, #0
 80121ee:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80121f4:	095b      	lsrs	r3, r3, #5
 80121f6:	3301      	adds	r3, #1
 80121f8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	68db      	ldr	r3, [r3, #12]
 80121fe:	3301      	adds	r3, #1
 8012200:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8012202:	68bb      	ldr	r3, [r7, #8]
 8012204:	3307      	adds	r3, #7
 8012206:	08db      	lsrs	r3, r3, #3
 8012208:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 801220a:	68bb      	ldr	r3, [r7, #8]
 801220c:	68fa      	ldr	r2, [r7, #12]
 801220e:	fb02 f303 	mul.w	r3, r2, r3
}
 8012212:	4618      	mov	r0, r3
 8012214:	3714      	adds	r7, #20
 8012216:	46bd      	mov	sp, r7
 8012218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801221c:	4770      	bx	lr

0801221e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801221e:	b580      	push	{r7, lr}
 8012220:	b082      	sub	sp, #8
 8012222:	af00      	add	r7, sp, #0
 8012224:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	2b00      	cmp	r3, #0
 801222a:	d101      	bne.n	8012230 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801222c:	2301      	movs	r3, #1
 801222e:	e049      	b.n	80122c4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8012236:	b2db      	uxtb	r3, r3
 8012238:	2b00      	cmp	r3, #0
 801223a:	d106      	bne.n	801224a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801223c:	687b      	ldr	r3, [r7, #4]
 801223e:	2200      	movs	r2, #0
 8012240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012244:	6878      	ldr	r0, [r7, #4]
 8012246:	f7f2 ff2f 	bl	80050a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	2202      	movs	r2, #2
 801224e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	681a      	ldr	r2, [r3, #0]
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	3304      	adds	r3, #4
 801225a:	4619      	mov	r1, r3
 801225c:	4610      	mov	r0, r2
 801225e:	f000 fad5 	bl	801280c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	2201      	movs	r2, #1
 8012266:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	2201      	movs	r2, #1
 801226e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2201      	movs	r2, #1
 8012276:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	2201      	movs	r2, #1
 801227e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	2201      	movs	r2, #1
 8012286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	2201      	movs	r2, #1
 801228e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	2201      	movs	r2, #1
 8012296:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	2201      	movs	r2, #1
 801229e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	2201      	movs	r2, #1
 80122a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2201      	movs	r2, #1
 80122ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	2201      	movs	r2, #1
 80122b6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	2201      	movs	r2, #1
 80122be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80122c2:	2300      	movs	r3, #0
}
 80122c4:	4618      	mov	r0, r3
 80122c6:	3708      	adds	r7, #8
 80122c8:	46bd      	mov	sp, r7
 80122ca:	bd80      	pop	{r7, pc}

080122cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80122cc:	b480      	push	{r7}
 80122ce:	b085      	sub	sp, #20
 80122d0:	af00      	add	r7, sp, #0
 80122d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80122da:	b2db      	uxtb	r3, r3
 80122dc:	2b01      	cmp	r3, #1
 80122de:	d001      	beq.n	80122e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80122e0:	2301      	movs	r3, #1
 80122e2:	e054      	b.n	801238e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	2202      	movs	r2, #2
 80122e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	68da      	ldr	r2, [r3, #12]
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	f042 0201 	orr.w	r2, r2, #1
 80122fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	681b      	ldr	r3, [r3, #0]
 8012300:	4a26      	ldr	r2, [pc, #152]	@ (801239c <HAL_TIM_Base_Start_IT+0xd0>)
 8012302:	4293      	cmp	r3, r2
 8012304:	d022      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801230e:	d01d      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	4a22      	ldr	r2, [pc, #136]	@ (80123a0 <HAL_TIM_Base_Start_IT+0xd4>)
 8012316:	4293      	cmp	r3, r2
 8012318:	d018      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	4a21      	ldr	r2, [pc, #132]	@ (80123a4 <HAL_TIM_Base_Start_IT+0xd8>)
 8012320:	4293      	cmp	r3, r2
 8012322:	d013      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	4a1f      	ldr	r2, [pc, #124]	@ (80123a8 <HAL_TIM_Base_Start_IT+0xdc>)
 801232a:	4293      	cmp	r3, r2
 801232c:	d00e      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	681b      	ldr	r3, [r3, #0]
 8012332:	4a1e      	ldr	r2, [pc, #120]	@ (80123ac <HAL_TIM_Base_Start_IT+0xe0>)
 8012334:	4293      	cmp	r3, r2
 8012336:	d009      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	4a1c      	ldr	r2, [pc, #112]	@ (80123b0 <HAL_TIM_Base_Start_IT+0xe4>)
 801233e:	4293      	cmp	r3, r2
 8012340:	d004      	beq.n	801234c <HAL_TIM_Base_Start_IT+0x80>
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	4a1b      	ldr	r2, [pc, #108]	@ (80123b4 <HAL_TIM_Base_Start_IT+0xe8>)
 8012348:	4293      	cmp	r3, r2
 801234a:	d115      	bne.n	8012378 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	689a      	ldr	r2, [r3, #8]
 8012352:	4b19      	ldr	r3, [pc, #100]	@ (80123b8 <HAL_TIM_Base_Start_IT+0xec>)
 8012354:	4013      	ands	r3, r2
 8012356:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	2b06      	cmp	r3, #6
 801235c:	d015      	beq.n	801238a <HAL_TIM_Base_Start_IT+0xbe>
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012364:	d011      	beq.n	801238a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	681a      	ldr	r2, [r3, #0]
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	f042 0201 	orr.w	r2, r2, #1
 8012374:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012376:	e008      	b.n	801238a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	681a      	ldr	r2, [r3, #0]
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	f042 0201 	orr.w	r2, r2, #1
 8012386:	601a      	str	r2, [r3, #0]
 8012388:	e000      	b.n	801238c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801238a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801238c:	2300      	movs	r3, #0
}
 801238e:	4618      	mov	r0, r3
 8012390:	3714      	adds	r7, #20
 8012392:	46bd      	mov	sp, r7
 8012394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012398:	4770      	bx	lr
 801239a:	bf00      	nop
 801239c:	40010000 	.word	0x40010000
 80123a0:	40000400 	.word	0x40000400
 80123a4:	40000800 	.word	0x40000800
 80123a8:	40000c00 	.word	0x40000c00
 80123ac:	40010400 	.word	0x40010400
 80123b0:	40001800 	.word	0x40001800
 80123b4:	40014000 	.word	0x40014000
 80123b8:	00010007 	.word	0x00010007

080123bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80123bc:	b580      	push	{r7, lr}
 80123be:	b084      	sub	sp, #16
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	68db      	ldr	r3, [r3, #12]
 80123ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	691b      	ldr	r3, [r3, #16]
 80123d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80123d4:	68bb      	ldr	r3, [r7, #8]
 80123d6:	f003 0302 	and.w	r3, r3, #2
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d020      	beq.n	8012420 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	f003 0302 	and.w	r3, r3, #2
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d01b      	beq.n	8012420 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	f06f 0202 	mvn.w	r2, #2
 80123f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80123f2:	687b      	ldr	r3, [r7, #4]
 80123f4:	2201      	movs	r2, #1
 80123f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	699b      	ldr	r3, [r3, #24]
 80123fe:	f003 0303 	and.w	r3, r3, #3
 8012402:	2b00      	cmp	r3, #0
 8012404:	d003      	beq.n	801240e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f000 f9e2 	bl	80127d0 <HAL_TIM_IC_CaptureCallback>
 801240c:	e005      	b.n	801241a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801240e:	6878      	ldr	r0, [r7, #4]
 8012410:	f000 f9d4 	bl	80127bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012414:	6878      	ldr	r0, [r7, #4]
 8012416:	f000 f9e5 	bl	80127e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801241a:	687b      	ldr	r3, [r7, #4]
 801241c:	2200      	movs	r2, #0
 801241e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012420:	68bb      	ldr	r3, [r7, #8]
 8012422:	f003 0304 	and.w	r3, r3, #4
 8012426:	2b00      	cmp	r3, #0
 8012428:	d020      	beq.n	801246c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	f003 0304 	and.w	r3, r3, #4
 8012430:	2b00      	cmp	r3, #0
 8012432:	d01b      	beq.n	801246c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	f06f 0204 	mvn.w	r2, #4
 801243c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2202      	movs	r2, #2
 8012442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	699b      	ldr	r3, [r3, #24]
 801244a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801244e:	2b00      	cmp	r3, #0
 8012450:	d003      	beq.n	801245a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012452:	6878      	ldr	r0, [r7, #4]
 8012454:	f000 f9bc 	bl	80127d0 <HAL_TIM_IC_CaptureCallback>
 8012458:	e005      	b.n	8012466 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801245a:	6878      	ldr	r0, [r7, #4]
 801245c:	f000 f9ae 	bl	80127bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012460:	6878      	ldr	r0, [r7, #4]
 8012462:	f000 f9bf 	bl	80127e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	2200      	movs	r2, #0
 801246a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 801246c:	68bb      	ldr	r3, [r7, #8]
 801246e:	f003 0308 	and.w	r3, r3, #8
 8012472:	2b00      	cmp	r3, #0
 8012474:	d020      	beq.n	80124b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8012476:	68fb      	ldr	r3, [r7, #12]
 8012478:	f003 0308 	and.w	r3, r3, #8
 801247c:	2b00      	cmp	r3, #0
 801247e:	d01b      	beq.n	80124b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012480:	687b      	ldr	r3, [r7, #4]
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	f06f 0208 	mvn.w	r2, #8
 8012488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	2204      	movs	r2, #4
 801248e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	681b      	ldr	r3, [r3, #0]
 8012494:	69db      	ldr	r3, [r3, #28]
 8012496:	f003 0303 	and.w	r3, r3, #3
 801249a:	2b00      	cmp	r3, #0
 801249c:	d003      	beq.n	80124a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801249e:	6878      	ldr	r0, [r7, #4]
 80124a0:	f000 f996 	bl	80127d0 <HAL_TIM_IC_CaptureCallback>
 80124a4:	e005      	b.n	80124b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f000 f988 	bl	80127bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80124ac:	6878      	ldr	r0, [r7, #4]
 80124ae:	f000 f999 	bl	80127e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2200      	movs	r2, #0
 80124b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80124b8:	68bb      	ldr	r3, [r7, #8]
 80124ba:	f003 0310 	and.w	r3, r3, #16
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d020      	beq.n	8012504 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	f003 0310 	and.w	r3, r3, #16
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d01b      	beq.n	8012504 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	f06f 0210 	mvn.w	r2, #16
 80124d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	2208      	movs	r2, #8
 80124da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	69db      	ldr	r3, [r3, #28]
 80124e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d003      	beq.n	80124f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80124ea:	6878      	ldr	r0, [r7, #4]
 80124ec:	f000 f970 	bl	80127d0 <HAL_TIM_IC_CaptureCallback>
 80124f0:	e005      	b.n	80124fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80124f2:	6878      	ldr	r0, [r7, #4]
 80124f4:	f000 f962 	bl	80127bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80124f8:	6878      	ldr	r0, [r7, #4]
 80124fa:	f000 f973 	bl	80127e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	2200      	movs	r2, #0
 8012502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012504:	68bb      	ldr	r3, [r7, #8]
 8012506:	f003 0301 	and.w	r3, r3, #1
 801250a:	2b00      	cmp	r3, #0
 801250c:	d00c      	beq.n	8012528 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801250e:	68fb      	ldr	r3, [r7, #12]
 8012510:	f003 0301 	and.w	r3, r3, #1
 8012514:	2b00      	cmp	r3, #0
 8012516:	d007      	beq.n	8012528 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	f06f 0201 	mvn.w	r2, #1
 8012520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012522:	6878      	ldr	r0, [r7, #4]
 8012524:	f7ef fa7c 	bl	8001a20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012528:	68bb      	ldr	r3, [r7, #8]
 801252a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801252e:	2b00      	cmp	r3, #0
 8012530:	d104      	bne.n	801253c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8012532:	68bb      	ldr	r3, [r7, #8]
 8012534:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8012538:	2b00      	cmp	r3, #0
 801253a:	d00c      	beq.n	8012556 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801253c:	68fb      	ldr	r3, [r7, #12]
 801253e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012542:	2b00      	cmp	r3, #0
 8012544:	d007      	beq.n	8012556 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801254e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012550:	6878      	ldr	r0, [r7, #4]
 8012552:	f000 fb31 	bl	8012bb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8012556:	68bb      	ldr	r3, [r7, #8]
 8012558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801255c:	2b00      	cmp	r3, #0
 801255e:	d00c      	beq.n	801257a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012560:	68fb      	ldr	r3, [r7, #12]
 8012562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012566:	2b00      	cmp	r3, #0
 8012568:	d007      	beq.n	801257a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8012572:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012574:	6878      	ldr	r0, [r7, #4]
 8012576:	f000 fb29 	bl	8012bcc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012580:	2b00      	cmp	r3, #0
 8012582:	d00c      	beq.n	801259e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012584:	68fb      	ldr	r3, [r7, #12]
 8012586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801258a:	2b00      	cmp	r3, #0
 801258c:	d007      	beq.n	801259e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8012596:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8012598:	6878      	ldr	r0, [r7, #4]
 801259a:	f000 f92d 	bl	80127f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801259e:	68bb      	ldr	r3, [r7, #8]
 80125a0:	f003 0320 	and.w	r3, r3, #32
 80125a4:	2b00      	cmp	r3, #0
 80125a6:	d00c      	beq.n	80125c2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	f003 0320 	and.w	r3, r3, #32
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d007      	beq.n	80125c2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	f06f 0220 	mvn.w	r2, #32
 80125ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80125bc:	6878      	ldr	r0, [r7, #4]
 80125be:	f000 faf1 	bl	8012ba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80125c2:	bf00      	nop
 80125c4:	3710      	adds	r7, #16
 80125c6:	46bd      	mov	sp, r7
 80125c8:	bd80      	pop	{r7, pc}
	...

080125cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	b084      	sub	sp, #16
 80125d0:	af00      	add	r7, sp, #0
 80125d2:	6078      	str	r0, [r7, #4]
 80125d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80125d6:	2300      	movs	r3, #0
 80125d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80125e0:	2b01      	cmp	r3, #1
 80125e2:	d101      	bne.n	80125e8 <HAL_TIM_ConfigClockSource+0x1c>
 80125e4:	2302      	movs	r3, #2
 80125e6:	e0dc      	b.n	80127a2 <HAL_TIM_ConfigClockSource+0x1d6>
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	2201      	movs	r2, #1
 80125ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	2202      	movs	r2, #2
 80125f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	689b      	ldr	r3, [r3, #8]
 80125fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8012600:	68ba      	ldr	r2, [r7, #8]
 8012602:	4b6a      	ldr	r3, [pc, #424]	@ (80127ac <HAL_TIM_ConfigClockSource+0x1e0>)
 8012604:	4013      	ands	r3, r2
 8012606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012608:	68bb      	ldr	r3, [r7, #8]
 801260a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801260e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	68ba      	ldr	r2, [r7, #8]
 8012616:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8012618:	683b      	ldr	r3, [r7, #0]
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	4a64      	ldr	r2, [pc, #400]	@ (80127b0 <HAL_TIM_ConfigClockSource+0x1e4>)
 801261e:	4293      	cmp	r3, r2
 8012620:	f000 80a9 	beq.w	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 8012624:	4a62      	ldr	r2, [pc, #392]	@ (80127b0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8012626:	4293      	cmp	r3, r2
 8012628:	f200 80ae 	bhi.w	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 801262c:	4a61      	ldr	r2, [pc, #388]	@ (80127b4 <HAL_TIM_ConfigClockSource+0x1e8>)
 801262e:	4293      	cmp	r3, r2
 8012630:	f000 80a1 	beq.w	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 8012634:	4a5f      	ldr	r2, [pc, #380]	@ (80127b4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012636:	4293      	cmp	r3, r2
 8012638:	f200 80a6 	bhi.w	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 801263c:	4a5e      	ldr	r2, [pc, #376]	@ (80127b8 <HAL_TIM_ConfigClockSource+0x1ec>)
 801263e:	4293      	cmp	r3, r2
 8012640:	f000 8099 	beq.w	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 8012644:	4a5c      	ldr	r2, [pc, #368]	@ (80127b8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012646:	4293      	cmp	r3, r2
 8012648:	f200 809e 	bhi.w	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 801264c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012650:	f000 8091 	beq.w	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 8012654:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012658:	f200 8096 	bhi.w	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 801265c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012660:	f000 8089 	beq.w	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 8012664:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012668:	f200 808e 	bhi.w	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 801266c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012670:	d03e      	beq.n	80126f0 <HAL_TIM_ConfigClockSource+0x124>
 8012672:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012676:	f200 8087 	bhi.w	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 801267a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801267e:	f000 8086 	beq.w	801278e <HAL_TIM_ConfigClockSource+0x1c2>
 8012682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012686:	d87f      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 8012688:	2b70      	cmp	r3, #112	@ 0x70
 801268a:	d01a      	beq.n	80126c2 <HAL_TIM_ConfigClockSource+0xf6>
 801268c:	2b70      	cmp	r3, #112	@ 0x70
 801268e:	d87b      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 8012690:	2b60      	cmp	r3, #96	@ 0x60
 8012692:	d050      	beq.n	8012736 <HAL_TIM_ConfigClockSource+0x16a>
 8012694:	2b60      	cmp	r3, #96	@ 0x60
 8012696:	d877      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 8012698:	2b50      	cmp	r3, #80	@ 0x50
 801269a:	d03c      	beq.n	8012716 <HAL_TIM_ConfigClockSource+0x14a>
 801269c:	2b50      	cmp	r3, #80	@ 0x50
 801269e:	d873      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a0:	2b40      	cmp	r3, #64	@ 0x40
 80126a2:	d058      	beq.n	8012756 <HAL_TIM_ConfigClockSource+0x18a>
 80126a4:	2b40      	cmp	r3, #64	@ 0x40
 80126a6:	d86f      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 80126a8:	2b30      	cmp	r3, #48	@ 0x30
 80126aa:	d064      	beq.n	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 80126ac:	2b30      	cmp	r3, #48	@ 0x30
 80126ae:	d86b      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b0:	2b20      	cmp	r3, #32
 80126b2:	d060      	beq.n	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 80126b4:	2b20      	cmp	r3, #32
 80126b6:	d867      	bhi.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d05c      	beq.n	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 80126bc:	2b10      	cmp	r3, #16
 80126be:	d05a      	beq.n	8012776 <HAL_TIM_ConfigClockSource+0x1aa>
 80126c0:	e062      	b.n	8012788 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126c6:	683b      	ldr	r3, [r7, #0]
 80126c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126ca:	683b      	ldr	r3, [r7, #0]
 80126cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126ce:	683b      	ldr	r3, [r7, #0]
 80126d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80126d2:	f000 f9b9 	bl	8012a48 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80126d6:	687b      	ldr	r3, [r7, #4]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	689b      	ldr	r3, [r3, #8]
 80126dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80126de:	68bb      	ldr	r3, [r7, #8]
 80126e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80126e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	68ba      	ldr	r2, [r7, #8]
 80126ec:	609a      	str	r2, [r3, #8]
      break;
 80126ee:	e04f      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80126f4:	683b      	ldr	r3, [r7, #0]
 80126f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80126fc:	683b      	ldr	r3, [r7, #0]
 80126fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8012700:	f000 f9a2 	bl	8012a48 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	689a      	ldr	r2, [r3, #8]
 801270a:	687b      	ldr	r3, [r7, #4]
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012712:	609a      	str	r2, [r3, #8]
      break;
 8012714:	e03c      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801271a:	683b      	ldr	r3, [r7, #0]
 801271c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801271e:	683b      	ldr	r3, [r7, #0]
 8012720:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012722:	461a      	mov	r2, r3
 8012724:	f000 f912 	bl	801294c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2150      	movs	r1, #80	@ 0x50
 801272e:	4618      	mov	r0, r3
 8012730:	f000 f96c 	bl	8012a0c <TIM_ITRx_SetConfig>
      break;
 8012734:	e02c      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801273a:	683b      	ldr	r3, [r7, #0]
 801273c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801273e:	683b      	ldr	r3, [r7, #0]
 8012740:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8012742:	461a      	mov	r2, r3
 8012744:	f000 f931 	bl	80129aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	2160      	movs	r1, #96	@ 0x60
 801274e:	4618      	mov	r0, r3
 8012750:	f000 f95c 	bl	8012a0c <TIM_ITRx_SetConfig>
      break;
 8012754:	e01c      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012756:	687b      	ldr	r3, [r7, #4]
 8012758:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801275a:	683b      	ldr	r3, [r7, #0]
 801275c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801275e:	683b      	ldr	r3, [r7, #0]
 8012760:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8012762:	461a      	mov	r2, r3
 8012764:	f000 f8f2 	bl	801294c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	2140      	movs	r1, #64	@ 0x40
 801276e:	4618      	mov	r0, r3
 8012770:	f000 f94c 	bl	8012a0c <TIM_ITRx_SetConfig>
      break;
 8012774:	e00c      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	681a      	ldr	r2, [r3, #0]
 801277a:	683b      	ldr	r3, [r7, #0]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	4619      	mov	r1, r3
 8012780:	4610      	mov	r0, r2
 8012782:	f000 f943 	bl	8012a0c <TIM_ITRx_SetConfig>
      break;
 8012786:	e003      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012788:	2301      	movs	r3, #1
 801278a:	73fb      	strb	r3, [r7, #15]
      break;
 801278c:	e000      	b.n	8012790 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801278e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	2201      	movs	r2, #1
 8012794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	2200      	movs	r2, #0
 801279c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80127a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80127a2:	4618      	mov	r0, r3
 80127a4:	3710      	adds	r7, #16
 80127a6:	46bd      	mov	sp, r7
 80127a8:	bd80      	pop	{r7, pc}
 80127aa:	bf00      	nop
 80127ac:	ffceff88 	.word	0xffceff88
 80127b0:	00100040 	.word	0x00100040
 80127b4:	00100030 	.word	0x00100030
 80127b8:	00100020 	.word	0x00100020

080127bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80127bc:	b480      	push	{r7}
 80127be:	b083      	sub	sp, #12
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80127c4:	bf00      	nop
 80127c6:	370c      	adds	r7, #12
 80127c8:	46bd      	mov	sp, r7
 80127ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ce:	4770      	bx	lr

080127d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80127d0:	b480      	push	{r7}
 80127d2:	b083      	sub	sp, #12
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80127d8:	bf00      	nop
 80127da:	370c      	adds	r7, #12
 80127dc:	46bd      	mov	sp, r7
 80127de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127e2:	4770      	bx	lr

080127e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80127e4:	b480      	push	{r7}
 80127e6:	b083      	sub	sp, #12
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80127ec:	bf00      	nop
 80127ee:	370c      	adds	r7, #12
 80127f0:	46bd      	mov	sp, r7
 80127f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f6:	4770      	bx	lr

080127f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80127f8:	b480      	push	{r7}
 80127fa:	b083      	sub	sp, #12
 80127fc:	af00      	add	r7, sp, #0
 80127fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8012800:	bf00      	nop
 8012802:	370c      	adds	r7, #12
 8012804:	46bd      	mov	sp, r7
 8012806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801280a:	4770      	bx	lr

0801280c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801280c:	b480      	push	{r7}
 801280e:	b085      	sub	sp, #20
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
 8012814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	4a43      	ldr	r2, [pc, #268]	@ (801292c <TIM_Base_SetConfig+0x120>)
 8012820:	4293      	cmp	r3, r2
 8012822:	d013      	beq.n	801284c <TIM_Base_SetConfig+0x40>
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801282a:	d00f      	beq.n	801284c <TIM_Base_SetConfig+0x40>
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	4a40      	ldr	r2, [pc, #256]	@ (8012930 <TIM_Base_SetConfig+0x124>)
 8012830:	4293      	cmp	r3, r2
 8012832:	d00b      	beq.n	801284c <TIM_Base_SetConfig+0x40>
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	4a3f      	ldr	r2, [pc, #252]	@ (8012934 <TIM_Base_SetConfig+0x128>)
 8012838:	4293      	cmp	r3, r2
 801283a:	d007      	beq.n	801284c <TIM_Base_SetConfig+0x40>
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	4a3e      	ldr	r2, [pc, #248]	@ (8012938 <TIM_Base_SetConfig+0x12c>)
 8012840:	4293      	cmp	r3, r2
 8012842:	d003      	beq.n	801284c <TIM_Base_SetConfig+0x40>
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	4a3d      	ldr	r2, [pc, #244]	@ (801293c <TIM_Base_SetConfig+0x130>)
 8012848:	4293      	cmp	r3, r2
 801284a:	d108      	bne.n	801285e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801284c:	68fb      	ldr	r3, [r7, #12]
 801284e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012854:	683b      	ldr	r3, [r7, #0]
 8012856:	685b      	ldr	r3, [r3, #4]
 8012858:	68fa      	ldr	r2, [r7, #12]
 801285a:	4313      	orrs	r3, r2
 801285c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	4a32      	ldr	r2, [pc, #200]	@ (801292c <TIM_Base_SetConfig+0x120>)
 8012862:	4293      	cmp	r3, r2
 8012864:	d01f      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801286c:	d01b      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	4a2f      	ldr	r2, [pc, #188]	@ (8012930 <TIM_Base_SetConfig+0x124>)
 8012872:	4293      	cmp	r3, r2
 8012874:	d017      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	4a2e      	ldr	r2, [pc, #184]	@ (8012934 <TIM_Base_SetConfig+0x128>)
 801287a:	4293      	cmp	r3, r2
 801287c:	d013      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	4a2d      	ldr	r2, [pc, #180]	@ (8012938 <TIM_Base_SetConfig+0x12c>)
 8012882:	4293      	cmp	r3, r2
 8012884:	d00f      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	4a2c      	ldr	r2, [pc, #176]	@ (801293c <TIM_Base_SetConfig+0x130>)
 801288a:	4293      	cmp	r3, r2
 801288c:	d00b      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 801288e:	687b      	ldr	r3, [r7, #4]
 8012890:	4a2b      	ldr	r2, [pc, #172]	@ (8012940 <TIM_Base_SetConfig+0x134>)
 8012892:	4293      	cmp	r3, r2
 8012894:	d007      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	4a2a      	ldr	r2, [pc, #168]	@ (8012944 <TIM_Base_SetConfig+0x138>)
 801289a:	4293      	cmp	r3, r2
 801289c:	d003      	beq.n	80128a6 <TIM_Base_SetConfig+0x9a>
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	4a29      	ldr	r2, [pc, #164]	@ (8012948 <TIM_Base_SetConfig+0x13c>)
 80128a2:	4293      	cmp	r3, r2
 80128a4:	d108      	bne.n	80128b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80128ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80128ae:	683b      	ldr	r3, [r7, #0]
 80128b0:	68db      	ldr	r3, [r3, #12]
 80128b2:	68fa      	ldr	r2, [r7, #12]
 80128b4:	4313      	orrs	r3, r2
 80128b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80128be:	683b      	ldr	r3, [r7, #0]
 80128c0:	695b      	ldr	r3, [r3, #20]
 80128c2:	4313      	orrs	r3, r2
 80128c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80128c6:	683b      	ldr	r3, [r7, #0]
 80128c8:	689a      	ldr	r2, [r3, #8]
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80128ce:	683b      	ldr	r3, [r7, #0]
 80128d0:	681a      	ldr	r2, [r3, #0]
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	4a14      	ldr	r2, [pc, #80]	@ (801292c <TIM_Base_SetConfig+0x120>)
 80128da:	4293      	cmp	r3, r2
 80128dc:	d00f      	beq.n	80128fe <TIM_Base_SetConfig+0xf2>
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	4a16      	ldr	r2, [pc, #88]	@ (801293c <TIM_Base_SetConfig+0x130>)
 80128e2:	4293      	cmp	r3, r2
 80128e4:	d00b      	beq.n	80128fe <TIM_Base_SetConfig+0xf2>
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	4a15      	ldr	r2, [pc, #84]	@ (8012940 <TIM_Base_SetConfig+0x134>)
 80128ea:	4293      	cmp	r3, r2
 80128ec:	d007      	beq.n	80128fe <TIM_Base_SetConfig+0xf2>
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	4a14      	ldr	r2, [pc, #80]	@ (8012944 <TIM_Base_SetConfig+0x138>)
 80128f2:	4293      	cmp	r3, r2
 80128f4:	d003      	beq.n	80128fe <TIM_Base_SetConfig+0xf2>
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	4a13      	ldr	r2, [pc, #76]	@ (8012948 <TIM_Base_SetConfig+0x13c>)
 80128fa:	4293      	cmp	r3, r2
 80128fc:	d103      	bne.n	8012906 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80128fe:	683b      	ldr	r3, [r7, #0]
 8012900:	691a      	ldr	r2, [r3, #16]
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8012906:	687b      	ldr	r3, [r7, #4]
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	f043 0204 	orr.w	r2, r3, #4
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	2201      	movs	r2, #1
 8012916:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	68fa      	ldr	r2, [r7, #12]
 801291c:	601a      	str	r2, [r3, #0]
}
 801291e:	bf00      	nop
 8012920:	3714      	adds	r7, #20
 8012922:	46bd      	mov	sp, r7
 8012924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012928:	4770      	bx	lr
 801292a:	bf00      	nop
 801292c:	40010000 	.word	0x40010000
 8012930:	40000400 	.word	0x40000400
 8012934:	40000800 	.word	0x40000800
 8012938:	40000c00 	.word	0x40000c00
 801293c:	40010400 	.word	0x40010400
 8012940:	40014000 	.word	0x40014000
 8012944:	40014400 	.word	0x40014400
 8012948:	40014800 	.word	0x40014800

0801294c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801294c:	b480      	push	{r7}
 801294e:	b087      	sub	sp, #28
 8012950:	af00      	add	r7, sp, #0
 8012952:	60f8      	str	r0, [r7, #12]
 8012954:	60b9      	str	r1, [r7, #8]
 8012956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	6a1b      	ldr	r3, [r3, #32]
 801295c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	6a1b      	ldr	r3, [r3, #32]
 8012962:	f023 0201 	bic.w	r2, r3, #1
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	699b      	ldr	r3, [r3, #24]
 801296e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8012976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	011b      	lsls	r3, r3, #4
 801297c:	693a      	ldr	r2, [r7, #16]
 801297e:	4313      	orrs	r3, r2
 8012980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8012982:	697b      	ldr	r3, [r7, #20]
 8012984:	f023 030a 	bic.w	r3, r3, #10
 8012988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801298a:	697a      	ldr	r2, [r7, #20]
 801298c:	68bb      	ldr	r3, [r7, #8]
 801298e:	4313      	orrs	r3, r2
 8012990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	693a      	ldr	r2, [r7, #16]
 8012996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	697a      	ldr	r2, [r7, #20]
 801299c:	621a      	str	r2, [r3, #32]
}
 801299e:	bf00      	nop
 80129a0:	371c      	adds	r7, #28
 80129a2:	46bd      	mov	sp, r7
 80129a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a8:	4770      	bx	lr

080129aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80129aa:	b480      	push	{r7}
 80129ac:	b087      	sub	sp, #28
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	60f8      	str	r0, [r7, #12]
 80129b2:	60b9      	str	r1, [r7, #8]
 80129b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	6a1b      	ldr	r3, [r3, #32]
 80129ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	6a1b      	ldr	r3, [r3, #32]
 80129c0:	f023 0210 	bic.w	r2, r3, #16
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	699b      	ldr	r3, [r3, #24]
 80129cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80129ce:	693b      	ldr	r3, [r7, #16]
 80129d0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80129d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	031b      	lsls	r3, r3, #12
 80129da:	693a      	ldr	r2, [r7, #16]
 80129dc:	4313      	orrs	r3, r2
 80129de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80129e0:	697b      	ldr	r3, [r7, #20]
 80129e2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80129e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80129e8:	68bb      	ldr	r3, [r7, #8]
 80129ea:	011b      	lsls	r3, r3, #4
 80129ec:	697a      	ldr	r2, [r7, #20]
 80129ee:	4313      	orrs	r3, r2
 80129f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80129f2:	68fb      	ldr	r3, [r7, #12]
 80129f4:	693a      	ldr	r2, [r7, #16]
 80129f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	697a      	ldr	r2, [r7, #20]
 80129fc:	621a      	str	r2, [r3, #32]
}
 80129fe:	bf00      	nop
 8012a00:	371c      	adds	r7, #28
 8012a02:	46bd      	mov	sp, r7
 8012a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a08:	4770      	bx	lr
	...

08012a0c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8012a0c:	b480      	push	{r7}
 8012a0e:	b085      	sub	sp, #20
 8012a10:	af00      	add	r7, sp, #0
 8012a12:	6078      	str	r0, [r7, #4]
 8012a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	689b      	ldr	r3, [r3, #8]
 8012a1a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8012a1c:	68fa      	ldr	r2, [r7, #12]
 8012a1e:	4b09      	ldr	r3, [pc, #36]	@ (8012a44 <TIM_ITRx_SetConfig+0x38>)
 8012a20:	4013      	ands	r3, r2
 8012a22:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012a24:	683a      	ldr	r2, [r7, #0]
 8012a26:	68fb      	ldr	r3, [r7, #12]
 8012a28:	4313      	orrs	r3, r2
 8012a2a:	f043 0307 	orr.w	r3, r3, #7
 8012a2e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	68fa      	ldr	r2, [r7, #12]
 8012a34:	609a      	str	r2, [r3, #8]
}
 8012a36:	bf00      	nop
 8012a38:	3714      	adds	r7, #20
 8012a3a:	46bd      	mov	sp, r7
 8012a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a40:	4770      	bx	lr
 8012a42:	bf00      	nop
 8012a44:	ffcfff8f 	.word	0xffcfff8f

08012a48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012a48:	b480      	push	{r7}
 8012a4a:	b087      	sub	sp, #28
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	60f8      	str	r0, [r7, #12]
 8012a50:	60b9      	str	r1, [r7, #8]
 8012a52:	607a      	str	r2, [r7, #4]
 8012a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	689b      	ldr	r3, [r3, #8]
 8012a5a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012a5c:	697b      	ldr	r3, [r7, #20]
 8012a5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8012a62:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012a64:	683b      	ldr	r3, [r7, #0]
 8012a66:	021a      	lsls	r2, r3, #8
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	431a      	orrs	r2, r3
 8012a6c:	68bb      	ldr	r3, [r7, #8]
 8012a6e:	4313      	orrs	r3, r2
 8012a70:	697a      	ldr	r2, [r7, #20]
 8012a72:	4313      	orrs	r3, r2
 8012a74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	697a      	ldr	r2, [r7, #20]
 8012a7a:	609a      	str	r2, [r3, #8]
}
 8012a7c:	bf00      	nop
 8012a7e:	371c      	adds	r7, #28
 8012a80:	46bd      	mov	sp, r7
 8012a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a86:	4770      	bx	lr

08012a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012a88:	b480      	push	{r7}
 8012a8a:	b085      	sub	sp, #20
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
 8012a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012a98:	2b01      	cmp	r3, #1
 8012a9a:	d101      	bne.n	8012aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012a9c:	2302      	movs	r3, #2
 8012a9e:	e06d      	b.n	8012b7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	2201      	movs	r2, #1
 8012aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012aa8:	687b      	ldr	r3, [r7, #4]
 8012aaa:	2202      	movs	r2, #2
 8012aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	685b      	ldr	r3, [r3, #4]
 8012ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	689b      	ldr	r3, [r3, #8]
 8012abe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	4a30      	ldr	r2, [pc, #192]	@ (8012b88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012ac6:	4293      	cmp	r3, r2
 8012ac8:	d004      	beq.n	8012ad4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	681b      	ldr	r3, [r3, #0]
 8012ace:	4a2f      	ldr	r2, [pc, #188]	@ (8012b8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012ad0:	4293      	cmp	r3, r2
 8012ad2:	d108      	bne.n	8012ae6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8012ada:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8012adc:	683b      	ldr	r3, [r7, #0]
 8012ade:	685b      	ldr	r3, [r3, #4]
 8012ae0:	68fa      	ldr	r2, [r7, #12]
 8012ae2:	4313      	orrs	r3, r2
 8012ae4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8012ae6:	68fb      	ldr	r3, [r7, #12]
 8012ae8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012aec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8012aee:	683b      	ldr	r3, [r7, #0]
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	68fa      	ldr	r2, [r7, #12]
 8012af4:	4313      	orrs	r3, r2
 8012af6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	681b      	ldr	r3, [r3, #0]
 8012afc:	68fa      	ldr	r2, [r7, #12]
 8012afe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	4a20      	ldr	r2, [pc, #128]	@ (8012b88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012b06:	4293      	cmp	r3, r2
 8012b08:	d022      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012b12:	d01d      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	4a1d      	ldr	r2, [pc, #116]	@ (8012b90 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8012b1a:	4293      	cmp	r3, r2
 8012b1c:	d018      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	4a1c      	ldr	r2, [pc, #112]	@ (8012b94 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8012b24:	4293      	cmp	r3, r2
 8012b26:	d013      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8012b98 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8012b2e:	4293      	cmp	r3, r2
 8012b30:	d00e      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	4a15      	ldr	r2, [pc, #84]	@ (8012b8c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012b38:	4293      	cmp	r3, r2
 8012b3a:	d009      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	4a16      	ldr	r2, [pc, #88]	@ (8012b9c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8012b42:	4293      	cmp	r3, r2
 8012b44:	d004      	beq.n	8012b50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	4a15      	ldr	r2, [pc, #84]	@ (8012ba0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8012b4c:	4293      	cmp	r3, r2
 8012b4e:	d10c      	bne.n	8012b6a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8012b50:	68bb      	ldr	r3, [r7, #8]
 8012b52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012b56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012b58:	683b      	ldr	r3, [r7, #0]
 8012b5a:	689b      	ldr	r3, [r3, #8]
 8012b5c:	68ba      	ldr	r2, [r7, #8]
 8012b5e:	4313      	orrs	r3, r2
 8012b60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	68ba      	ldr	r2, [r7, #8]
 8012b68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	2201      	movs	r2, #1
 8012b6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	2200      	movs	r2, #0
 8012b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8012b7a:	2300      	movs	r3, #0
}
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	3714      	adds	r7, #20
 8012b80:	46bd      	mov	sp, r7
 8012b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b86:	4770      	bx	lr
 8012b88:	40010000 	.word	0x40010000
 8012b8c:	40010400 	.word	0x40010400
 8012b90:	40000400 	.word	0x40000400
 8012b94:	40000800 	.word	0x40000800
 8012b98:	40000c00 	.word	0x40000c00
 8012b9c:	40001800 	.word	0x40001800
 8012ba0:	40014000 	.word	0x40014000

08012ba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8012ba4:	b480      	push	{r7}
 8012ba6:	b083      	sub	sp, #12
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8012bac:	bf00      	nop
 8012bae:	370c      	adds	r7, #12
 8012bb0:	46bd      	mov	sp, r7
 8012bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bb6:	4770      	bx	lr

08012bb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8012bb8:	b480      	push	{r7}
 8012bba:	b083      	sub	sp, #12
 8012bbc:	af00      	add	r7, sp, #0
 8012bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8012bc0:	bf00      	nop
 8012bc2:	370c      	adds	r7, #12
 8012bc4:	46bd      	mov	sp, r7
 8012bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bca:	4770      	bx	lr

08012bcc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8012bcc:	b480      	push	{r7}
 8012bce:	b083      	sub	sp, #12
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8012bd4:	bf00      	nop
 8012bd6:	370c      	adds	r7, #12
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr

08012be0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b082      	sub	sp, #8
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d101      	bne.n	8012bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8012bee:	2301      	movs	r3, #1
 8012bf0:	e042      	b.n	8012c78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d106      	bne.n	8012c0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	2200      	movs	r2, #0
 8012c00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8012c04:	6878      	ldr	r0, [r7, #4]
 8012c06:	f7f2 fa95 	bl	8005134 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	2224      	movs	r2, #36	@ 0x24
 8012c0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8012c12:	687b      	ldr	r3, [r7, #4]
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	681a      	ldr	r2, [r3, #0]
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	f022 0201 	bic.w	r2, r2, #1
 8012c20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012c26:	2b00      	cmp	r3, #0
 8012c28:	d002      	beq.n	8012c30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8012c2a:	6878      	ldr	r0, [r7, #4]
 8012c2c:	f001 fb20 	bl	8014270 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012c30:	6878      	ldr	r0, [r7, #4]
 8012c32:	f000 fdb5 	bl	80137a0 <UART_SetConfig>
 8012c36:	4603      	mov	r3, r0
 8012c38:	2b01      	cmp	r3, #1
 8012c3a:	d101      	bne.n	8012c40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8012c3c:	2301      	movs	r3, #1
 8012c3e:	e01b      	b.n	8012c78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	685a      	ldr	r2, [r3, #4]
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	681b      	ldr	r3, [r3, #0]
 8012c4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012c4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	689a      	ldr	r2, [r3, #8]
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012c5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	681a      	ldr	r2, [r3, #0]
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	f042 0201 	orr.w	r2, r2, #1
 8012c6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8012c70:	6878      	ldr	r0, [r7, #4]
 8012c72:	f001 fb9f 	bl	80143b4 <UART_CheckIdleState>
 8012c76:	4603      	mov	r3, r0
}
 8012c78:	4618      	mov	r0, r3
 8012c7a:	3708      	adds	r7, #8
 8012c7c:	46bd      	mov	sp, r7
 8012c7e:	bd80      	pop	{r7, pc}

08012c80 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012c80:	b580      	push	{r7, lr}
 8012c82:	b08a      	sub	sp, #40	@ 0x28
 8012c84:	af00      	add	r7, sp, #0
 8012c86:	60f8      	str	r0, [r7, #12]
 8012c88:	60b9      	str	r1, [r7, #8]
 8012c8a:	4613      	mov	r3, r2
 8012c8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012c94:	2b20      	cmp	r3, #32
 8012c96:	d137      	bne.n	8012d08 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8012c98:	68bb      	ldr	r3, [r7, #8]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d002      	beq.n	8012ca4 <HAL_UART_Receive_IT+0x24>
 8012c9e:	88fb      	ldrh	r3, [r7, #6]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d101      	bne.n	8012ca8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8012ca4:	2301      	movs	r3, #1
 8012ca6:	e030      	b.n	8012d0a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	2200      	movs	r2, #0
 8012cac:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	681b      	ldr	r3, [r3, #0]
 8012cb2:	4a18      	ldr	r2, [pc, #96]	@ (8012d14 <HAL_UART_Receive_IT+0x94>)
 8012cb4:	4293      	cmp	r3, r2
 8012cb6:	d01f      	beq.n	8012cf8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	685b      	ldr	r3, [r3, #4]
 8012cbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d018      	beq.n	8012cf8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	681b      	ldr	r3, [r3, #0]
 8012cca:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ccc:	697b      	ldr	r3, [r7, #20]
 8012cce:	e853 3f00 	ldrex	r3, [r3]
 8012cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8012cd4:	693b      	ldr	r3, [r7, #16]
 8012cd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8012cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	461a      	mov	r2, r3
 8012ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ce4:	623b      	str	r3, [r7, #32]
 8012ce6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ce8:	69f9      	ldr	r1, [r7, #28]
 8012cea:	6a3a      	ldr	r2, [r7, #32]
 8012cec:	e841 2300 	strex	r3, r2, [r1]
 8012cf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8012cf2:	69bb      	ldr	r3, [r7, #24]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d1e6      	bne.n	8012cc6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8012cf8:	88fb      	ldrh	r3, [r7, #6]
 8012cfa:	461a      	mov	r2, r3
 8012cfc:	68b9      	ldr	r1, [r7, #8]
 8012cfe:	68f8      	ldr	r0, [r7, #12]
 8012d00:	f001 fc70 	bl	80145e4 <UART_Start_Receive_IT>
 8012d04:	4603      	mov	r3, r0
 8012d06:	e000      	b.n	8012d0a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8012d08:	2302      	movs	r3, #2
  }
}
 8012d0a:	4618      	mov	r0, r3
 8012d0c:	3728      	adds	r7, #40	@ 0x28
 8012d0e:	46bd      	mov	sp, r7
 8012d10:	bd80      	pop	{r7, pc}
 8012d12:	bf00      	nop
 8012d14:	58000c00 	.word	0x58000c00

08012d18 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8012d18:	b580      	push	{r7, lr}
 8012d1a:	b08a      	sub	sp, #40	@ 0x28
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	60f8      	str	r0, [r7, #12]
 8012d20:	60b9      	str	r1, [r7, #8]
 8012d22:	4613      	mov	r3, r2
 8012d24:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8012d2c:	2b20      	cmp	r3, #32
 8012d2e:	d167      	bne.n	8012e00 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8012d30:	68bb      	ldr	r3, [r7, #8]
 8012d32:	2b00      	cmp	r3, #0
 8012d34:	d002      	beq.n	8012d3c <HAL_UART_Transmit_DMA+0x24>
 8012d36:	88fb      	ldrh	r3, [r7, #6]
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d101      	bne.n	8012d40 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8012d3c:	2301      	movs	r3, #1
 8012d3e:	e060      	b.n	8012e02 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	68ba      	ldr	r2, [r7, #8]
 8012d44:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	88fa      	ldrh	r2, [r7, #6]
 8012d4a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	88fa      	ldrh	r2, [r7, #6]
 8012d52:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	2200      	movs	r2, #0
 8012d5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2221      	movs	r2, #33	@ 0x21
 8012d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d028      	beq.n	8012dc0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d72:	4a26      	ldr	r2, [pc, #152]	@ (8012e0c <HAL_UART_Transmit_DMA+0xf4>)
 8012d74:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d7a:	4a25      	ldr	r2, [pc, #148]	@ (8012e10 <HAL_UART_Transmit_DMA+0xf8>)
 8012d7c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d82:	4a24      	ldr	r2, [pc, #144]	@ (8012e14 <HAL_UART_Transmit_DMA+0xfc>)
 8012d84:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8012d86:	68fb      	ldr	r3, [r7, #12]
 8012d88:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8012d8e:	68fb      	ldr	r3, [r7, #12]
 8012d90:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8012d92:	68fb      	ldr	r3, [r7, #12]
 8012d94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012d96:	4619      	mov	r1, r3
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	3328      	adds	r3, #40	@ 0x28
 8012d9e:	461a      	mov	r2, r3
 8012da0:	88fb      	ldrh	r3, [r7, #6]
 8012da2:	f7f5 f93d 	bl	8008020 <HAL_DMA_Start_IT>
 8012da6:	4603      	mov	r3, r0
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d009      	beq.n	8012dc0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2210      	movs	r2, #16
 8012db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8012db4:	68fb      	ldr	r3, [r7, #12]
 8012db6:	2220      	movs	r2, #32
 8012db8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	e020      	b.n	8012e02 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8012dc0:	68fb      	ldr	r3, [r7, #12]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	2240      	movs	r2, #64	@ 0x40
 8012dc6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	3308      	adds	r3, #8
 8012dce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012dd0:	697b      	ldr	r3, [r7, #20]
 8012dd2:	e853 3f00 	ldrex	r3, [r3]
 8012dd6:	613b      	str	r3, [r7, #16]
   return(result);
 8012dd8:	693b      	ldr	r3, [r7, #16]
 8012dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8012de0:	68fb      	ldr	r3, [r7, #12]
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	3308      	adds	r3, #8
 8012de6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012de8:	623a      	str	r2, [r7, #32]
 8012dea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012dec:	69f9      	ldr	r1, [r7, #28]
 8012dee:	6a3a      	ldr	r2, [r7, #32]
 8012df0:	e841 2300 	strex	r3, r2, [r1]
 8012df4:	61bb      	str	r3, [r7, #24]
   return(result);
 8012df6:	69bb      	ldr	r3, [r7, #24]
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d1e5      	bne.n	8012dc8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8012dfc:	2300      	movs	r3, #0
 8012dfe:	e000      	b.n	8012e02 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8012e00:	2302      	movs	r3, #2
  }
}
 8012e02:	4618      	mov	r0, r3
 8012e04:	3728      	adds	r7, #40	@ 0x28
 8012e06:	46bd      	mov	sp, r7
 8012e08:	bd80      	pop	{r7, pc}
 8012e0a:	bf00      	nop
 8012e0c:	08014979 	.word	0x08014979
 8012e10:	08014a0f 	.word	0x08014a0f
 8012e14:	08014a2b 	.word	0x08014a2b

08012e18 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b09a      	sub	sp, #104	@ 0x68
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012e28:	e853 3f00 	ldrex	r3, [r3]
 8012e2c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8012e2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012e30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012e34:	667b      	str	r3, [r7, #100]	@ 0x64
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	681b      	ldr	r3, [r3, #0]
 8012e3a:	461a      	mov	r2, r3
 8012e3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012e3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8012e40:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8012e44:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012e46:	e841 2300 	strex	r3, r2, [r1]
 8012e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012e4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d1e6      	bne.n	8012e20 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	3308      	adds	r3, #8
 8012e58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e5c:	e853 3f00 	ldrex	r3, [r3]
 8012e60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8012e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e64:	4b51      	ldr	r3, [pc, #324]	@ (8012fac <HAL_UART_AbortReceive_IT+0x194>)
 8012e66:	4013      	ands	r3, r2
 8012e68:	663b      	str	r3, [r7, #96]	@ 0x60
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	3308      	adds	r3, #8
 8012e70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012e72:	643a      	str	r2, [r7, #64]	@ 0x40
 8012e74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8012e78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012e7a:	e841 2300 	strex	r3, r2, [r1]
 8012e7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d1e5      	bne.n	8012e52 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012e8a:	2b01      	cmp	r3, #1
 8012e8c:	d118      	bne.n	8012ec0 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	681b      	ldr	r3, [r3, #0]
 8012e92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e94:	6a3b      	ldr	r3, [r7, #32]
 8012e96:	e853 3f00 	ldrex	r3, [r3]
 8012e9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8012e9c:	69fb      	ldr	r3, [r7, #28]
 8012e9e:	f023 0310 	bic.w	r3, r3, #16
 8012ea2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	461a      	mov	r2, r3
 8012eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012eae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012eb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8012eb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012eb4:	e841 2300 	strex	r3, r2, [r1]
 8012eb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d1e6      	bne.n	8012e8e <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	689b      	ldr	r3, [r3, #8]
 8012ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012eca:	2b40      	cmp	r3, #64	@ 0x40
 8012ecc:	d154      	bne.n	8012f78 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	681b      	ldr	r3, [r3, #0]
 8012ed2:	3308      	adds	r3, #8
 8012ed4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ed6:	68fb      	ldr	r3, [r7, #12]
 8012ed8:	e853 3f00 	ldrex	r3, [r3]
 8012edc:	60bb      	str	r3, [r7, #8]
   return(result);
 8012ede:	68bb      	ldr	r3, [r7, #8]
 8012ee0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012ee4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	3308      	adds	r3, #8
 8012eec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012eee:	61ba      	str	r2, [r7, #24]
 8012ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ef2:	6979      	ldr	r1, [r7, #20]
 8012ef4:	69ba      	ldr	r2, [r7, #24]
 8012ef6:	e841 2300 	strex	r3, r2, [r1]
 8012efa:	613b      	str	r3, [r7, #16]
   return(result);
 8012efc:	693b      	ldr	r3, [r7, #16]
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d1e5      	bne.n	8012ece <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d017      	beq.n	8012f3c <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012f12:	4a27      	ldr	r2, [pc, #156]	@ (8012fb0 <HAL_UART_AbortReceive_IT+0x198>)
 8012f14:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012f1c:	4618      	mov	r0, r3
 8012f1e:	f7f5 fe07 	bl	8008b30 <HAL_DMA_Abort_IT>
 8012f22:	4603      	mov	r3, r0
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d03c      	beq.n	8012fa2 <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012f30:	687a      	ldr	r2, [r7, #4]
 8012f32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8012f36:	4610      	mov	r0, r2
 8012f38:	4798      	blx	r3
 8012f3a:	e032      	b.n	8012fa2 <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	2200      	movs	r2, #0
 8012f40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	2200      	movs	r2, #0
 8012f48:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	681b      	ldr	r3, [r3, #0]
 8012f4e:	220f      	movs	r2, #15
 8012f50:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	699a      	ldr	r2, [r3, #24]
 8012f58:	687b      	ldr	r3, [r7, #4]
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	f042 0208 	orr.w	r2, r2, #8
 8012f60:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012f62:	687b      	ldr	r3, [r7, #4]
 8012f64:	2220      	movs	r2, #32
 8012f66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	2200      	movs	r2, #0
 8012f6e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8012f70:	6878      	ldr	r0, [r7, #4]
 8012f72:	f000 fbff 	bl	8013774 <HAL_UART_AbortReceiveCpltCallback>
 8012f76:	e014      	b.n	8012fa2 <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	2200      	movs	r2, #0
 8012f84:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	220f      	movs	r2, #15
 8012f8c:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	2220      	movs	r2, #32
 8012f92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	2200      	movs	r2, #0
 8012f9a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8012f9c:	6878      	ldr	r0, [r7, #4]
 8012f9e:	f000 fbe9 	bl	8013774 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8012fa2:	2300      	movs	r3, #0
}
 8012fa4:	4618      	mov	r0, r3
 8012fa6:	3768      	adds	r7, #104	@ 0x68
 8012fa8:	46bd      	mov	sp, r7
 8012faa:	bd80      	pop	{r7, pc}
 8012fac:	effffffe 	.word	0xeffffffe
 8012fb0:	08014acf 	.word	0x08014acf

08012fb4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8012fb4:	b580      	push	{r7, lr}
 8012fb6:	b0ba      	sub	sp, #232	@ 0xe8
 8012fb8:	af00      	add	r7, sp, #0
 8012fba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	681b      	ldr	r3, [r3, #0]
 8012fc0:	69db      	ldr	r3, [r3, #28]
 8012fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8012fc6:	687b      	ldr	r3, [r7, #4]
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	681b      	ldr	r3, [r3, #0]
 8012fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	689b      	ldr	r3, [r3, #8]
 8012fd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8012fda:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8012fde:	f640 030f 	movw	r3, #2063	@ 0x80f
 8012fe2:	4013      	ands	r3, r2
 8012fe4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8012fe8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d11b      	bne.n	8013028 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8012ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012ff4:	f003 0320 	and.w	r3, r3, #32
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d015      	beq.n	8013028 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013000:	f003 0320 	and.w	r3, r3, #32
 8013004:	2b00      	cmp	r3, #0
 8013006:	d105      	bne.n	8013014 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013008:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801300c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013010:	2b00      	cmp	r3, #0
 8013012:	d009      	beq.n	8013028 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013018:	2b00      	cmp	r3, #0
 801301a:	f000 8393 	beq.w	8013744 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013022:	6878      	ldr	r0, [r7, #4]
 8013024:	4798      	blx	r3
      }
      return;
 8013026:	e38d      	b.n	8013744 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013028:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801302c:	2b00      	cmp	r3, #0
 801302e:	f000 8123 	beq.w	8013278 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8013032:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8013036:	4b8d      	ldr	r3, [pc, #564]	@ (801326c <HAL_UART_IRQHandler+0x2b8>)
 8013038:	4013      	ands	r3, r2
 801303a:	2b00      	cmp	r3, #0
 801303c:	d106      	bne.n	801304c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801303e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8013042:	4b8b      	ldr	r3, [pc, #556]	@ (8013270 <HAL_UART_IRQHandler+0x2bc>)
 8013044:	4013      	ands	r3, r2
 8013046:	2b00      	cmp	r3, #0
 8013048:	f000 8116 	beq.w	8013278 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801304c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013050:	f003 0301 	and.w	r3, r3, #1
 8013054:	2b00      	cmp	r3, #0
 8013056:	d011      	beq.n	801307c <HAL_UART_IRQHandler+0xc8>
 8013058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801305c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013060:	2b00      	cmp	r3, #0
 8013062:	d00b      	beq.n	801307c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	681b      	ldr	r3, [r3, #0]
 8013068:	2201      	movs	r2, #1
 801306a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013072:	f043 0201 	orr.w	r2, r3, #1
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801307c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013080:	f003 0302 	and.w	r3, r3, #2
 8013084:	2b00      	cmp	r3, #0
 8013086:	d011      	beq.n	80130ac <HAL_UART_IRQHandler+0xf8>
 8013088:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801308c:	f003 0301 	and.w	r3, r3, #1
 8013090:	2b00      	cmp	r3, #0
 8013092:	d00b      	beq.n	80130ac <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013094:	687b      	ldr	r3, [r7, #4]
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	2202      	movs	r2, #2
 801309a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80130a2:	f043 0204 	orr.w	r2, r3, #4
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80130ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80130b0:	f003 0304 	and.w	r3, r3, #4
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d011      	beq.n	80130dc <HAL_UART_IRQHandler+0x128>
 80130b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80130bc:	f003 0301 	and.w	r3, r3, #1
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d00b      	beq.n	80130dc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	681b      	ldr	r3, [r3, #0]
 80130c8:	2204      	movs	r2, #4
 80130ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80130d2:	f043 0202 	orr.w	r2, r3, #2
 80130d6:	687b      	ldr	r3, [r7, #4]
 80130d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80130dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80130e0:	f003 0308 	and.w	r3, r3, #8
 80130e4:	2b00      	cmp	r3, #0
 80130e6:	d017      	beq.n	8013118 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80130e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80130ec:	f003 0320 	and.w	r3, r3, #32
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d105      	bne.n	8013100 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80130f4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80130f8:	4b5c      	ldr	r3, [pc, #368]	@ (801326c <HAL_UART_IRQHandler+0x2b8>)
 80130fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d00b      	beq.n	8013118 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	2208      	movs	r2, #8
 8013106:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801310e:	f043 0208 	orr.w	r2, r3, #8
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8013118:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801311c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013120:	2b00      	cmp	r3, #0
 8013122:	d012      	beq.n	801314a <HAL_UART_IRQHandler+0x196>
 8013124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013128:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801312c:	2b00      	cmp	r3, #0
 801312e:	d00c      	beq.n	801314a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013138:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013140:	f043 0220 	orr.w	r2, r3, #32
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801314a:	687b      	ldr	r3, [r7, #4]
 801314c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013150:	2b00      	cmp	r3, #0
 8013152:	f000 82f9 	beq.w	8013748 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801315a:	f003 0320 	and.w	r3, r3, #32
 801315e:	2b00      	cmp	r3, #0
 8013160:	d013      	beq.n	801318a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013166:	f003 0320 	and.w	r3, r3, #32
 801316a:	2b00      	cmp	r3, #0
 801316c:	d105      	bne.n	801317a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801316e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013176:	2b00      	cmp	r3, #0
 8013178:	d007      	beq.n	801318a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801317a:	687b      	ldr	r3, [r7, #4]
 801317c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801317e:	2b00      	cmp	r3, #0
 8013180:	d003      	beq.n	801318a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013186:	6878      	ldr	r0, [r7, #4]
 8013188:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013190:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	689b      	ldr	r3, [r3, #8]
 801319a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801319e:	2b40      	cmp	r3, #64	@ 0x40
 80131a0:	d005      	beq.n	80131ae <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80131a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80131a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d054      	beq.n	8013258 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80131ae:	6878      	ldr	r0, [r7, #4]
 80131b0:	f001 fb7c 	bl	80148ac <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	689b      	ldr	r3, [r3, #8]
 80131ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80131be:	2b40      	cmp	r3, #64	@ 0x40
 80131c0:	d146      	bne.n	8013250 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80131c2:	687b      	ldr	r3, [r7, #4]
 80131c4:	681b      	ldr	r3, [r3, #0]
 80131c6:	3308      	adds	r3, #8
 80131c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80131d0:	e853 3f00 	ldrex	r3, [r3]
 80131d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80131d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80131dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80131e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	681b      	ldr	r3, [r3, #0]
 80131e8:	3308      	adds	r3, #8
 80131ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80131ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80131f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80131fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80131fe:	e841 2300 	strex	r3, r2, [r1]
 8013202:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8013206:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801320a:	2b00      	cmp	r3, #0
 801320c:	d1d9      	bne.n	80131c2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013214:	2b00      	cmp	r3, #0
 8013216:	d017      	beq.n	8013248 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801321e:	4a15      	ldr	r2, [pc, #84]	@ (8013274 <HAL_UART_IRQHandler+0x2c0>)
 8013220:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013228:	4618      	mov	r0, r3
 801322a:	f7f5 fc81 	bl	8008b30 <HAL_DMA_Abort_IT>
 801322e:	4603      	mov	r3, r0
 8013230:	2b00      	cmp	r3, #0
 8013232:	d019      	beq.n	8013268 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801323a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801323c:	687a      	ldr	r2, [r7, #4]
 801323e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8013242:	4610      	mov	r0, r2
 8013244:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013246:	e00f      	b.n	8013268 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8013248:	6878      	ldr	r0, [r7, #4]
 801324a:	f7ee fc1c 	bl	8001a86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801324e:	e00b      	b.n	8013268 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013250:	6878      	ldr	r0, [r7, #4]
 8013252:	f7ee fc18 	bl	8001a86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013256:	e007      	b.n	8013268 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8013258:	6878      	ldr	r0, [r7, #4]
 801325a:	f7ee fc14 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	2200      	movs	r2, #0
 8013262:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8013266:	e26f      	b.n	8013748 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013268:	bf00      	nop
    return;
 801326a:	e26d      	b.n	8013748 <HAL_UART_IRQHandler+0x794>
 801326c:	10000001 	.word	0x10000001
 8013270:	04000120 	.word	0x04000120
 8013274:	08014aab 	.word	0x08014aab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801327c:	2b01      	cmp	r3, #1
 801327e:	f040 8203 	bne.w	8013688 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8013282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013286:	f003 0310 	and.w	r3, r3, #16
 801328a:	2b00      	cmp	r3, #0
 801328c:	f000 81fc 	beq.w	8013688 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8013290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013294:	f003 0310 	and.w	r3, r3, #16
 8013298:	2b00      	cmp	r3, #0
 801329a:	f000 81f5 	beq.w	8013688 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	2210      	movs	r2, #16
 80132a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	689b      	ldr	r3, [r3, #8]
 80132ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80132b0:	2b40      	cmp	r3, #64	@ 0x40
 80132b2:	f040 816d 	bne.w	8013590 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	4aa4      	ldr	r2, [pc, #656]	@ (8013550 <HAL_UART_IRQHandler+0x59c>)
 80132c0:	4293      	cmp	r3, r2
 80132c2:	d068      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	4aa1      	ldr	r2, [pc, #644]	@ (8013554 <HAL_UART_IRQHandler+0x5a0>)
 80132ce:	4293      	cmp	r3, r2
 80132d0:	d061      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	4a9f      	ldr	r2, [pc, #636]	@ (8013558 <HAL_UART_IRQHandler+0x5a4>)
 80132dc:	4293      	cmp	r3, r2
 80132de:	d05a      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	4a9c      	ldr	r2, [pc, #624]	@ (801355c <HAL_UART_IRQHandler+0x5a8>)
 80132ea:	4293      	cmp	r3, r2
 80132ec:	d053      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	4a9a      	ldr	r2, [pc, #616]	@ (8013560 <HAL_UART_IRQHandler+0x5ac>)
 80132f8:	4293      	cmp	r3, r2
 80132fa:	d04c      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013302:	681b      	ldr	r3, [r3, #0]
 8013304:	4a97      	ldr	r2, [pc, #604]	@ (8013564 <HAL_UART_IRQHandler+0x5b0>)
 8013306:	4293      	cmp	r3, r2
 8013308:	d045      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	4a95      	ldr	r2, [pc, #596]	@ (8013568 <HAL_UART_IRQHandler+0x5b4>)
 8013314:	4293      	cmp	r3, r2
 8013316:	d03e      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	4a92      	ldr	r2, [pc, #584]	@ (801356c <HAL_UART_IRQHandler+0x5b8>)
 8013322:	4293      	cmp	r3, r2
 8013324:	d037      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801332c:	681b      	ldr	r3, [r3, #0]
 801332e:	4a90      	ldr	r2, [pc, #576]	@ (8013570 <HAL_UART_IRQHandler+0x5bc>)
 8013330:	4293      	cmp	r3, r2
 8013332:	d030      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	4a8d      	ldr	r2, [pc, #564]	@ (8013574 <HAL_UART_IRQHandler+0x5c0>)
 801333e:	4293      	cmp	r3, r2
 8013340:	d029      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	4a8b      	ldr	r2, [pc, #556]	@ (8013578 <HAL_UART_IRQHandler+0x5c4>)
 801334c:	4293      	cmp	r3, r2
 801334e:	d022      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a88      	ldr	r2, [pc, #544]	@ (801357c <HAL_UART_IRQHandler+0x5c8>)
 801335a:	4293      	cmp	r3, r2
 801335c:	d01b      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	4a86      	ldr	r2, [pc, #536]	@ (8013580 <HAL_UART_IRQHandler+0x5cc>)
 8013368:	4293      	cmp	r3, r2
 801336a:	d014      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	4a83      	ldr	r2, [pc, #524]	@ (8013584 <HAL_UART_IRQHandler+0x5d0>)
 8013376:	4293      	cmp	r3, r2
 8013378:	d00d      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 801337a:	687b      	ldr	r3, [r7, #4]
 801337c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	4a81      	ldr	r2, [pc, #516]	@ (8013588 <HAL_UART_IRQHandler+0x5d4>)
 8013384:	4293      	cmp	r3, r2
 8013386:	d006      	beq.n	8013396 <HAL_UART_IRQHandler+0x3e2>
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	4a7e      	ldr	r2, [pc, #504]	@ (801358c <HAL_UART_IRQHandler+0x5d8>)
 8013392:	4293      	cmp	r3, r2
 8013394:	d106      	bne.n	80133a4 <HAL_UART_IRQHandler+0x3f0>
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	685b      	ldr	r3, [r3, #4]
 80133a0:	b29b      	uxth	r3, r3
 80133a2:	e005      	b.n	80133b0 <HAL_UART_IRQHandler+0x3fc>
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	685b      	ldr	r3, [r3, #4]
 80133ae:	b29b      	uxth	r3, r3
 80133b0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80133b4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	f000 80ad 	beq.w	8013518 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80133c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80133c8:	429a      	cmp	r2, r3
 80133ca:	f080 80a5 	bcs.w	8013518 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80133d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80133de:	69db      	ldr	r3, [r3, #28]
 80133e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80133e4:	f000 8087 	beq.w	80134f6 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80133f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80133f4:	e853 3f00 	ldrex	r3, [r3]
 80133f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80133fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013404:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	461a      	mov	r2, r3
 801340e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013412:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013416:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801341a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801341e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013422:	e841 2300 	strex	r3, r2, [r1]
 8013426:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 801342a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801342e:	2b00      	cmp	r3, #0
 8013430:	d1da      	bne.n	80133e8 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	3308      	adds	r3, #8
 8013438:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801343a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801343c:	e853 3f00 	ldrex	r3, [r3]
 8013440:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013442:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013444:	f023 0301 	bic.w	r3, r3, #1
 8013448:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	3308      	adds	r3, #8
 8013452:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013456:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 801345a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801345c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801345e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013462:	e841 2300 	strex	r3, r2, [r1]
 8013466:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013468:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801346a:	2b00      	cmp	r3, #0
 801346c:	d1e1      	bne.n	8013432 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	681b      	ldr	r3, [r3, #0]
 8013472:	3308      	adds	r3, #8
 8013474:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013476:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013478:	e853 3f00 	ldrex	r3, [r3]
 801347c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801347e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013480:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013484:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	3308      	adds	r3, #8
 801348e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013492:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013494:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013496:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013498:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801349a:	e841 2300 	strex	r3, r2, [r1]
 801349e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80134a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d1e3      	bne.n	801346e <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	2220      	movs	r2, #32
 80134aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	2200      	movs	r2, #0
 80134b2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80134ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80134bc:	e853 3f00 	ldrex	r3, [r3]
 80134c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80134c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80134c4:	f023 0310 	bic.w	r3, r3, #16
 80134c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	461a      	mov	r2, r3
 80134d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80134d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80134d8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80134da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80134dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80134de:	e841 2300 	strex	r3, r2, [r1]
 80134e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80134e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d1e4      	bne.n	80134b4 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80134f0:	4618      	mov	r0, r3
 80134f2:	f7f4 ffff 	bl	80084f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	2202      	movs	r2, #2
 80134fa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013508:	b29b      	uxth	r3, r3
 801350a:	1ad3      	subs	r3, r2, r3
 801350c:	b29b      	uxth	r3, r3
 801350e:	4619      	mov	r1, r3
 8013510:	6878      	ldr	r0, [r7, #4]
 8013512:	f000 f939 	bl	8013788 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8013516:	e119      	b.n	801374c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801351e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8013522:	429a      	cmp	r2, r3
 8013524:	f040 8112 	bne.w	801374c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801352e:	69db      	ldr	r3, [r3, #28]
 8013530:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013534:	f040 810a 	bne.w	801374c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	2202      	movs	r2, #2
 801353c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013544:	4619      	mov	r1, r3
 8013546:	6878      	ldr	r0, [r7, #4]
 8013548:	f000 f91e 	bl	8013788 <HAL_UARTEx_RxEventCallback>
      return;
 801354c:	e0fe      	b.n	801374c <HAL_UART_IRQHandler+0x798>
 801354e:	bf00      	nop
 8013550:	40020010 	.word	0x40020010
 8013554:	40020028 	.word	0x40020028
 8013558:	40020040 	.word	0x40020040
 801355c:	40020058 	.word	0x40020058
 8013560:	40020070 	.word	0x40020070
 8013564:	40020088 	.word	0x40020088
 8013568:	400200a0 	.word	0x400200a0
 801356c:	400200b8 	.word	0x400200b8
 8013570:	40020410 	.word	0x40020410
 8013574:	40020428 	.word	0x40020428
 8013578:	40020440 	.word	0x40020440
 801357c:	40020458 	.word	0x40020458
 8013580:	40020470 	.word	0x40020470
 8013584:	40020488 	.word	0x40020488
 8013588:	400204a0 	.word	0x400204a0
 801358c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801359c:	b29b      	uxth	r3, r3
 801359e:	1ad3      	subs	r3, r2, r3
 80135a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80135aa:	b29b      	uxth	r3, r3
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	f000 80cf 	beq.w	8013750 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80135b2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	f000 80ca 	beq.w	8013750 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135c4:	e853 3f00 	ldrex	r3, [r3]
 80135c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80135ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80135cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80135d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	461a      	mov	r2, r3
 80135da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80135de:	647b      	str	r3, [r7, #68]	@ 0x44
 80135e0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80135e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80135e6:	e841 2300 	strex	r3, r2, [r1]
 80135ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80135ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d1e4      	bne.n	80135bc <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	3308      	adds	r3, #8
 80135f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135fc:	e853 3f00 	ldrex	r3, [r3]
 8013600:	623b      	str	r3, [r7, #32]
   return(result);
 8013602:	6a3a      	ldr	r2, [r7, #32]
 8013604:	4b55      	ldr	r3, [pc, #340]	@ (801375c <HAL_UART_IRQHandler+0x7a8>)
 8013606:	4013      	ands	r3, r2
 8013608:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	3308      	adds	r3, #8
 8013612:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8013616:	633a      	str	r2, [r7, #48]	@ 0x30
 8013618:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801361a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801361c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801361e:	e841 2300 	strex	r3, r2, [r1]
 8013622:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013626:	2b00      	cmp	r3, #0
 8013628:	d1e3      	bne.n	80135f2 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	2220      	movs	r2, #32
 801362e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	2200      	movs	r2, #0
 8013636:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013638:	687b      	ldr	r3, [r7, #4]
 801363a:	2200      	movs	r2, #0
 801363c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013644:	693b      	ldr	r3, [r7, #16]
 8013646:	e853 3f00 	ldrex	r3, [r3]
 801364a:	60fb      	str	r3, [r7, #12]
   return(result);
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	f023 0310 	bic.w	r3, r3, #16
 8013652:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	461a      	mov	r2, r3
 801365c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8013660:	61fb      	str	r3, [r7, #28]
 8013662:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013664:	69b9      	ldr	r1, [r7, #24]
 8013666:	69fa      	ldr	r2, [r7, #28]
 8013668:	e841 2300 	strex	r3, r2, [r1]
 801366c:	617b      	str	r3, [r7, #20]
   return(result);
 801366e:	697b      	ldr	r3, [r7, #20]
 8013670:	2b00      	cmp	r3, #0
 8013672:	d1e4      	bne.n	801363e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	2202      	movs	r2, #2
 8013678:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 801367a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801367e:	4619      	mov	r1, r3
 8013680:	6878      	ldr	r0, [r7, #4]
 8013682:	f000 f881 	bl	8013788 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8013686:	e063      	b.n	8013750 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8013688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801368c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013690:	2b00      	cmp	r3, #0
 8013692:	d00e      	beq.n	80136b2 <HAL_UART_IRQHandler+0x6fe>
 8013694:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8013698:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801369c:	2b00      	cmp	r3, #0
 801369e:	d008      	beq.n	80136b2 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80136a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80136aa:	6878      	ldr	r0, [r7, #4]
 80136ac:	f001 ff80 	bl	80155b0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80136b0:	e051      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80136b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80136b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d014      	beq.n	80136e8 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80136be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80136c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	d105      	bne.n	80136d6 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80136ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80136ce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d008      	beq.n	80136e8 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d03a      	beq.n	8013754 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80136de:	687b      	ldr	r3, [r7, #4]
 80136e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80136e2:	6878      	ldr	r0, [r7, #4]
 80136e4:	4798      	blx	r3
    }
    return;
 80136e6:	e035      	b.n	8013754 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80136e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80136ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d009      	beq.n	8013708 <HAL_UART_IRQHandler+0x754>
 80136f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80136f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d003      	beq.n	8013708 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8013700:	6878      	ldr	r0, [r7, #4]
 8013702:	f001 fa09 	bl	8014b18 <UART_EndTransmit_IT>
    return;
 8013706:	e026      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8013708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801370c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013710:	2b00      	cmp	r3, #0
 8013712:	d009      	beq.n	8013728 <HAL_UART_IRQHandler+0x774>
 8013714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013718:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801371c:	2b00      	cmp	r3, #0
 801371e:	d003      	beq.n	8013728 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	f001 ff59 	bl	80155d8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013726:	e016      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8013728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801372c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013730:	2b00      	cmp	r3, #0
 8013732:	d010      	beq.n	8013756 <HAL_UART_IRQHandler+0x7a2>
 8013734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8013738:	2b00      	cmp	r3, #0
 801373a:	da0c      	bge.n	8013756 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 801373c:	6878      	ldr	r0, [r7, #4]
 801373e:	f001 ff41 	bl	80155c4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8013742:	e008      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013744:	bf00      	nop
 8013746:	e006      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013748:	bf00      	nop
 801374a:	e004      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
      return;
 801374c:	bf00      	nop
 801374e:	e002      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
      return;
 8013750:	bf00      	nop
 8013752:	e000      	b.n	8013756 <HAL_UART_IRQHandler+0x7a2>
    return;
 8013754:	bf00      	nop
  }
}
 8013756:	37e8      	adds	r7, #232	@ 0xe8
 8013758:	46bd      	mov	sp, r7
 801375a:	bd80      	pop	{r7, pc}
 801375c:	effffffe 	.word	0xeffffffe

08013760 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8013760:	b480      	push	{r7}
 8013762:	b083      	sub	sp, #12
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8013768:	bf00      	nop
 801376a:	370c      	adds	r7, #12
 801376c:	46bd      	mov	sp, r7
 801376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013772:	4770      	bx	lr

08013774 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8013774:	b480      	push	{r7}
 8013776:	b083      	sub	sp, #12
 8013778:	af00      	add	r7, sp, #0
 801377a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 801377c:	bf00      	nop
 801377e:	370c      	adds	r7, #12
 8013780:	46bd      	mov	sp, r7
 8013782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013786:	4770      	bx	lr

08013788 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8013788:	b480      	push	{r7}
 801378a:	b083      	sub	sp, #12
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
 8013790:	460b      	mov	r3, r1
 8013792:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8013794:	bf00      	nop
 8013796:	370c      	adds	r7, #12
 8013798:	46bd      	mov	sp, r7
 801379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801379e:	4770      	bx	lr

080137a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80137a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80137a4:	b092      	sub	sp, #72	@ 0x48
 80137a6:	af00      	add	r7, sp, #0
 80137a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80137aa:	2300      	movs	r3, #0
 80137ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80137b0:	697b      	ldr	r3, [r7, #20]
 80137b2:	689a      	ldr	r2, [r3, #8]
 80137b4:	697b      	ldr	r3, [r7, #20]
 80137b6:	691b      	ldr	r3, [r3, #16]
 80137b8:	431a      	orrs	r2, r3
 80137ba:	697b      	ldr	r3, [r7, #20]
 80137bc:	695b      	ldr	r3, [r3, #20]
 80137be:	431a      	orrs	r2, r3
 80137c0:	697b      	ldr	r3, [r7, #20]
 80137c2:	69db      	ldr	r3, [r3, #28]
 80137c4:	4313      	orrs	r3, r2
 80137c6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80137c8:	697b      	ldr	r3, [r7, #20]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	681a      	ldr	r2, [r3, #0]
 80137ce:	4bbe      	ldr	r3, [pc, #760]	@ (8013ac8 <UART_SetConfig+0x328>)
 80137d0:	4013      	ands	r3, r2
 80137d2:	697a      	ldr	r2, [r7, #20]
 80137d4:	6812      	ldr	r2, [r2, #0]
 80137d6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80137d8:	430b      	orrs	r3, r1
 80137da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80137dc:	697b      	ldr	r3, [r7, #20]
 80137de:	681b      	ldr	r3, [r3, #0]
 80137e0:	685b      	ldr	r3, [r3, #4]
 80137e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80137e6:	697b      	ldr	r3, [r7, #20]
 80137e8:	68da      	ldr	r2, [r3, #12]
 80137ea:	697b      	ldr	r3, [r7, #20]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	430a      	orrs	r2, r1
 80137f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80137f2:	697b      	ldr	r3, [r7, #20]
 80137f4:	699b      	ldr	r3, [r3, #24]
 80137f6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80137f8:	697b      	ldr	r3, [r7, #20]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	4ab3      	ldr	r2, [pc, #716]	@ (8013acc <UART_SetConfig+0x32c>)
 80137fe:	4293      	cmp	r3, r2
 8013800:	d004      	beq.n	801380c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013802:	697b      	ldr	r3, [r7, #20]
 8013804:	6a1b      	ldr	r3, [r3, #32]
 8013806:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013808:	4313      	orrs	r3, r2
 801380a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801380c:	697b      	ldr	r3, [r7, #20]
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	689a      	ldr	r2, [r3, #8]
 8013812:	4baf      	ldr	r3, [pc, #700]	@ (8013ad0 <UART_SetConfig+0x330>)
 8013814:	4013      	ands	r3, r2
 8013816:	697a      	ldr	r2, [r7, #20]
 8013818:	6812      	ldr	r2, [r2, #0]
 801381a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801381c:	430b      	orrs	r3, r1
 801381e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8013820:	697b      	ldr	r3, [r7, #20]
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013826:	f023 010f 	bic.w	r1, r3, #15
 801382a:	697b      	ldr	r3, [r7, #20]
 801382c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801382e:	697b      	ldr	r3, [r7, #20]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	430a      	orrs	r2, r1
 8013834:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8013836:	697b      	ldr	r3, [r7, #20]
 8013838:	681b      	ldr	r3, [r3, #0]
 801383a:	4aa6      	ldr	r2, [pc, #664]	@ (8013ad4 <UART_SetConfig+0x334>)
 801383c:	4293      	cmp	r3, r2
 801383e:	d177      	bne.n	8013930 <UART_SetConfig+0x190>
 8013840:	4ba5      	ldr	r3, [pc, #660]	@ (8013ad8 <UART_SetConfig+0x338>)
 8013842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013844:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013848:	2b28      	cmp	r3, #40	@ 0x28
 801384a:	d86d      	bhi.n	8013928 <UART_SetConfig+0x188>
 801384c:	a201      	add	r2, pc, #4	@ (adr r2, 8013854 <UART_SetConfig+0xb4>)
 801384e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013852:	bf00      	nop
 8013854:	080138f9 	.word	0x080138f9
 8013858:	08013929 	.word	0x08013929
 801385c:	08013929 	.word	0x08013929
 8013860:	08013929 	.word	0x08013929
 8013864:	08013929 	.word	0x08013929
 8013868:	08013929 	.word	0x08013929
 801386c:	08013929 	.word	0x08013929
 8013870:	08013929 	.word	0x08013929
 8013874:	08013901 	.word	0x08013901
 8013878:	08013929 	.word	0x08013929
 801387c:	08013929 	.word	0x08013929
 8013880:	08013929 	.word	0x08013929
 8013884:	08013929 	.word	0x08013929
 8013888:	08013929 	.word	0x08013929
 801388c:	08013929 	.word	0x08013929
 8013890:	08013929 	.word	0x08013929
 8013894:	08013909 	.word	0x08013909
 8013898:	08013929 	.word	0x08013929
 801389c:	08013929 	.word	0x08013929
 80138a0:	08013929 	.word	0x08013929
 80138a4:	08013929 	.word	0x08013929
 80138a8:	08013929 	.word	0x08013929
 80138ac:	08013929 	.word	0x08013929
 80138b0:	08013929 	.word	0x08013929
 80138b4:	08013911 	.word	0x08013911
 80138b8:	08013929 	.word	0x08013929
 80138bc:	08013929 	.word	0x08013929
 80138c0:	08013929 	.word	0x08013929
 80138c4:	08013929 	.word	0x08013929
 80138c8:	08013929 	.word	0x08013929
 80138cc:	08013929 	.word	0x08013929
 80138d0:	08013929 	.word	0x08013929
 80138d4:	08013919 	.word	0x08013919
 80138d8:	08013929 	.word	0x08013929
 80138dc:	08013929 	.word	0x08013929
 80138e0:	08013929 	.word	0x08013929
 80138e4:	08013929 	.word	0x08013929
 80138e8:	08013929 	.word	0x08013929
 80138ec:	08013929 	.word	0x08013929
 80138f0:	08013929 	.word	0x08013929
 80138f4:	08013921 	.word	0x08013921
 80138f8:	2301      	movs	r3, #1
 80138fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138fe:	e222      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013900:	2304      	movs	r3, #4
 8013902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013906:	e21e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013908:	2308      	movs	r3, #8
 801390a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801390e:	e21a      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013910:	2310      	movs	r3, #16
 8013912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013916:	e216      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013918:	2320      	movs	r3, #32
 801391a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801391e:	e212      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013920:	2340      	movs	r3, #64	@ 0x40
 8013922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013926:	e20e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013928:	2380      	movs	r3, #128	@ 0x80
 801392a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801392e:	e20a      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013930:	697b      	ldr	r3, [r7, #20]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	4a69      	ldr	r2, [pc, #420]	@ (8013adc <UART_SetConfig+0x33c>)
 8013936:	4293      	cmp	r3, r2
 8013938:	d130      	bne.n	801399c <UART_SetConfig+0x1fc>
 801393a:	4b67      	ldr	r3, [pc, #412]	@ (8013ad8 <UART_SetConfig+0x338>)
 801393c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801393e:	f003 0307 	and.w	r3, r3, #7
 8013942:	2b05      	cmp	r3, #5
 8013944:	d826      	bhi.n	8013994 <UART_SetConfig+0x1f4>
 8013946:	a201      	add	r2, pc, #4	@ (adr r2, 801394c <UART_SetConfig+0x1ac>)
 8013948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801394c:	08013965 	.word	0x08013965
 8013950:	0801396d 	.word	0x0801396d
 8013954:	08013975 	.word	0x08013975
 8013958:	0801397d 	.word	0x0801397d
 801395c:	08013985 	.word	0x08013985
 8013960:	0801398d 	.word	0x0801398d
 8013964:	2300      	movs	r3, #0
 8013966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801396a:	e1ec      	b.n	8013d46 <UART_SetConfig+0x5a6>
 801396c:	2304      	movs	r3, #4
 801396e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013972:	e1e8      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013974:	2308      	movs	r3, #8
 8013976:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801397a:	e1e4      	b.n	8013d46 <UART_SetConfig+0x5a6>
 801397c:	2310      	movs	r3, #16
 801397e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013982:	e1e0      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013984:	2320      	movs	r3, #32
 8013986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801398a:	e1dc      	b.n	8013d46 <UART_SetConfig+0x5a6>
 801398c:	2340      	movs	r3, #64	@ 0x40
 801398e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013992:	e1d8      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013994:	2380      	movs	r3, #128	@ 0x80
 8013996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801399a:	e1d4      	b.n	8013d46 <UART_SetConfig+0x5a6>
 801399c:	697b      	ldr	r3, [r7, #20]
 801399e:	681b      	ldr	r3, [r3, #0]
 80139a0:	4a4f      	ldr	r2, [pc, #316]	@ (8013ae0 <UART_SetConfig+0x340>)
 80139a2:	4293      	cmp	r3, r2
 80139a4:	d130      	bne.n	8013a08 <UART_SetConfig+0x268>
 80139a6:	4b4c      	ldr	r3, [pc, #304]	@ (8013ad8 <UART_SetConfig+0x338>)
 80139a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80139aa:	f003 0307 	and.w	r3, r3, #7
 80139ae:	2b05      	cmp	r3, #5
 80139b0:	d826      	bhi.n	8013a00 <UART_SetConfig+0x260>
 80139b2:	a201      	add	r2, pc, #4	@ (adr r2, 80139b8 <UART_SetConfig+0x218>)
 80139b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139b8:	080139d1 	.word	0x080139d1
 80139bc:	080139d9 	.word	0x080139d9
 80139c0:	080139e1 	.word	0x080139e1
 80139c4:	080139e9 	.word	0x080139e9
 80139c8:	080139f1 	.word	0x080139f1
 80139cc:	080139f9 	.word	0x080139f9
 80139d0:	2300      	movs	r3, #0
 80139d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139d6:	e1b6      	b.n	8013d46 <UART_SetConfig+0x5a6>
 80139d8:	2304      	movs	r3, #4
 80139da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139de:	e1b2      	b.n	8013d46 <UART_SetConfig+0x5a6>
 80139e0:	2308      	movs	r3, #8
 80139e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139e6:	e1ae      	b.n	8013d46 <UART_SetConfig+0x5a6>
 80139e8:	2310      	movs	r3, #16
 80139ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139ee:	e1aa      	b.n	8013d46 <UART_SetConfig+0x5a6>
 80139f0:	2320      	movs	r3, #32
 80139f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139f6:	e1a6      	b.n	8013d46 <UART_SetConfig+0x5a6>
 80139f8:	2340      	movs	r3, #64	@ 0x40
 80139fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139fe:	e1a2      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a00:	2380      	movs	r3, #128	@ 0x80
 8013a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a06:	e19e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a08:	697b      	ldr	r3, [r7, #20]
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	4a35      	ldr	r2, [pc, #212]	@ (8013ae4 <UART_SetConfig+0x344>)
 8013a0e:	4293      	cmp	r3, r2
 8013a10:	d130      	bne.n	8013a74 <UART_SetConfig+0x2d4>
 8013a12:	4b31      	ldr	r3, [pc, #196]	@ (8013ad8 <UART_SetConfig+0x338>)
 8013a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013a16:	f003 0307 	and.w	r3, r3, #7
 8013a1a:	2b05      	cmp	r3, #5
 8013a1c:	d826      	bhi.n	8013a6c <UART_SetConfig+0x2cc>
 8013a1e:	a201      	add	r2, pc, #4	@ (adr r2, 8013a24 <UART_SetConfig+0x284>)
 8013a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a24:	08013a3d 	.word	0x08013a3d
 8013a28:	08013a45 	.word	0x08013a45
 8013a2c:	08013a4d 	.word	0x08013a4d
 8013a30:	08013a55 	.word	0x08013a55
 8013a34:	08013a5d 	.word	0x08013a5d
 8013a38:	08013a65 	.word	0x08013a65
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a42:	e180      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a44:	2304      	movs	r3, #4
 8013a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a4a:	e17c      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a4c:	2308      	movs	r3, #8
 8013a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a52:	e178      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a54:	2310      	movs	r3, #16
 8013a56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a5a:	e174      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a5c:	2320      	movs	r3, #32
 8013a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a62:	e170      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a64:	2340      	movs	r3, #64	@ 0x40
 8013a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a6a:	e16c      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a6c:	2380      	movs	r3, #128	@ 0x80
 8013a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a72:	e168      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013a74:	697b      	ldr	r3, [r7, #20]
 8013a76:	681b      	ldr	r3, [r3, #0]
 8013a78:	4a1b      	ldr	r2, [pc, #108]	@ (8013ae8 <UART_SetConfig+0x348>)
 8013a7a:	4293      	cmp	r3, r2
 8013a7c:	d142      	bne.n	8013b04 <UART_SetConfig+0x364>
 8013a7e:	4b16      	ldr	r3, [pc, #88]	@ (8013ad8 <UART_SetConfig+0x338>)
 8013a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013a82:	f003 0307 	and.w	r3, r3, #7
 8013a86:	2b05      	cmp	r3, #5
 8013a88:	d838      	bhi.n	8013afc <UART_SetConfig+0x35c>
 8013a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8013a90 <UART_SetConfig+0x2f0>)
 8013a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a90:	08013aa9 	.word	0x08013aa9
 8013a94:	08013ab1 	.word	0x08013ab1
 8013a98:	08013ab9 	.word	0x08013ab9
 8013a9c:	08013ac1 	.word	0x08013ac1
 8013aa0:	08013aed 	.word	0x08013aed
 8013aa4:	08013af5 	.word	0x08013af5
 8013aa8:	2300      	movs	r3, #0
 8013aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013aae:	e14a      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013ab0:	2304      	movs	r3, #4
 8013ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ab6:	e146      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013ab8:	2308      	movs	r3, #8
 8013aba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013abe:	e142      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013ac0:	2310      	movs	r3, #16
 8013ac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ac6:	e13e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013ac8:	cfff69f3 	.word	0xcfff69f3
 8013acc:	58000c00 	.word	0x58000c00
 8013ad0:	11fff4ff 	.word	0x11fff4ff
 8013ad4:	40011000 	.word	0x40011000
 8013ad8:	58024400 	.word	0x58024400
 8013adc:	40004400 	.word	0x40004400
 8013ae0:	40004800 	.word	0x40004800
 8013ae4:	40004c00 	.word	0x40004c00
 8013ae8:	40005000 	.word	0x40005000
 8013aec:	2320      	movs	r3, #32
 8013aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013af2:	e128      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013af4:	2340      	movs	r3, #64	@ 0x40
 8013af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013afa:	e124      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013afc:	2380      	movs	r3, #128	@ 0x80
 8013afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b02:	e120      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013b04:	697b      	ldr	r3, [r7, #20]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	4acb      	ldr	r2, [pc, #812]	@ (8013e38 <UART_SetConfig+0x698>)
 8013b0a:	4293      	cmp	r3, r2
 8013b0c:	d176      	bne.n	8013bfc <UART_SetConfig+0x45c>
 8013b0e:	4bcb      	ldr	r3, [pc, #812]	@ (8013e3c <UART_SetConfig+0x69c>)
 8013b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013b12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013b16:	2b28      	cmp	r3, #40	@ 0x28
 8013b18:	d86c      	bhi.n	8013bf4 <UART_SetConfig+0x454>
 8013b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8013b20 <UART_SetConfig+0x380>)
 8013b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b20:	08013bc5 	.word	0x08013bc5
 8013b24:	08013bf5 	.word	0x08013bf5
 8013b28:	08013bf5 	.word	0x08013bf5
 8013b2c:	08013bf5 	.word	0x08013bf5
 8013b30:	08013bf5 	.word	0x08013bf5
 8013b34:	08013bf5 	.word	0x08013bf5
 8013b38:	08013bf5 	.word	0x08013bf5
 8013b3c:	08013bf5 	.word	0x08013bf5
 8013b40:	08013bcd 	.word	0x08013bcd
 8013b44:	08013bf5 	.word	0x08013bf5
 8013b48:	08013bf5 	.word	0x08013bf5
 8013b4c:	08013bf5 	.word	0x08013bf5
 8013b50:	08013bf5 	.word	0x08013bf5
 8013b54:	08013bf5 	.word	0x08013bf5
 8013b58:	08013bf5 	.word	0x08013bf5
 8013b5c:	08013bf5 	.word	0x08013bf5
 8013b60:	08013bd5 	.word	0x08013bd5
 8013b64:	08013bf5 	.word	0x08013bf5
 8013b68:	08013bf5 	.word	0x08013bf5
 8013b6c:	08013bf5 	.word	0x08013bf5
 8013b70:	08013bf5 	.word	0x08013bf5
 8013b74:	08013bf5 	.word	0x08013bf5
 8013b78:	08013bf5 	.word	0x08013bf5
 8013b7c:	08013bf5 	.word	0x08013bf5
 8013b80:	08013bdd 	.word	0x08013bdd
 8013b84:	08013bf5 	.word	0x08013bf5
 8013b88:	08013bf5 	.word	0x08013bf5
 8013b8c:	08013bf5 	.word	0x08013bf5
 8013b90:	08013bf5 	.word	0x08013bf5
 8013b94:	08013bf5 	.word	0x08013bf5
 8013b98:	08013bf5 	.word	0x08013bf5
 8013b9c:	08013bf5 	.word	0x08013bf5
 8013ba0:	08013be5 	.word	0x08013be5
 8013ba4:	08013bf5 	.word	0x08013bf5
 8013ba8:	08013bf5 	.word	0x08013bf5
 8013bac:	08013bf5 	.word	0x08013bf5
 8013bb0:	08013bf5 	.word	0x08013bf5
 8013bb4:	08013bf5 	.word	0x08013bf5
 8013bb8:	08013bf5 	.word	0x08013bf5
 8013bbc:	08013bf5 	.word	0x08013bf5
 8013bc0:	08013bed 	.word	0x08013bed
 8013bc4:	2301      	movs	r3, #1
 8013bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bca:	e0bc      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013bcc:	2304      	movs	r3, #4
 8013bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bd2:	e0b8      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013bd4:	2308      	movs	r3, #8
 8013bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bda:	e0b4      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013bdc:	2310      	movs	r3, #16
 8013bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013be2:	e0b0      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013be4:	2320      	movs	r3, #32
 8013be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bea:	e0ac      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013bec:	2340      	movs	r3, #64	@ 0x40
 8013bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bf2:	e0a8      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013bf4:	2380      	movs	r3, #128	@ 0x80
 8013bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bfa:	e0a4      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013bfc:	697b      	ldr	r3, [r7, #20]
 8013bfe:	681b      	ldr	r3, [r3, #0]
 8013c00:	4a8f      	ldr	r2, [pc, #572]	@ (8013e40 <UART_SetConfig+0x6a0>)
 8013c02:	4293      	cmp	r3, r2
 8013c04:	d130      	bne.n	8013c68 <UART_SetConfig+0x4c8>
 8013c06:	4b8d      	ldr	r3, [pc, #564]	@ (8013e3c <UART_SetConfig+0x69c>)
 8013c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013c0a:	f003 0307 	and.w	r3, r3, #7
 8013c0e:	2b05      	cmp	r3, #5
 8013c10:	d826      	bhi.n	8013c60 <UART_SetConfig+0x4c0>
 8013c12:	a201      	add	r2, pc, #4	@ (adr r2, 8013c18 <UART_SetConfig+0x478>)
 8013c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c18:	08013c31 	.word	0x08013c31
 8013c1c:	08013c39 	.word	0x08013c39
 8013c20:	08013c41 	.word	0x08013c41
 8013c24:	08013c49 	.word	0x08013c49
 8013c28:	08013c51 	.word	0x08013c51
 8013c2c:	08013c59 	.word	0x08013c59
 8013c30:	2300      	movs	r3, #0
 8013c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c36:	e086      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c38:	2304      	movs	r3, #4
 8013c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c3e:	e082      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c40:	2308      	movs	r3, #8
 8013c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c46:	e07e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c48:	2310      	movs	r3, #16
 8013c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c4e:	e07a      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c50:	2320      	movs	r3, #32
 8013c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c56:	e076      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c58:	2340      	movs	r3, #64	@ 0x40
 8013c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c5e:	e072      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c60:	2380      	movs	r3, #128	@ 0x80
 8013c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c66:	e06e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013c68:	697b      	ldr	r3, [r7, #20]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	4a75      	ldr	r2, [pc, #468]	@ (8013e44 <UART_SetConfig+0x6a4>)
 8013c6e:	4293      	cmp	r3, r2
 8013c70:	d130      	bne.n	8013cd4 <UART_SetConfig+0x534>
 8013c72:	4b72      	ldr	r3, [pc, #456]	@ (8013e3c <UART_SetConfig+0x69c>)
 8013c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013c76:	f003 0307 	and.w	r3, r3, #7
 8013c7a:	2b05      	cmp	r3, #5
 8013c7c:	d826      	bhi.n	8013ccc <UART_SetConfig+0x52c>
 8013c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8013c84 <UART_SetConfig+0x4e4>)
 8013c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c84:	08013c9d 	.word	0x08013c9d
 8013c88:	08013ca5 	.word	0x08013ca5
 8013c8c:	08013cad 	.word	0x08013cad
 8013c90:	08013cb5 	.word	0x08013cb5
 8013c94:	08013cbd 	.word	0x08013cbd
 8013c98:	08013cc5 	.word	0x08013cc5
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ca2:	e050      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013ca4:	2304      	movs	r3, #4
 8013ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013caa:	e04c      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013cac:	2308      	movs	r3, #8
 8013cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cb2:	e048      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013cb4:	2310      	movs	r3, #16
 8013cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cba:	e044      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013cbc:	2320      	movs	r3, #32
 8013cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cc2:	e040      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013cc4:	2340      	movs	r3, #64	@ 0x40
 8013cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cca:	e03c      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013ccc:	2380      	movs	r3, #128	@ 0x80
 8013cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cd2:	e038      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013cd4:	697b      	ldr	r3, [r7, #20]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	4a5b      	ldr	r2, [pc, #364]	@ (8013e48 <UART_SetConfig+0x6a8>)
 8013cda:	4293      	cmp	r3, r2
 8013cdc:	d130      	bne.n	8013d40 <UART_SetConfig+0x5a0>
 8013cde:	4b57      	ldr	r3, [pc, #348]	@ (8013e3c <UART_SetConfig+0x69c>)
 8013ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013ce2:	f003 0307 	and.w	r3, r3, #7
 8013ce6:	2b05      	cmp	r3, #5
 8013ce8:	d826      	bhi.n	8013d38 <UART_SetConfig+0x598>
 8013cea:	a201      	add	r2, pc, #4	@ (adr r2, 8013cf0 <UART_SetConfig+0x550>)
 8013cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cf0:	08013d09 	.word	0x08013d09
 8013cf4:	08013d11 	.word	0x08013d11
 8013cf8:	08013d19 	.word	0x08013d19
 8013cfc:	08013d21 	.word	0x08013d21
 8013d00:	08013d29 	.word	0x08013d29
 8013d04:	08013d31 	.word	0x08013d31
 8013d08:	2302      	movs	r3, #2
 8013d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d0e:	e01a      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d10:	2304      	movs	r3, #4
 8013d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d16:	e016      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d18:	2308      	movs	r3, #8
 8013d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d1e:	e012      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d20:	2310      	movs	r3, #16
 8013d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d26:	e00e      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d28:	2320      	movs	r3, #32
 8013d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d2e:	e00a      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d30:	2340      	movs	r3, #64	@ 0x40
 8013d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d36:	e006      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d38:	2380      	movs	r3, #128	@ 0x80
 8013d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d3e:	e002      	b.n	8013d46 <UART_SetConfig+0x5a6>
 8013d40:	2380      	movs	r3, #128	@ 0x80
 8013d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013d46:	697b      	ldr	r3, [r7, #20]
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	4a3f      	ldr	r2, [pc, #252]	@ (8013e48 <UART_SetConfig+0x6a8>)
 8013d4c:	4293      	cmp	r3, r2
 8013d4e:	f040 80f8 	bne.w	8013f42 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013d52:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013d56:	2b20      	cmp	r3, #32
 8013d58:	dc46      	bgt.n	8013de8 <UART_SetConfig+0x648>
 8013d5a:	2b02      	cmp	r3, #2
 8013d5c:	f2c0 8082 	blt.w	8013e64 <UART_SetConfig+0x6c4>
 8013d60:	3b02      	subs	r3, #2
 8013d62:	2b1e      	cmp	r3, #30
 8013d64:	d87e      	bhi.n	8013e64 <UART_SetConfig+0x6c4>
 8013d66:	a201      	add	r2, pc, #4	@ (adr r2, 8013d6c <UART_SetConfig+0x5cc>)
 8013d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d6c:	08013def 	.word	0x08013def
 8013d70:	08013e65 	.word	0x08013e65
 8013d74:	08013df7 	.word	0x08013df7
 8013d78:	08013e65 	.word	0x08013e65
 8013d7c:	08013e65 	.word	0x08013e65
 8013d80:	08013e65 	.word	0x08013e65
 8013d84:	08013e07 	.word	0x08013e07
 8013d88:	08013e65 	.word	0x08013e65
 8013d8c:	08013e65 	.word	0x08013e65
 8013d90:	08013e65 	.word	0x08013e65
 8013d94:	08013e65 	.word	0x08013e65
 8013d98:	08013e65 	.word	0x08013e65
 8013d9c:	08013e65 	.word	0x08013e65
 8013da0:	08013e65 	.word	0x08013e65
 8013da4:	08013e17 	.word	0x08013e17
 8013da8:	08013e65 	.word	0x08013e65
 8013dac:	08013e65 	.word	0x08013e65
 8013db0:	08013e65 	.word	0x08013e65
 8013db4:	08013e65 	.word	0x08013e65
 8013db8:	08013e65 	.word	0x08013e65
 8013dbc:	08013e65 	.word	0x08013e65
 8013dc0:	08013e65 	.word	0x08013e65
 8013dc4:	08013e65 	.word	0x08013e65
 8013dc8:	08013e65 	.word	0x08013e65
 8013dcc:	08013e65 	.word	0x08013e65
 8013dd0:	08013e65 	.word	0x08013e65
 8013dd4:	08013e65 	.word	0x08013e65
 8013dd8:	08013e65 	.word	0x08013e65
 8013ddc:	08013e65 	.word	0x08013e65
 8013de0:	08013e65 	.word	0x08013e65
 8013de4:	08013e57 	.word	0x08013e57
 8013de8:	2b40      	cmp	r3, #64	@ 0x40
 8013dea:	d037      	beq.n	8013e5c <UART_SetConfig+0x6bc>
 8013dec:	e03a      	b.n	8013e64 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8013dee:	f7fc fe3f 	bl	8010a70 <HAL_RCCEx_GetD3PCLK1Freq>
 8013df2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013df4:	e03c      	b.n	8013e70 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013df6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013dfa:	4618      	mov	r0, r3
 8013dfc:	f7fc fe4e 	bl	8010a9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e04:	e034      	b.n	8013e70 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013e06:	f107 0318 	add.w	r3, r7, #24
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	f7fc ff9a 	bl	8010d44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013e10:	69fb      	ldr	r3, [r7, #28]
 8013e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e14:	e02c      	b.n	8013e70 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013e16:	4b09      	ldr	r3, [pc, #36]	@ (8013e3c <UART_SetConfig+0x69c>)
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	f003 0320 	and.w	r3, r3, #32
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d016      	beq.n	8013e50 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013e22:	4b06      	ldr	r3, [pc, #24]	@ (8013e3c <UART_SetConfig+0x69c>)
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	08db      	lsrs	r3, r3, #3
 8013e28:	f003 0303 	and.w	r3, r3, #3
 8013e2c:	4a07      	ldr	r2, [pc, #28]	@ (8013e4c <UART_SetConfig+0x6ac>)
 8013e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8013e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013e34:	e01c      	b.n	8013e70 <UART_SetConfig+0x6d0>
 8013e36:	bf00      	nop
 8013e38:	40011400 	.word	0x40011400
 8013e3c:	58024400 	.word	0x58024400
 8013e40:	40007800 	.word	0x40007800
 8013e44:	40007c00 	.word	0x40007c00
 8013e48:	58000c00 	.word	0x58000c00
 8013e4c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8013e50:	4b9d      	ldr	r3, [pc, #628]	@ (80140c8 <UART_SetConfig+0x928>)
 8013e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e54:	e00c      	b.n	8013e70 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013e56:	4b9d      	ldr	r3, [pc, #628]	@ (80140cc <UART_SetConfig+0x92c>)
 8013e58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e5a:	e009      	b.n	8013e70 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013e5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e62:	e005      	b.n	8013e70 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8013e64:	2300      	movs	r3, #0
 8013e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013e68:	2301      	movs	r3, #1
 8013e6a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013e6e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	f000 81de 	beq.w	8014234 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013e78:	697b      	ldr	r3, [r7, #20]
 8013e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e7c:	4a94      	ldr	r2, [pc, #592]	@ (80140d0 <UART_SetConfig+0x930>)
 8013e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013e82:	461a      	mov	r2, r3
 8013e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e86:	fbb3 f3f2 	udiv	r3, r3, r2
 8013e8a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013e8c:	697b      	ldr	r3, [r7, #20]
 8013e8e:	685a      	ldr	r2, [r3, #4]
 8013e90:	4613      	mov	r3, r2
 8013e92:	005b      	lsls	r3, r3, #1
 8013e94:	4413      	add	r3, r2
 8013e96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e98:	429a      	cmp	r2, r3
 8013e9a:	d305      	bcc.n	8013ea8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013e9c:	697b      	ldr	r3, [r7, #20]
 8013e9e:	685b      	ldr	r3, [r3, #4]
 8013ea0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013ea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013ea4:	429a      	cmp	r2, r3
 8013ea6:	d903      	bls.n	8013eb0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8013ea8:	2301      	movs	r3, #1
 8013eaa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013eae:	e1c1      	b.n	8014234 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013eb2:	2200      	movs	r2, #0
 8013eb4:	60bb      	str	r3, [r7, #8]
 8013eb6:	60fa      	str	r2, [r7, #12]
 8013eb8:	697b      	ldr	r3, [r7, #20]
 8013eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013ebc:	4a84      	ldr	r2, [pc, #528]	@ (80140d0 <UART_SetConfig+0x930>)
 8013ebe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013ec2:	b29b      	uxth	r3, r3
 8013ec4:	2200      	movs	r2, #0
 8013ec6:	603b      	str	r3, [r7, #0]
 8013ec8:	607a      	str	r2, [r7, #4]
 8013eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013ece:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8013ed2:	f7ec fa5d 	bl	8000390 <__aeabi_uldivmod>
 8013ed6:	4602      	mov	r2, r0
 8013ed8:	460b      	mov	r3, r1
 8013eda:	4610      	mov	r0, r2
 8013edc:	4619      	mov	r1, r3
 8013ede:	f04f 0200 	mov.w	r2, #0
 8013ee2:	f04f 0300 	mov.w	r3, #0
 8013ee6:	020b      	lsls	r3, r1, #8
 8013ee8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013eec:	0202      	lsls	r2, r0, #8
 8013eee:	6979      	ldr	r1, [r7, #20]
 8013ef0:	6849      	ldr	r1, [r1, #4]
 8013ef2:	0849      	lsrs	r1, r1, #1
 8013ef4:	2000      	movs	r0, #0
 8013ef6:	460c      	mov	r4, r1
 8013ef8:	4605      	mov	r5, r0
 8013efa:	eb12 0804 	adds.w	r8, r2, r4
 8013efe:	eb43 0905 	adc.w	r9, r3, r5
 8013f02:	697b      	ldr	r3, [r7, #20]
 8013f04:	685b      	ldr	r3, [r3, #4]
 8013f06:	2200      	movs	r2, #0
 8013f08:	469a      	mov	sl, r3
 8013f0a:	4693      	mov	fp, r2
 8013f0c:	4652      	mov	r2, sl
 8013f0e:	465b      	mov	r3, fp
 8013f10:	4640      	mov	r0, r8
 8013f12:	4649      	mov	r1, r9
 8013f14:	f7ec fa3c 	bl	8000390 <__aeabi_uldivmod>
 8013f18:	4602      	mov	r2, r0
 8013f1a:	460b      	mov	r3, r1
 8013f1c:	4613      	mov	r3, r2
 8013f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013f26:	d308      	bcc.n	8013f3a <UART_SetConfig+0x79a>
 8013f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013f2e:	d204      	bcs.n	8013f3a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8013f30:	697b      	ldr	r3, [r7, #20]
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013f36:	60da      	str	r2, [r3, #12]
 8013f38:	e17c      	b.n	8014234 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8013f3a:	2301      	movs	r3, #1
 8013f3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013f40:	e178      	b.n	8014234 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013f42:	697b      	ldr	r3, [r7, #20]
 8013f44:	69db      	ldr	r3, [r3, #28]
 8013f46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013f4a:	f040 80c5 	bne.w	80140d8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8013f4e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013f52:	2b20      	cmp	r3, #32
 8013f54:	dc48      	bgt.n	8013fe8 <UART_SetConfig+0x848>
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	db7b      	blt.n	8014052 <UART_SetConfig+0x8b2>
 8013f5a:	2b20      	cmp	r3, #32
 8013f5c:	d879      	bhi.n	8014052 <UART_SetConfig+0x8b2>
 8013f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8013f64 <UART_SetConfig+0x7c4>)
 8013f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f64:	08013fef 	.word	0x08013fef
 8013f68:	08013ff7 	.word	0x08013ff7
 8013f6c:	08014053 	.word	0x08014053
 8013f70:	08014053 	.word	0x08014053
 8013f74:	08013fff 	.word	0x08013fff
 8013f78:	08014053 	.word	0x08014053
 8013f7c:	08014053 	.word	0x08014053
 8013f80:	08014053 	.word	0x08014053
 8013f84:	0801400f 	.word	0x0801400f
 8013f88:	08014053 	.word	0x08014053
 8013f8c:	08014053 	.word	0x08014053
 8013f90:	08014053 	.word	0x08014053
 8013f94:	08014053 	.word	0x08014053
 8013f98:	08014053 	.word	0x08014053
 8013f9c:	08014053 	.word	0x08014053
 8013fa0:	08014053 	.word	0x08014053
 8013fa4:	0801401f 	.word	0x0801401f
 8013fa8:	08014053 	.word	0x08014053
 8013fac:	08014053 	.word	0x08014053
 8013fb0:	08014053 	.word	0x08014053
 8013fb4:	08014053 	.word	0x08014053
 8013fb8:	08014053 	.word	0x08014053
 8013fbc:	08014053 	.word	0x08014053
 8013fc0:	08014053 	.word	0x08014053
 8013fc4:	08014053 	.word	0x08014053
 8013fc8:	08014053 	.word	0x08014053
 8013fcc:	08014053 	.word	0x08014053
 8013fd0:	08014053 	.word	0x08014053
 8013fd4:	08014053 	.word	0x08014053
 8013fd8:	08014053 	.word	0x08014053
 8013fdc:	08014053 	.word	0x08014053
 8013fe0:	08014053 	.word	0x08014053
 8013fe4:	08014045 	.word	0x08014045
 8013fe8:	2b40      	cmp	r3, #64	@ 0x40
 8013fea:	d02e      	beq.n	801404a <UART_SetConfig+0x8aa>
 8013fec:	e031      	b.n	8014052 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013fee:	f7fb fb09 	bl	800f604 <HAL_RCC_GetPCLK1Freq>
 8013ff2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013ff4:	e033      	b.n	801405e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013ff6:	f7fb fb1b 	bl	800f630 <HAL_RCC_GetPCLK2Freq>
 8013ffa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013ffc:	e02f      	b.n	801405e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8014002:	4618      	mov	r0, r3
 8014004:	f7fc fd4a 	bl	8010a9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801400a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801400c:	e027      	b.n	801405e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801400e:	f107 0318 	add.w	r3, r7, #24
 8014012:	4618      	mov	r0, r3
 8014014:	f7fc fe96 	bl	8010d44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014018:	69fb      	ldr	r3, [r7, #28]
 801401a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801401c:	e01f      	b.n	801405e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801401e:	4b2d      	ldr	r3, [pc, #180]	@ (80140d4 <UART_SetConfig+0x934>)
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	f003 0320 	and.w	r3, r3, #32
 8014026:	2b00      	cmp	r3, #0
 8014028:	d009      	beq.n	801403e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801402a:	4b2a      	ldr	r3, [pc, #168]	@ (80140d4 <UART_SetConfig+0x934>)
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	08db      	lsrs	r3, r3, #3
 8014030:	f003 0303 	and.w	r3, r3, #3
 8014034:	4a24      	ldr	r2, [pc, #144]	@ (80140c8 <UART_SetConfig+0x928>)
 8014036:	fa22 f303 	lsr.w	r3, r2, r3
 801403a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801403c:	e00f      	b.n	801405e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801403e:	4b22      	ldr	r3, [pc, #136]	@ (80140c8 <UART_SetConfig+0x928>)
 8014040:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014042:	e00c      	b.n	801405e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014044:	4b21      	ldr	r3, [pc, #132]	@ (80140cc <UART_SetConfig+0x92c>)
 8014046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014048:	e009      	b.n	801405e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801404a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801404e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014050:	e005      	b.n	801405e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8014052:	2300      	movs	r3, #0
 8014054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014056:	2301      	movs	r3, #1
 8014058:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 801405c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801405e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014060:	2b00      	cmp	r3, #0
 8014062:	f000 80e7 	beq.w	8014234 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014066:	697b      	ldr	r3, [r7, #20]
 8014068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801406a:	4a19      	ldr	r2, [pc, #100]	@ (80140d0 <UART_SetConfig+0x930>)
 801406c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014070:	461a      	mov	r2, r3
 8014072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014074:	fbb3 f3f2 	udiv	r3, r3, r2
 8014078:	005a      	lsls	r2, r3, #1
 801407a:	697b      	ldr	r3, [r7, #20]
 801407c:	685b      	ldr	r3, [r3, #4]
 801407e:	085b      	lsrs	r3, r3, #1
 8014080:	441a      	add	r2, r3
 8014082:	697b      	ldr	r3, [r7, #20]
 8014084:	685b      	ldr	r3, [r3, #4]
 8014086:	fbb2 f3f3 	udiv	r3, r2, r3
 801408a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801408c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801408e:	2b0f      	cmp	r3, #15
 8014090:	d916      	bls.n	80140c0 <UART_SetConfig+0x920>
 8014092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014094:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014098:	d212      	bcs.n	80140c0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801409a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801409c:	b29b      	uxth	r3, r3
 801409e:	f023 030f 	bic.w	r3, r3, #15
 80140a2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80140a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140a6:	085b      	lsrs	r3, r3, #1
 80140a8:	b29b      	uxth	r3, r3
 80140aa:	f003 0307 	and.w	r3, r3, #7
 80140ae:	b29a      	uxth	r2, r3
 80140b0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80140b2:	4313      	orrs	r3, r2
 80140b4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80140b6:	697b      	ldr	r3, [r7, #20]
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80140bc:	60da      	str	r2, [r3, #12]
 80140be:	e0b9      	b.n	8014234 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80140c0:	2301      	movs	r3, #1
 80140c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80140c6:	e0b5      	b.n	8014234 <UART_SetConfig+0xa94>
 80140c8:	03d09000 	.word	0x03d09000
 80140cc:	003d0900 	.word	0x003d0900
 80140d0:	0801ab04 	.word	0x0801ab04
 80140d4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80140d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80140dc:	2b20      	cmp	r3, #32
 80140de:	dc49      	bgt.n	8014174 <UART_SetConfig+0x9d4>
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	db7c      	blt.n	80141de <UART_SetConfig+0xa3e>
 80140e4:	2b20      	cmp	r3, #32
 80140e6:	d87a      	bhi.n	80141de <UART_SetConfig+0xa3e>
 80140e8:	a201      	add	r2, pc, #4	@ (adr r2, 80140f0 <UART_SetConfig+0x950>)
 80140ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140ee:	bf00      	nop
 80140f0:	0801417b 	.word	0x0801417b
 80140f4:	08014183 	.word	0x08014183
 80140f8:	080141df 	.word	0x080141df
 80140fc:	080141df 	.word	0x080141df
 8014100:	0801418b 	.word	0x0801418b
 8014104:	080141df 	.word	0x080141df
 8014108:	080141df 	.word	0x080141df
 801410c:	080141df 	.word	0x080141df
 8014110:	0801419b 	.word	0x0801419b
 8014114:	080141df 	.word	0x080141df
 8014118:	080141df 	.word	0x080141df
 801411c:	080141df 	.word	0x080141df
 8014120:	080141df 	.word	0x080141df
 8014124:	080141df 	.word	0x080141df
 8014128:	080141df 	.word	0x080141df
 801412c:	080141df 	.word	0x080141df
 8014130:	080141ab 	.word	0x080141ab
 8014134:	080141df 	.word	0x080141df
 8014138:	080141df 	.word	0x080141df
 801413c:	080141df 	.word	0x080141df
 8014140:	080141df 	.word	0x080141df
 8014144:	080141df 	.word	0x080141df
 8014148:	080141df 	.word	0x080141df
 801414c:	080141df 	.word	0x080141df
 8014150:	080141df 	.word	0x080141df
 8014154:	080141df 	.word	0x080141df
 8014158:	080141df 	.word	0x080141df
 801415c:	080141df 	.word	0x080141df
 8014160:	080141df 	.word	0x080141df
 8014164:	080141df 	.word	0x080141df
 8014168:	080141df 	.word	0x080141df
 801416c:	080141df 	.word	0x080141df
 8014170:	080141d1 	.word	0x080141d1
 8014174:	2b40      	cmp	r3, #64	@ 0x40
 8014176:	d02e      	beq.n	80141d6 <UART_SetConfig+0xa36>
 8014178:	e031      	b.n	80141de <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801417a:	f7fb fa43 	bl	800f604 <HAL_RCC_GetPCLK1Freq>
 801417e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014180:	e033      	b.n	80141ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014182:	f7fb fa55 	bl	800f630 <HAL_RCC_GetPCLK2Freq>
 8014186:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014188:	e02f      	b.n	80141ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801418a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801418e:	4618      	mov	r0, r3
 8014190:	f7fc fc84 	bl	8010a9c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014196:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014198:	e027      	b.n	80141ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801419a:	f107 0318 	add.w	r3, r7, #24
 801419e:	4618      	mov	r0, r3
 80141a0:	f7fc fdd0 	bl	8010d44 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80141a4:	69fb      	ldr	r3, [r7, #28]
 80141a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141a8:	e01f      	b.n	80141ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80141aa:	4b2d      	ldr	r3, [pc, #180]	@ (8014260 <UART_SetConfig+0xac0>)
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	f003 0320 	and.w	r3, r3, #32
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d009      	beq.n	80141ca <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80141b6:	4b2a      	ldr	r3, [pc, #168]	@ (8014260 <UART_SetConfig+0xac0>)
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	08db      	lsrs	r3, r3, #3
 80141bc:	f003 0303 	and.w	r3, r3, #3
 80141c0:	4a28      	ldr	r2, [pc, #160]	@ (8014264 <UART_SetConfig+0xac4>)
 80141c2:	fa22 f303 	lsr.w	r3, r2, r3
 80141c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80141c8:	e00f      	b.n	80141ea <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80141ca:	4b26      	ldr	r3, [pc, #152]	@ (8014264 <UART_SetConfig+0xac4>)
 80141cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141ce:	e00c      	b.n	80141ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80141d0:	4b25      	ldr	r3, [pc, #148]	@ (8014268 <UART_SetConfig+0xac8>)
 80141d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141d4:	e009      	b.n	80141ea <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80141d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80141da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141dc:	e005      	b.n	80141ea <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80141de:	2300      	movs	r3, #0
 80141e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80141e2:	2301      	movs	r3, #1
 80141e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80141e8:	bf00      	nop
    }

    if (pclk != 0U)
 80141ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d021      	beq.n	8014234 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80141f0:	697b      	ldr	r3, [r7, #20]
 80141f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80141f4:	4a1d      	ldr	r2, [pc, #116]	@ (801426c <UART_SetConfig+0xacc>)
 80141f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80141fa:	461a      	mov	r2, r3
 80141fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8014202:	697b      	ldr	r3, [r7, #20]
 8014204:	685b      	ldr	r3, [r3, #4]
 8014206:	085b      	lsrs	r3, r3, #1
 8014208:	441a      	add	r2, r3
 801420a:	697b      	ldr	r3, [r7, #20]
 801420c:	685b      	ldr	r3, [r3, #4]
 801420e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014212:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014216:	2b0f      	cmp	r3, #15
 8014218:	d909      	bls.n	801422e <UART_SetConfig+0xa8e>
 801421a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801421c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014220:	d205      	bcs.n	801422e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8014222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014224:	b29a      	uxth	r2, r3
 8014226:	697b      	ldr	r3, [r7, #20]
 8014228:	681b      	ldr	r3, [r3, #0]
 801422a:	60da      	str	r2, [r3, #12]
 801422c:	e002      	b.n	8014234 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801422e:	2301      	movs	r3, #1
 8014230:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014234:	697b      	ldr	r3, [r7, #20]
 8014236:	2201      	movs	r2, #1
 8014238:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801423c:	697b      	ldr	r3, [r7, #20]
 801423e:	2201      	movs	r2, #1
 8014240:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014244:	697b      	ldr	r3, [r7, #20]
 8014246:	2200      	movs	r2, #0
 8014248:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 801424a:	697b      	ldr	r3, [r7, #20]
 801424c:	2200      	movs	r2, #0
 801424e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8014250:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014254:	4618      	mov	r0, r3
 8014256:	3748      	adds	r7, #72	@ 0x48
 8014258:	46bd      	mov	sp, r7
 801425a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801425e:	bf00      	nop
 8014260:	58024400 	.word	0x58024400
 8014264:	03d09000 	.word	0x03d09000
 8014268:	003d0900 	.word	0x003d0900
 801426c:	0801ab04 	.word	0x0801ab04

08014270 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014270:	b480      	push	{r7}
 8014272:	b083      	sub	sp, #12
 8014274:	af00      	add	r7, sp, #0
 8014276:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801427c:	f003 0308 	and.w	r3, r3, #8
 8014280:	2b00      	cmp	r3, #0
 8014282:	d00a      	beq.n	801429a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	681b      	ldr	r3, [r3, #0]
 8014288:	685b      	ldr	r3, [r3, #4]
 801428a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	681b      	ldr	r3, [r3, #0]
 8014296:	430a      	orrs	r2, r1
 8014298:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801429e:	f003 0301 	and.w	r3, r3, #1
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d00a      	beq.n	80142bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	685b      	ldr	r3, [r3, #4]
 80142ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	430a      	orrs	r2, r1
 80142ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142c0:	f003 0302 	and.w	r3, r3, #2
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d00a      	beq.n	80142de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	681b      	ldr	r3, [r3, #0]
 80142cc:	685b      	ldr	r3, [r3, #4]
 80142ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	430a      	orrs	r2, r1
 80142dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142e2:	f003 0304 	and.w	r3, r3, #4
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	d00a      	beq.n	8014300 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	685b      	ldr	r3, [r3, #4]
 80142f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	430a      	orrs	r2, r1
 80142fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014304:	f003 0310 	and.w	r3, r3, #16
 8014308:	2b00      	cmp	r3, #0
 801430a:	d00a      	beq.n	8014322 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	681b      	ldr	r3, [r3, #0]
 8014310:	689b      	ldr	r3, [r3, #8]
 8014312:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	430a      	orrs	r2, r1
 8014320:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014326:	f003 0320 	and.w	r3, r3, #32
 801432a:	2b00      	cmp	r3, #0
 801432c:	d00a      	beq.n	8014344 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	689b      	ldr	r3, [r3, #8]
 8014334:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	681b      	ldr	r3, [r3, #0]
 8014340:	430a      	orrs	r2, r1
 8014342:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014348:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801434c:	2b00      	cmp	r3, #0
 801434e:	d01a      	beq.n	8014386 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	685b      	ldr	r3, [r3, #4]
 8014356:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	430a      	orrs	r2, r1
 8014364:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801436a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801436e:	d10a      	bne.n	8014386 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	681b      	ldr	r3, [r3, #0]
 8014374:	685b      	ldr	r3, [r3, #4]
 8014376:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801437a:	687b      	ldr	r3, [r7, #4]
 801437c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	430a      	orrs	r2, r1
 8014384:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801438a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801438e:	2b00      	cmp	r3, #0
 8014390:	d00a      	beq.n	80143a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	685b      	ldr	r3, [r3, #4]
 8014398:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	681b      	ldr	r3, [r3, #0]
 80143a4:	430a      	orrs	r2, r1
 80143a6:	605a      	str	r2, [r3, #4]
  }
}
 80143a8:	bf00      	nop
 80143aa:	370c      	adds	r7, #12
 80143ac:	46bd      	mov	sp, r7
 80143ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143b2:	4770      	bx	lr

080143b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80143b4:	b580      	push	{r7, lr}
 80143b6:	b098      	sub	sp, #96	@ 0x60
 80143b8:	af02      	add	r7, sp, #8
 80143ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	2200      	movs	r2, #0
 80143c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80143c4:	f7f3 f90c 	bl	80075e0 <HAL_GetTick>
 80143c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	681b      	ldr	r3, [r3, #0]
 80143d0:	f003 0308 	and.w	r3, r3, #8
 80143d4:	2b08      	cmp	r3, #8
 80143d6:	d12f      	bne.n	8014438 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80143d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80143dc:	9300      	str	r3, [sp, #0]
 80143de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80143e0:	2200      	movs	r2, #0
 80143e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80143e6:	6878      	ldr	r0, [r7, #4]
 80143e8:	f000 f88e 	bl	8014508 <UART_WaitOnFlagUntilTimeout>
 80143ec:	4603      	mov	r3, r0
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d022      	beq.n	8014438 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	681b      	ldr	r3, [r3, #0]
 80143f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143fa:	e853 3f00 	ldrex	r3, [r3]
 80143fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014402:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8014406:	653b      	str	r3, [r7, #80]	@ 0x50
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	681b      	ldr	r3, [r3, #0]
 801440c:	461a      	mov	r2, r3
 801440e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014410:	647b      	str	r3, [r7, #68]	@ 0x44
 8014412:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014414:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014416:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014418:	e841 2300 	strex	r3, r2, [r1]
 801441c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801441e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014420:	2b00      	cmp	r3, #0
 8014422:	d1e6      	bne.n	80143f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	2220      	movs	r2, #32
 8014428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	2200      	movs	r2, #0
 8014430:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8014434:	2303      	movs	r3, #3
 8014436:	e063      	b.n	8014500 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	681b      	ldr	r3, [r3, #0]
 801443e:	f003 0304 	and.w	r3, r3, #4
 8014442:	2b04      	cmp	r3, #4
 8014444:	d149      	bne.n	80144da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014446:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801444a:	9300      	str	r3, [sp, #0]
 801444c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801444e:	2200      	movs	r2, #0
 8014450:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8014454:	6878      	ldr	r0, [r7, #4]
 8014456:	f000 f857 	bl	8014508 <UART_WaitOnFlagUntilTimeout>
 801445a:	4603      	mov	r3, r0
 801445c:	2b00      	cmp	r3, #0
 801445e:	d03c      	beq.n	80144da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014468:	e853 3f00 	ldrex	r3, [r3]
 801446c:	623b      	str	r3, [r7, #32]
   return(result);
 801446e:	6a3b      	ldr	r3, [r7, #32]
 8014470:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014474:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	461a      	mov	r2, r3
 801447c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801447e:	633b      	str	r3, [r7, #48]	@ 0x30
 8014480:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014482:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014486:	e841 2300 	strex	r3, r2, [r1]
 801448a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801448c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801448e:	2b00      	cmp	r3, #0
 8014490:	d1e6      	bne.n	8014460 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	3308      	adds	r3, #8
 8014498:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801449a:	693b      	ldr	r3, [r7, #16]
 801449c:	e853 3f00 	ldrex	r3, [r3]
 80144a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	f023 0301 	bic.w	r3, r3, #1
 80144a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	681b      	ldr	r3, [r3, #0]
 80144ae:	3308      	adds	r3, #8
 80144b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80144b2:	61fa      	str	r2, [r7, #28]
 80144b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144b6:	69b9      	ldr	r1, [r7, #24]
 80144b8:	69fa      	ldr	r2, [r7, #28]
 80144ba:	e841 2300 	strex	r3, r2, [r1]
 80144be:	617b      	str	r3, [r7, #20]
   return(result);
 80144c0:	697b      	ldr	r3, [r7, #20]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d1e5      	bne.n	8014492 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	2220      	movs	r2, #32
 80144ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	2200      	movs	r2, #0
 80144d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80144d6:	2303      	movs	r3, #3
 80144d8:	e012      	b.n	8014500 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	2220      	movs	r2, #32
 80144de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	2220      	movs	r2, #32
 80144e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	2200      	movs	r2, #0
 80144ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2200      	movs	r2, #0
 80144f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	2200      	movs	r2, #0
 80144fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80144fe:	2300      	movs	r3, #0
}
 8014500:	4618      	mov	r0, r3
 8014502:	3758      	adds	r7, #88	@ 0x58
 8014504:	46bd      	mov	sp, r7
 8014506:	bd80      	pop	{r7, pc}

08014508 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014508:	b580      	push	{r7, lr}
 801450a:	b084      	sub	sp, #16
 801450c:	af00      	add	r7, sp, #0
 801450e:	60f8      	str	r0, [r7, #12]
 8014510:	60b9      	str	r1, [r7, #8]
 8014512:	603b      	str	r3, [r7, #0]
 8014514:	4613      	mov	r3, r2
 8014516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014518:	e04f      	b.n	80145ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801451a:	69bb      	ldr	r3, [r7, #24]
 801451c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014520:	d04b      	beq.n	80145ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8014522:	f7f3 f85d 	bl	80075e0 <HAL_GetTick>
 8014526:	4602      	mov	r2, r0
 8014528:	683b      	ldr	r3, [r7, #0]
 801452a:	1ad3      	subs	r3, r2, r3
 801452c:	69ba      	ldr	r2, [r7, #24]
 801452e:	429a      	cmp	r2, r3
 8014530:	d302      	bcc.n	8014538 <UART_WaitOnFlagUntilTimeout+0x30>
 8014532:	69bb      	ldr	r3, [r7, #24]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d101      	bne.n	801453c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014538:	2303      	movs	r3, #3
 801453a:	e04e      	b.n	80145da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801453c:	68fb      	ldr	r3, [r7, #12]
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	f003 0304 	and.w	r3, r3, #4
 8014546:	2b00      	cmp	r3, #0
 8014548:	d037      	beq.n	80145ba <UART_WaitOnFlagUntilTimeout+0xb2>
 801454a:	68bb      	ldr	r3, [r7, #8]
 801454c:	2b80      	cmp	r3, #128	@ 0x80
 801454e:	d034      	beq.n	80145ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8014550:	68bb      	ldr	r3, [r7, #8]
 8014552:	2b40      	cmp	r3, #64	@ 0x40
 8014554:	d031      	beq.n	80145ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	69db      	ldr	r3, [r3, #28]
 801455c:	f003 0308 	and.w	r3, r3, #8
 8014560:	2b08      	cmp	r3, #8
 8014562:	d110      	bne.n	8014586 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8014564:	68fb      	ldr	r3, [r7, #12]
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	2208      	movs	r2, #8
 801456a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801456c:	68f8      	ldr	r0, [r7, #12]
 801456e:	f000 f99d 	bl	80148ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8014572:	68fb      	ldr	r3, [r7, #12]
 8014574:	2208      	movs	r2, #8
 8014576:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801457a:	68fb      	ldr	r3, [r7, #12]
 801457c:	2200      	movs	r2, #0
 801457e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8014582:	2301      	movs	r3, #1
 8014584:	e029      	b.n	80145da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	681b      	ldr	r3, [r3, #0]
 801458a:	69db      	ldr	r3, [r3, #28]
 801458c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014594:	d111      	bne.n	80145ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8014596:	68fb      	ldr	r3, [r7, #12]
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801459e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80145a0:	68f8      	ldr	r0, [r7, #12]
 80145a2:	f000 f983 	bl	80148ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80145a6:	68fb      	ldr	r3, [r7, #12]
 80145a8:	2220      	movs	r2, #32
 80145aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80145ae:	68fb      	ldr	r3, [r7, #12]
 80145b0:	2200      	movs	r2, #0
 80145b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80145b6:	2303      	movs	r3, #3
 80145b8:	e00f      	b.n	80145da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80145ba:	68fb      	ldr	r3, [r7, #12]
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	69da      	ldr	r2, [r3, #28]
 80145c0:	68bb      	ldr	r3, [r7, #8]
 80145c2:	4013      	ands	r3, r2
 80145c4:	68ba      	ldr	r2, [r7, #8]
 80145c6:	429a      	cmp	r2, r3
 80145c8:	bf0c      	ite	eq
 80145ca:	2301      	moveq	r3, #1
 80145cc:	2300      	movne	r3, #0
 80145ce:	b2db      	uxtb	r3, r3
 80145d0:	461a      	mov	r2, r3
 80145d2:	79fb      	ldrb	r3, [r7, #7]
 80145d4:	429a      	cmp	r2, r3
 80145d6:	d0a0      	beq.n	801451a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80145d8:	2300      	movs	r3, #0
}
 80145da:	4618      	mov	r0, r3
 80145dc:	3710      	adds	r7, #16
 80145de:	46bd      	mov	sp, r7
 80145e0:	bd80      	pop	{r7, pc}
	...

080145e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80145e4:	b480      	push	{r7}
 80145e6:	b0a3      	sub	sp, #140	@ 0x8c
 80145e8:	af00      	add	r7, sp, #0
 80145ea:	60f8      	str	r0, [r7, #12]
 80145ec:	60b9      	str	r1, [r7, #8]
 80145ee:	4613      	mov	r3, r2
 80145f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80145f2:	68fb      	ldr	r3, [r7, #12]
 80145f4:	68ba      	ldr	r2, [r7, #8]
 80145f6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	88fa      	ldrh	r2, [r7, #6]
 80145fc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8014600:	68fb      	ldr	r3, [r7, #12]
 8014602:	88fa      	ldrh	r2, [r7, #6]
 8014604:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8014608:	68fb      	ldr	r3, [r7, #12]
 801460a:	2200      	movs	r2, #0
 801460c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801460e:	68fb      	ldr	r3, [r7, #12]
 8014610:	689b      	ldr	r3, [r3, #8]
 8014612:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014616:	d10e      	bne.n	8014636 <UART_Start_Receive_IT+0x52>
 8014618:	68fb      	ldr	r3, [r7, #12]
 801461a:	691b      	ldr	r3, [r3, #16]
 801461c:	2b00      	cmp	r3, #0
 801461e:	d105      	bne.n	801462c <UART_Start_Receive_IT+0x48>
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8014626:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801462a:	e02d      	b.n	8014688 <UART_Start_Receive_IT+0xa4>
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	22ff      	movs	r2, #255	@ 0xff
 8014630:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014634:	e028      	b.n	8014688 <UART_Start_Receive_IT+0xa4>
 8014636:	68fb      	ldr	r3, [r7, #12]
 8014638:	689b      	ldr	r3, [r3, #8]
 801463a:	2b00      	cmp	r3, #0
 801463c:	d10d      	bne.n	801465a <UART_Start_Receive_IT+0x76>
 801463e:	68fb      	ldr	r3, [r7, #12]
 8014640:	691b      	ldr	r3, [r3, #16]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d104      	bne.n	8014650 <UART_Start_Receive_IT+0x6c>
 8014646:	68fb      	ldr	r3, [r7, #12]
 8014648:	22ff      	movs	r2, #255	@ 0xff
 801464a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801464e:	e01b      	b.n	8014688 <UART_Start_Receive_IT+0xa4>
 8014650:	68fb      	ldr	r3, [r7, #12]
 8014652:	227f      	movs	r2, #127	@ 0x7f
 8014654:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014658:	e016      	b.n	8014688 <UART_Start_Receive_IT+0xa4>
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	689b      	ldr	r3, [r3, #8]
 801465e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014662:	d10d      	bne.n	8014680 <UART_Start_Receive_IT+0x9c>
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	691b      	ldr	r3, [r3, #16]
 8014668:	2b00      	cmp	r3, #0
 801466a:	d104      	bne.n	8014676 <UART_Start_Receive_IT+0x92>
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	227f      	movs	r2, #127	@ 0x7f
 8014670:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8014674:	e008      	b.n	8014688 <UART_Start_Receive_IT+0xa4>
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	223f      	movs	r2, #63	@ 0x3f
 801467a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801467e:	e003      	b.n	8014688 <UART_Start_Receive_IT+0xa4>
 8014680:	68fb      	ldr	r3, [r7, #12]
 8014682:	2200      	movs	r2, #0
 8014684:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	2200      	movs	r2, #0
 801468c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014690:	68fb      	ldr	r3, [r7, #12]
 8014692:	2222      	movs	r2, #34	@ 0x22
 8014694:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014698:	68fb      	ldr	r3, [r7, #12]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	3308      	adds	r3, #8
 801469e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80146a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80146a2:	e853 3f00 	ldrex	r3, [r3]
 80146a6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80146a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80146aa:	f043 0301 	orr.w	r3, r3, #1
 80146ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	681b      	ldr	r3, [r3, #0]
 80146b6:	3308      	adds	r3, #8
 80146b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80146bc:	673a      	str	r2, [r7, #112]	@ 0x70
 80146be:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80146c0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80146c2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80146c4:	e841 2300 	strex	r3, r2, [r1]
 80146c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80146ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d1e3      	bne.n	8014698 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80146d0:	68fb      	ldr	r3, [r7, #12]
 80146d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80146d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80146d8:	d14f      	bne.n	801477a <UART_Start_Receive_IT+0x196>
 80146da:	68fb      	ldr	r3, [r7, #12]
 80146dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80146e0:	88fa      	ldrh	r2, [r7, #6]
 80146e2:	429a      	cmp	r2, r3
 80146e4:	d349      	bcc.n	801477a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	689b      	ldr	r3, [r3, #8]
 80146ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80146ee:	d107      	bne.n	8014700 <UART_Start_Receive_IT+0x11c>
 80146f0:	68fb      	ldr	r3, [r7, #12]
 80146f2:	691b      	ldr	r3, [r3, #16]
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d103      	bne.n	8014700 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80146f8:	68fb      	ldr	r3, [r7, #12]
 80146fa:	4a47      	ldr	r2, [pc, #284]	@ (8014818 <UART_Start_Receive_IT+0x234>)
 80146fc:	675a      	str	r2, [r3, #116]	@ 0x74
 80146fe:	e002      	b.n	8014706 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8014700:	68fb      	ldr	r3, [r7, #12]
 8014702:	4a46      	ldr	r2, [pc, #280]	@ (801481c <UART_Start_Receive_IT+0x238>)
 8014704:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	691b      	ldr	r3, [r3, #16]
 801470a:	2b00      	cmp	r3, #0
 801470c:	d01a      	beq.n	8014744 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014716:	e853 3f00 	ldrex	r3, [r3]
 801471a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801471c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801471e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014722:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8014726:	68fb      	ldr	r3, [r7, #12]
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	461a      	mov	r2, r3
 801472c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014730:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014732:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014734:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8014736:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014738:	e841 2300 	strex	r3, r2, [r1]
 801473c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801473e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014740:	2b00      	cmp	r3, #0
 8014742:	d1e4      	bne.n	801470e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014744:	68fb      	ldr	r3, [r7, #12]
 8014746:	681b      	ldr	r3, [r3, #0]
 8014748:	3308      	adds	r3, #8
 801474a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801474c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801474e:	e853 3f00 	ldrex	r3, [r3]
 8014752:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014756:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801475a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801475c:	68fb      	ldr	r3, [r7, #12]
 801475e:	681b      	ldr	r3, [r3, #0]
 8014760:	3308      	adds	r3, #8
 8014762:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014764:	64ba      	str	r2, [r7, #72]	@ 0x48
 8014766:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014768:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801476a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801476c:	e841 2300 	strex	r3, r2, [r1]
 8014770:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8014772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014774:	2b00      	cmp	r3, #0
 8014776:	d1e5      	bne.n	8014744 <UART_Start_Receive_IT+0x160>
 8014778:	e046      	b.n	8014808 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	689b      	ldr	r3, [r3, #8]
 801477e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8014782:	d107      	bne.n	8014794 <UART_Start_Receive_IT+0x1b0>
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	691b      	ldr	r3, [r3, #16]
 8014788:	2b00      	cmp	r3, #0
 801478a:	d103      	bne.n	8014794 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801478c:	68fb      	ldr	r3, [r7, #12]
 801478e:	4a24      	ldr	r2, [pc, #144]	@ (8014820 <UART_Start_Receive_IT+0x23c>)
 8014790:	675a      	str	r2, [r3, #116]	@ 0x74
 8014792:	e002      	b.n	801479a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8014794:	68fb      	ldr	r3, [r7, #12]
 8014796:	4a23      	ldr	r2, [pc, #140]	@ (8014824 <UART_Start_Receive_IT+0x240>)
 8014798:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	691b      	ldr	r3, [r3, #16]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d019      	beq.n	80147d6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80147a2:	68fb      	ldr	r3, [r7, #12]
 80147a4:	681b      	ldr	r3, [r3, #0]
 80147a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147aa:	e853 3f00 	ldrex	r3, [r3]
 80147ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80147b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147b2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80147b6:	677b      	str	r3, [r7, #116]	@ 0x74
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	461a      	mov	r2, r3
 80147be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80147c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80147c2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80147c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80147c8:	e841 2300 	strex	r3, r2, [r1]
 80147cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80147ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147d0:	2b00      	cmp	r3, #0
 80147d2:	d1e6      	bne.n	80147a2 <UART_Start_Receive_IT+0x1be>
 80147d4:	e018      	b.n	8014808 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	681b      	ldr	r3, [r3, #0]
 80147da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80147dc:	697b      	ldr	r3, [r7, #20]
 80147de:	e853 3f00 	ldrex	r3, [r3]
 80147e2:	613b      	str	r3, [r7, #16]
   return(result);
 80147e4:	693b      	ldr	r3, [r7, #16]
 80147e6:	f043 0320 	orr.w	r3, r3, #32
 80147ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80147ec:	68fb      	ldr	r3, [r7, #12]
 80147ee:	681b      	ldr	r3, [r3, #0]
 80147f0:	461a      	mov	r2, r3
 80147f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80147f4:	623b      	str	r3, [r7, #32]
 80147f6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80147f8:	69f9      	ldr	r1, [r7, #28]
 80147fa:	6a3a      	ldr	r2, [r7, #32]
 80147fc:	e841 2300 	strex	r3, r2, [r1]
 8014800:	61bb      	str	r3, [r7, #24]
   return(result);
 8014802:	69bb      	ldr	r3, [r7, #24]
 8014804:	2b00      	cmp	r3, #0
 8014806:	d1e6      	bne.n	80147d6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8014808:	2300      	movs	r3, #0
}
 801480a:	4618      	mov	r0, r3
 801480c:	378c      	adds	r7, #140	@ 0x8c
 801480e:	46bd      	mov	sp, r7
 8014810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014814:	4770      	bx	lr
 8014816:	bf00      	nop
 8014818:	08015245 	.word	0x08015245
 801481c:	08014ee1 	.word	0x08014ee1
 8014820:	08014d29 	.word	0x08014d29
 8014824:	08014b71 	.word	0x08014b71

08014828 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8014828:	b480      	push	{r7}
 801482a:	b08f      	sub	sp, #60	@ 0x3c
 801482c:	af00      	add	r7, sp, #0
 801482e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014836:	6a3b      	ldr	r3, [r7, #32]
 8014838:	e853 3f00 	ldrex	r3, [r3]
 801483c:	61fb      	str	r3, [r7, #28]
   return(result);
 801483e:	69fb      	ldr	r3, [r7, #28]
 8014840:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8014844:	637b      	str	r3, [r7, #52]	@ 0x34
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	461a      	mov	r2, r3
 801484c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801484e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014850:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014856:	e841 2300 	strex	r3, r2, [r1]
 801485a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801485c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801485e:	2b00      	cmp	r3, #0
 8014860:	d1e6      	bne.n	8014830 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	681b      	ldr	r3, [r3, #0]
 8014866:	3308      	adds	r3, #8
 8014868:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	e853 3f00 	ldrex	r3, [r3]
 8014870:	60bb      	str	r3, [r7, #8]
   return(result);
 8014872:	68bb      	ldr	r3, [r7, #8]
 8014874:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8014878:	633b      	str	r3, [r7, #48]	@ 0x30
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	3308      	adds	r3, #8
 8014880:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014882:	61ba      	str	r2, [r7, #24]
 8014884:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014886:	6979      	ldr	r1, [r7, #20]
 8014888:	69ba      	ldr	r2, [r7, #24]
 801488a:	e841 2300 	strex	r3, r2, [r1]
 801488e:	613b      	str	r3, [r7, #16]
   return(result);
 8014890:	693b      	ldr	r3, [r7, #16]
 8014892:	2b00      	cmp	r3, #0
 8014894:	d1e5      	bne.n	8014862 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	2220      	movs	r2, #32
 801489a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801489e:	bf00      	nop
 80148a0:	373c      	adds	r7, #60	@ 0x3c
 80148a2:	46bd      	mov	sp, r7
 80148a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a8:	4770      	bx	lr
	...

080148ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80148ac:	b480      	push	{r7}
 80148ae:	b095      	sub	sp, #84	@ 0x54
 80148b0:	af00      	add	r7, sp, #0
 80148b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	681b      	ldr	r3, [r3, #0]
 80148b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80148ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80148bc:	e853 3f00 	ldrex	r3, [r3]
 80148c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80148c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80148c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	681b      	ldr	r3, [r3, #0]
 80148ce:	461a      	mov	r2, r3
 80148d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80148d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80148d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80148d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80148d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80148da:	e841 2300 	strex	r3, r2, [r1]
 80148de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80148e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d1e6      	bne.n	80148b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	3308      	adds	r3, #8
 80148ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80148ee:	6a3b      	ldr	r3, [r7, #32]
 80148f0:	e853 3f00 	ldrex	r3, [r3]
 80148f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80148f6:	69fa      	ldr	r2, [r7, #28]
 80148f8:	4b1e      	ldr	r3, [pc, #120]	@ (8014974 <UART_EndRxTransfer+0xc8>)
 80148fa:	4013      	ands	r3, r2
 80148fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80148fe:	687b      	ldr	r3, [r7, #4]
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	3308      	adds	r3, #8
 8014904:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014906:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014908:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801490a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801490c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801490e:	e841 2300 	strex	r3, r2, [r1]
 8014912:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014916:	2b00      	cmp	r3, #0
 8014918:	d1e5      	bne.n	80148e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801491e:	2b01      	cmp	r3, #1
 8014920:	d118      	bne.n	8014954 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	e853 3f00 	ldrex	r3, [r3]
 801492e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014930:	68bb      	ldr	r3, [r7, #8]
 8014932:	f023 0310 	bic.w	r3, r3, #16
 8014936:	647b      	str	r3, [r7, #68]	@ 0x44
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	681b      	ldr	r3, [r3, #0]
 801493c:	461a      	mov	r2, r3
 801493e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014940:	61bb      	str	r3, [r7, #24]
 8014942:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014944:	6979      	ldr	r1, [r7, #20]
 8014946:	69ba      	ldr	r2, [r7, #24]
 8014948:	e841 2300 	strex	r3, r2, [r1]
 801494c:	613b      	str	r3, [r7, #16]
   return(result);
 801494e:	693b      	ldr	r3, [r7, #16]
 8014950:	2b00      	cmp	r3, #0
 8014952:	d1e6      	bne.n	8014922 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	2220      	movs	r2, #32
 8014958:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	2200      	movs	r2, #0
 8014960:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	2200      	movs	r2, #0
 8014966:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8014968:	bf00      	nop
 801496a:	3754      	adds	r7, #84	@ 0x54
 801496c:	46bd      	mov	sp, r7
 801496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014972:	4770      	bx	lr
 8014974:	effffffe 	.word	0xeffffffe

08014978 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8014978:	b580      	push	{r7, lr}
 801497a:	b090      	sub	sp, #64	@ 0x40
 801497c:	af00      	add	r7, sp, #0
 801497e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014984:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	69db      	ldr	r3, [r3, #28]
 801498a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801498e:	d037      	beq.n	8014a00 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8014990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014992:	2200      	movs	r2, #0
 8014994:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8014998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801499a:	681b      	ldr	r3, [r3, #0]
 801499c:	3308      	adds	r3, #8
 801499e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80149a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80149a2:	e853 3f00 	ldrex	r3, [r3]
 80149a6:	623b      	str	r3, [r7, #32]
   return(result);
 80149a8:	6a3b      	ldr	r3, [r7, #32]
 80149aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80149ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80149b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	3308      	adds	r3, #8
 80149b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80149b8:	633a      	str	r2, [r7, #48]	@ 0x30
 80149ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80149be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80149c0:	e841 2300 	strex	r3, r2, [r1]
 80149c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80149c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149c8:	2b00      	cmp	r3, #0
 80149ca:	d1e5      	bne.n	8014998 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80149cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149ce:	681b      	ldr	r3, [r3, #0]
 80149d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80149d2:	693b      	ldr	r3, [r7, #16]
 80149d4:	e853 3f00 	ldrex	r3, [r3]
 80149d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80149da:	68fb      	ldr	r3, [r7, #12]
 80149dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80149e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80149e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80149e4:	681b      	ldr	r3, [r3, #0]
 80149e6:	461a      	mov	r2, r3
 80149e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80149ea:	61fb      	str	r3, [r7, #28]
 80149ec:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80149ee:	69b9      	ldr	r1, [r7, #24]
 80149f0:	69fa      	ldr	r2, [r7, #28]
 80149f2:	e841 2300 	strex	r3, r2, [r1]
 80149f6:	617b      	str	r3, [r7, #20]
   return(result);
 80149f8:	697b      	ldr	r3, [r7, #20]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d1e6      	bne.n	80149cc <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80149fe:	e002      	b.n	8014a06 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8014a00:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014a02:	f7ed f82a 	bl	8001a5a <HAL_UART_TxCpltCallback>
}
 8014a06:	bf00      	nop
 8014a08:	3740      	adds	r7, #64	@ 0x40
 8014a0a:	46bd      	mov	sp, r7
 8014a0c:	bd80      	pop	{r7, pc}

08014a0e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8014a0e:	b580      	push	{r7, lr}
 8014a10:	b084      	sub	sp, #16
 8014a12:	af00      	add	r7, sp, #0
 8014a14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a1a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8014a1c:	68f8      	ldr	r0, [r7, #12]
 8014a1e:	f7fe fe9f 	bl	8013760 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014a22:	bf00      	nop
 8014a24:	3710      	adds	r7, #16
 8014a26:	46bd      	mov	sp, r7
 8014a28:	bd80      	pop	{r7, pc}

08014a2a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8014a2a:	b580      	push	{r7, lr}
 8014a2c:	b086      	sub	sp, #24
 8014a2e:	af00      	add	r7, sp, #0
 8014a30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a36:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8014a38:	697b      	ldr	r3, [r7, #20]
 8014a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8014a3e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8014a40:	697b      	ldr	r3, [r7, #20]
 8014a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014a46:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8014a48:	697b      	ldr	r3, [r7, #20]
 8014a4a:	681b      	ldr	r3, [r3, #0]
 8014a4c:	689b      	ldr	r3, [r3, #8]
 8014a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014a52:	2b80      	cmp	r3, #128	@ 0x80
 8014a54:	d109      	bne.n	8014a6a <UART_DMAError+0x40>
 8014a56:	693b      	ldr	r3, [r7, #16]
 8014a58:	2b21      	cmp	r3, #33	@ 0x21
 8014a5a:	d106      	bne.n	8014a6a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8014a5c:	697b      	ldr	r3, [r7, #20]
 8014a5e:	2200      	movs	r2, #0
 8014a60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8014a64:	6978      	ldr	r0, [r7, #20]
 8014a66:	f7ff fedf 	bl	8014828 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8014a6a:	697b      	ldr	r3, [r7, #20]
 8014a6c:	681b      	ldr	r3, [r3, #0]
 8014a6e:	689b      	ldr	r3, [r3, #8]
 8014a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014a74:	2b40      	cmp	r3, #64	@ 0x40
 8014a76:	d109      	bne.n	8014a8c <UART_DMAError+0x62>
 8014a78:	68fb      	ldr	r3, [r7, #12]
 8014a7a:	2b22      	cmp	r3, #34	@ 0x22
 8014a7c:	d106      	bne.n	8014a8c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8014a7e:	697b      	ldr	r3, [r7, #20]
 8014a80:	2200      	movs	r2, #0
 8014a82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8014a86:	6978      	ldr	r0, [r7, #20]
 8014a88:	f7ff ff10 	bl	80148ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8014a8c:	697b      	ldr	r3, [r7, #20]
 8014a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014a92:	f043 0210 	orr.w	r2, r3, #16
 8014a96:	697b      	ldr	r3, [r7, #20]
 8014a98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014a9c:	6978      	ldr	r0, [r7, #20]
 8014a9e:	f7ec fff2 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014aa2:	bf00      	nop
 8014aa4:	3718      	adds	r7, #24
 8014aa6:	46bd      	mov	sp, r7
 8014aa8:	bd80      	pop	{r7, pc}

08014aaa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014aaa:	b580      	push	{r7, lr}
 8014aac:	b084      	sub	sp, #16
 8014aae:	af00      	add	r7, sp, #0
 8014ab0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ab6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8014ab8:	68fb      	ldr	r3, [r7, #12]
 8014aba:	2200      	movs	r2, #0
 8014abc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014ac0:	68f8      	ldr	r0, [r7, #12]
 8014ac2:	f7ec ffe0 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014ac6:	bf00      	nop
 8014ac8:	3710      	adds	r7, #16
 8014aca:	46bd      	mov	sp, r7
 8014acc:	bd80      	pop	{r7, pc}

08014ace <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8014ace:	b580      	push	{r7, lr}
 8014ad0:	b084      	sub	sp, #16
 8014ad2:	af00      	add	r7, sp, #0
 8014ad4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ada:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8014adc:	68fb      	ldr	r3, [r7, #12]
 8014ade:	2200      	movs	r2, #0
 8014ae0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8014ae4:	68fb      	ldr	r3, [r7, #12]
 8014ae6:	681b      	ldr	r3, [r3, #0]
 8014ae8:	220f      	movs	r2, #15
 8014aea:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	681b      	ldr	r3, [r3, #0]
 8014af0:	699a      	ldr	r2, [r3, #24]
 8014af2:	68fb      	ldr	r3, [r7, #12]
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	f042 0208 	orr.w	r2, r2, #8
 8014afa:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014afc:	68fb      	ldr	r3, [r7, #12]
 8014afe:	2220      	movs	r2, #32
 8014b00:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	2200      	movs	r2, #0
 8014b08:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8014b0a:	68f8      	ldr	r0, [r7, #12]
 8014b0c:	f7fe fe32 	bl	8013774 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014b10:	bf00      	nop
 8014b12:	3710      	adds	r7, #16
 8014b14:	46bd      	mov	sp, r7
 8014b16:	bd80      	pop	{r7, pc}

08014b18 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014b18:	b580      	push	{r7, lr}
 8014b1a:	b088      	sub	sp, #32
 8014b1c:	af00      	add	r7, sp, #0
 8014b1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	681b      	ldr	r3, [r3, #0]
 8014b24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	e853 3f00 	ldrex	r3, [r3]
 8014b2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8014b2e:	68bb      	ldr	r3, [r7, #8]
 8014b30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014b34:	61fb      	str	r3, [r7, #28]
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	681b      	ldr	r3, [r3, #0]
 8014b3a:	461a      	mov	r2, r3
 8014b3c:	69fb      	ldr	r3, [r7, #28]
 8014b3e:	61bb      	str	r3, [r7, #24]
 8014b40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014b42:	6979      	ldr	r1, [r7, #20]
 8014b44:	69ba      	ldr	r2, [r7, #24]
 8014b46:	e841 2300 	strex	r3, r2, [r1]
 8014b4a:	613b      	str	r3, [r7, #16]
   return(result);
 8014b4c:	693b      	ldr	r3, [r7, #16]
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d1e6      	bne.n	8014b20 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	2220      	movs	r2, #32
 8014b56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8014b60:	6878      	ldr	r0, [r7, #4]
 8014b62:	f7ec ff7a 	bl	8001a5a <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014b66:	bf00      	nop
 8014b68:	3720      	adds	r7, #32
 8014b6a:	46bd      	mov	sp, r7
 8014b6c:	bd80      	pop	{r7, pc}
	...

08014b70 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8014b70:	b580      	push	{r7, lr}
 8014b72:	b09c      	sub	sp, #112	@ 0x70
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014b7e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014b88:	2b22      	cmp	r3, #34	@ 0x22
 8014b8a:	f040 80be 	bne.w	8014d0a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	681b      	ldr	r3, [r3, #0]
 8014b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b94:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8014b98:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8014b9c:	b2d9      	uxtb	r1, r3
 8014b9e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8014ba2:	b2da      	uxtb	r2, r3
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014ba8:	400a      	ands	r2, r1
 8014baa:	b2d2      	uxtb	r2, r2
 8014bac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014bb2:	1c5a      	adds	r2, r3, #1
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014bbe:	b29b      	uxth	r3, r3
 8014bc0:	3b01      	subs	r3, #1
 8014bc2:	b29a      	uxth	r2, r3
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014bd0:	b29b      	uxth	r3, r3
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	f040 80a1 	bne.w	8014d1a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014bde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014be0:	e853 3f00 	ldrex	r3, [r3]
 8014be4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014be8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014bec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	681b      	ldr	r3, [r3, #0]
 8014bf2:	461a      	mov	r2, r3
 8014bf4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014bf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014bf8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014bfa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8014bfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014bfe:	e841 2300 	strex	r3, r2, [r1]
 8014c02:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d1e6      	bne.n	8014bd8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	3308      	adds	r3, #8
 8014c10:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014c14:	e853 3f00 	ldrex	r3, [r3]
 8014c18:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c1c:	f023 0301 	bic.w	r3, r3, #1
 8014c20:	667b      	str	r3, [r7, #100]	@ 0x64
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	681b      	ldr	r3, [r3, #0]
 8014c26:	3308      	adds	r3, #8
 8014c28:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8014c2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8014c2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8014c30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8014c32:	e841 2300 	strex	r3, r2, [r1]
 8014c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8014c38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d1e5      	bne.n	8014c0a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	2220      	movs	r2, #32
 8014c42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	2200      	movs	r2, #0
 8014c4a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	2200      	movs	r2, #0
 8014c50:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014c52:	687b      	ldr	r3, [r7, #4]
 8014c54:	681b      	ldr	r3, [r3, #0]
 8014c56:	4a33      	ldr	r2, [pc, #204]	@ (8014d24 <UART_RxISR_8BIT+0x1b4>)
 8014c58:	4293      	cmp	r3, r2
 8014c5a:	d01f      	beq.n	8014c9c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014c5c:	687b      	ldr	r3, [r7, #4]
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	685b      	ldr	r3, [r3, #4]
 8014c62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014c66:	2b00      	cmp	r3, #0
 8014c68:	d018      	beq.n	8014c9c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c72:	e853 3f00 	ldrex	r3, [r3]
 8014c76:	623b      	str	r3, [r7, #32]
   return(result);
 8014c78:	6a3b      	ldr	r3, [r7, #32]
 8014c7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014c7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	681b      	ldr	r3, [r3, #0]
 8014c84:	461a      	mov	r2, r3
 8014c86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8014c88:	633b      	str	r3, [r7, #48]	@ 0x30
 8014c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014c8c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014c90:	e841 2300 	strex	r3, r2, [r1]
 8014c94:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d1e6      	bne.n	8014c6a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014c9c:	687b      	ldr	r3, [r7, #4]
 8014c9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014ca0:	2b01      	cmp	r3, #1
 8014ca2:	d12e      	bne.n	8014d02 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	2200      	movs	r2, #0
 8014ca8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014caa:	687b      	ldr	r3, [r7, #4]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014cb0:	693b      	ldr	r3, [r7, #16]
 8014cb2:	e853 3f00 	ldrex	r3, [r3]
 8014cb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8014cb8:	68fb      	ldr	r3, [r7, #12]
 8014cba:	f023 0310 	bic.w	r3, r3, #16
 8014cbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014cc0:	687b      	ldr	r3, [r7, #4]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014cc8:	61fb      	str	r3, [r7, #28]
 8014cca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ccc:	69b9      	ldr	r1, [r7, #24]
 8014cce:	69fa      	ldr	r2, [r7, #28]
 8014cd0:	e841 2300 	strex	r3, r2, [r1]
 8014cd4:	617b      	str	r3, [r7, #20]
   return(result);
 8014cd6:	697b      	ldr	r3, [r7, #20]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d1e6      	bne.n	8014caa <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	69db      	ldr	r3, [r3, #28]
 8014ce2:	f003 0310 	and.w	r3, r3, #16
 8014ce6:	2b10      	cmp	r3, #16
 8014ce8:	d103      	bne.n	8014cf2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	681b      	ldr	r3, [r3, #0]
 8014cee:	2210      	movs	r2, #16
 8014cf0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014cf8:	4619      	mov	r1, r3
 8014cfa:	6878      	ldr	r0, [r7, #4]
 8014cfc:	f7fe fd44 	bl	8013788 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014d00:	e00b      	b.n	8014d1a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8014d02:	6878      	ldr	r0, [r7, #4]
 8014d04:	f7ec feb4 	bl	8001a70 <HAL_UART_RxCpltCallback>
}
 8014d08:	e007      	b.n	8014d1a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	699a      	ldr	r2, [r3, #24]
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	681b      	ldr	r3, [r3, #0]
 8014d14:	f042 0208 	orr.w	r2, r2, #8
 8014d18:	619a      	str	r2, [r3, #24]
}
 8014d1a:	bf00      	nop
 8014d1c:	3770      	adds	r7, #112	@ 0x70
 8014d1e:	46bd      	mov	sp, r7
 8014d20:	bd80      	pop	{r7, pc}
 8014d22:	bf00      	nop
 8014d24:	58000c00 	.word	0x58000c00

08014d28 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8014d28:	b580      	push	{r7, lr}
 8014d2a:	b09c      	sub	sp, #112	@ 0x70
 8014d2c:	af00      	add	r7, sp, #0
 8014d2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014d36:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014d40:	2b22      	cmp	r3, #34	@ 0x22
 8014d42:	f040 80be 	bne.w	8014ec2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014d46:	687b      	ldr	r3, [r7, #4]
 8014d48:	681b      	ldr	r3, [r3, #0]
 8014d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d4c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014d54:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8014d56:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8014d5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8014d5e:	4013      	ands	r3, r2
 8014d60:	b29a      	uxth	r2, r3
 8014d62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8014d64:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014d6a:	1c9a      	adds	r2, r3, #2
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014d76:	b29b      	uxth	r3, r3
 8014d78:	3b01      	subs	r3, #1
 8014d7a:	b29a      	uxth	r2, r3
 8014d7c:	687b      	ldr	r3, [r7, #4]
 8014d7e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014d88:	b29b      	uxth	r3, r3
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	f040 80a1 	bne.w	8014ed2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	681b      	ldr	r3, [r3, #0]
 8014d94:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014d98:	e853 3f00 	ldrex	r3, [r3]
 8014d9c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8014d9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014da0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014da4:	667b      	str	r3, [r7, #100]	@ 0x64
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	681b      	ldr	r3, [r3, #0]
 8014daa:	461a      	mov	r2, r3
 8014dac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014dae:	657b      	str	r3, [r7, #84]	@ 0x54
 8014db0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014db2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8014db4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014db6:	e841 2300 	strex	r3, r2, [r1]
 8014dba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8014dbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d1e6      	bne.n	8014d90 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	681b      	ldr	r3, [r3, #0]
 8014dc6:	3308      	adds	r3, #8
 8014dc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014dcc:	e853 3f00 	ldrex	r3, [r3]
 8014dd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dd4:	f023 0301 	bic.w	r3, r3, #1
 8014dd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	681b      	ldr	r3, [r3, #0]
 8014dde:	3308      	adds	r3, #8
 8014de0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8014de2:	643a      	str	r2, [r7, #64]	@ 0x40
 8014de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014de6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014de8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014dea:	e841 2300 	strex	r3, r2, [r1]
 8014dee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8014df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d1e5      	bne.n	8014dc2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	2220      	movs	r2, #32
 8014dfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	2200      	movs	r2, #0
 8014e02:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014e04:	687b      	ldr	r3, [r7, #4]
 8014e06:	2200      	movs	r2, #0
 8014e08:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	4a33      	ldr	r2, [pc, #204]	@ (8014edc <UART_RxISR_16BIT+0x1b4>)
 8014e10:	4293      	cmp	r3, r2
 8014e12:	d01f      	beq.n	8014e54 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	685b      	ldr	r3, [r3, #4]
 8014e1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d018      	beq.n	8014e54 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e28:	6a3b      	ldr	r3, [r7, #32]
 8014e2a:	e853 3f00 	ldrex	r3, [r3]
 8014e2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8014e30:	69fb      	ldr	r3, [r7, #28]
 8014e32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014e36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	461a      	mov	r2, r3
 8014e3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8014e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014e42:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014e46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014e48:	e841 2300 	strex	r3, r2, [r1]
 8014e4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d1e6      	bne.n	8014e22 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014e58:	2b01      	cmp	r3, #1
 8014e5a:	d12e      	bne.n	8014eba <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	2200      	movs	r2, #0
 8014e60:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014e62:	687b      	ldr	r3, [r7, #4]
 8014e64:	681b      	ldr	r3, [r3, #0]
 8014e66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	e853 3f00 	ldrex	r3, [r3]
 8014e6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014e70:	68bb      	ldr	r3, [r7, #8]
 8014e72:	f023 0310 	bic.w	r3, r3, #16
 8014e76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014e78:	687b      	ldr	r3, [r7, #4]
 8014e7a:	681b      	ldr	r3, [r3, #0]
 8014e7c:	461a      	mov	r2, r3
 8014e7e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8014e80:	61bb      	str	r3, [r7, #24]
 8014e82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e84:	6979      	ldr	r1, [r7, #20]
 8014e86:	69ba      	ldr	r2, [r7, #24]
 8014e88:	e841 2300 	strex	r3, r2, [r1]
 8014e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8014e8e:	693b      	ldr	r3, [r7, #16]
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d1e6      	bne.n	8014e62 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	681b      	ldr	r3, [r3, #0]
 8014e98:	69db      	ldr	r3, [r3, #28]
 8014e9a:	f003 0310 	and.w	r3, r3, #16
 8014e9e:	2b10      	cmp	r3, #16
 8014ea0:	d103      	bne.n	8014eaa <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	2210      	movs	r2, #16
 8014ea8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8014eb0:	4619      	mov	r1, r3
 8014eb2:	6878      	ldr	r0, [r7, #4]
 8014eb4:	f7fe fc68 	bl	8013788 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014eb8:	e00b      	b.n	8014ed2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8014eba:	6878      	ldr	r0, [r7, #4]
 8014ebc:	f7ec fdd8 	bl	8001a70 <HAL_UART_RxCpltCallback>
}
 8014ec0:	e007      	b.n	8014ed2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	699a      	ldr	r2, [r3, #24]
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	681b      	ldr	r3, [r3, #0]
 8014ecc:	f042 0208 	orr.w	r2, r2, #8
 8014ed0:	619a      	str	r2, [r3, #24]
}
 8014ed2:	bf00      	nop
 8014ed4:	3770      	adds	r7, #112	@ 0x70
 8014ed6:	46bd      	mov	sp, r7
 8014ed8:	bd80      	pop	{r7, pc}
 8014eda:	bf00      	nop
 8014edc:	58000c00 	.word	0x58000c00

08014ee0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8014ee0:	b580      	push	{r7, lr}
 8014ee2:	b0ac      	sub	sp, #176	@ 0xb0
 8014ee4:	af00      	add	r7, sp, #0
 8014ee6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014eee:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	69db      	ldr	r3, [r3, #28]
 8014ef8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	681b      	ldr	r3, [r3, #0]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	689b      	ldr	r3, [r3, #8]
 8014f0c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014f16:	2b22      	cmp	r3, #34	@ 0x22
 8014f18:	f040 8181 	bne.w	801521e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014f22:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014f26:	e124      	b.n	8015172 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	681b      	ldr	r3, [r3, #0]
 8014f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f2e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8014f32:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8014f36:	b2d9      	uxtb	r1, r3
 8014f38:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8014f3c:	b2da      	uxtb	r2, r3
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014f42:	400a      	ands	r2, r1
 8014f44:	b2d2      	uxtb	r2, r2
 8014f46:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014f4c:	1c5a      	adds	r2, r3, #1
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014f58:	b29b      	uxth	r3, r3
 8014f5a:	3b01      	subs	r3, #1
 8014f5c:	b29a      	uxth	r2, r3
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8014f64:	687b      	ldr	r3, [r7, #4]
 8014f66:	681b      	ldr	r3, [r3, #0]
 8014f68:	69db      	ldr	r3, [r3, #28]
 8014f6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8014f6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014f72:	f003 0307 	and.w	r3, r3, #7
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d053      	beq.n	8015022 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014f7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014f7e:	f003 0301 	and.w	r3, r3, #1
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d011      	beq.n	8014faa <UART_RxISR_8BIT_FIFOEN+0xca>
 8014f86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8014f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d00b      	beq.n	8014faa <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	2201      	movs	r2, #1
 8014f98:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014f9a:	687b      	ldr	r3, [r7, #4]
 8014f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014fa0:	f043 0201 	orr.w	r2, r3, #1
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014faa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014fae:	f003 0302 	and.w	r3, r3, #2
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d011      	beq.n	8014fda <UART_RxISR_8BIT_FIFOEN+0xfa>
 8014fb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014fba:	f003 0301 	and.w	r3, r3, #1
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d00b      	beq.n	8014fda <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	681b      	ldr	r3, [r3, #0]
 8014fc6:	2202      	movs	r2, #2
 8014fc8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014fca:	687b      	ldr	r3, [r7, #4]
 8014fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014fd0:	f043 0204 	orr.w	r2, r3, #4
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8014fda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8014fde:	f003 0304 	and.w	r3, r3, #4
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d011      	beq.n	801500a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8014fe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014fea:	f003 0301 	and.w	r3, r3, #1
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d00b      	beq.n	801500a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	681b      	ldr	r3, [r3, #0]
 8014ff6:	2204      	movs	r2, #4
 8014ff8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015000:	f043 0202 	orr.w	r2, r3, #2
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801500a:	687b      	ldr	r3, [r7, #4]
 801500c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015010:	2b00      	cmp	r3, #0
 8015012:	d006      	beq.n	8015022 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015014:	6878      	ldr	r0, [r7, #4]
 8015016:	f7ec fd36 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	2200      	movs	r2, #0
 801501e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015028:	b29b      	uxth	r3, r3
 801502a:	2b00      	cmp	r3, #0
 801502c:	f040 80a1 	bne.w	8015172 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	681b      	ldr	r3, [r3, #0]
 8015034:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015036:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8015038:	e853 3f00 	ldrex	r3, [r3]
 801503c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801503e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8015040:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015044:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	681b      	ldr	r3, [r3, #0]
 801504c:	461a      	mov	r2, r3
 801504e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8015052:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8015054:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015056:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8015058:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801505a:	e841 2300 	strex	r3, r2, [r1]
 801505e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8015060:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8015062:	2b00      	cmp	r3, #0
 8015064:	d1e4      	bne.n	8015030 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	3308      	adds	r3, #8
 801506c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801506e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015070:	e853 3f00 	ldrex	r3, [r3]
 8015074:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8015076:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015078:	4b6f      	ldr	r3, [pc, #444]	@ (8015238 <UART_RxISR_8BIT_FIFOEN+0x358>)
 801507a:	4013      	ands	r3, r2
 801507c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	3308      	adds	r3, #8
 8015086:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801508a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801508c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801508e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8015090:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8015092:	e841 2300 	strex	r3, r2, [r1]
 8015096:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8015098:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801509a:	2b00      	cmp	r3, #0
 801509c:	d1e3      	bne.n	8015066 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	2220      	movs	r2, #32
 80150a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	2200      	movs	r2, #0
 80150aa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	2200      	movs	r2, #0
 80150b0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	4a61      	ldr	r2, [pc, #388]	@ (801523c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80150b8:	4293      	cmp	r3, r2
 80150ba:	d021      	beq.n	8015100 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	681b      	ldr	r3, [r3, #0]
 80150c0:	685b      	ldr	r3, [r3, #4]
 80150c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d01a      	beq.n	8015100 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80150d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80150d2:	e853 3f00 	ldrex	r3, [r3]
 80150d6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80150d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80150da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80150de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	461a      	mov	r2, r3
 80150e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80150ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80150ee:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80150f0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80150f2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80150f4:	e841 2300 	strex	r3, r2, [r1]
 80150f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80150fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	d1e4      	bne.n	80150ca <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015100:	687b      	ldr	r3, [r7, #4]
 8015102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015104:	2b01      	cmp	r3, #1
 8015106:	d130      	bne.n	801516a <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	2200      	movs	r2, #0
 801510c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015116:	e853 3f00 	ldrex	r3, [r3]
 801511a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801511c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801511e:	f023 0310 	bic.w	r3, r3, #16
 8015122:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	461a      	mov	r2, r3
 801512c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8015130:	643b      	str	r3, [r7, #64]	@ 0x40
 8015132:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015134:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8015136:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8015138:	e841 2300 	strex	r3, r2, [r1]
 801513c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801513e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015140:	2b00      	cmp	r3, #0
 8015142:	d1e4      	bne.n	801510e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	69db      	ldr	r3, [r3, #28]
 801514a:	f003 0310 	and.w	r3, r3, #16
 801514e:	2b10      	cmp	r3, #16
 8015150:	d103      	bne.n	801515a <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	681b      	ldr	r3, [r3, #0]
 8015156:	2210      	movs	r2, #16
 8015158:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801515a:	687b      	ldr	r3, [r7, #4]
 801515c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8015160:	4619      	mov	r1, r3
 8015162:	6878      	ldr	r0, [r7, #4]
 8015164:	f7fe fb10 	bl	8013788 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8015168:	e00e      	b.n	8015188 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801516a:	6878      	ldr	r0, [r7, #4]
 801516c:	f7ec fc80 	bl	8001a70 <HAL_UART_RxCpltCallback>
        break;
 8015170:	e00a      	b.n	8015188 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8015172:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8015176:	2b00      	cmp	r3, #0
 8015178:	d006      	beq.n	8015188 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801517a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801517e:	f003 0320 	and.w	r3, r3, #32
 8015182:	2b00      	cmp	r3, #0
 8015184:	f47f aed0 	bne.w	8014f28 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801518e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8015192:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8015196:	2b00      	cmp	r3, #0
 8015198:	d049      	beq.n	801522e <UART_RxISR_8BIT_FIFOEN+0x34e>
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80151a0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80151a4:	429a      	cmp	r2, r3
 80151a6:	d242      	bcs.n	801522e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	3308      	adds	r3, #8
 80151ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151b0:	6a3b      	ldr	r3, [r7, #32]
 80151b2:	e853 3f00 	ldrex	r3, [r3]
 80151b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80151b8:	69fb      	ldr	r3, [r7, #28]
 80151ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80151be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	3308      	adds	r3, #8
 80151c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80151cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80151ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80151d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80151d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80151d4:	e841 2300 	strex	r3, r2, [r1]
 80151d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80151da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d1e3      	bne.n	80151a8 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	4a17      	ldr	r2, [pc, #92]	@ (8015240 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80151e4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80151ec:	68fb      	ldr	r3, [r7, #12]
 80151ee:	e853 3f00 	ldrex	r3, [r3]
 80151f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80151f4:	68bb      	ldr	r3, [r7, #8]
 80151f6:	f043 0320 	orr.w	r3, r3, #32
 80151fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80151fe:	687b      	ldr	r3, [r7, #4]
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	461a      	mov	r2, r3
 8015204:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8015208:	61bb      	str	r3, [r7, #24]
 801520a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801520c:	6979      	ldr	r1, [r7, #20]
 801520e:	69ba      	ldr	r2, [r7, #24]
 8015210:	e841 2300 	strex	r3, r2, [r1]
 8015214:	613b      	str	r3, [r7, #16]
   return(result);
 8015216:	693b      	ldr	r3, [r7, #16]
 8015218:	2b00      	cmp	r3, #0
 801521a:	d1e4      	bne.n	80151e6 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801521c:	e007      	b.n	801522e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	699a      	ldr	r2, [r3, #24]
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	f042 0208 	orr.w	r2, r2, #8
 801522c:	619a      	str	r2, [r3, #24]
}
 801522e:	bf00      	nop
 8015230:	37b0      	adds	r7, #176	@ 0xb0
 8015232:	46bd      	mov	sp, r7
 8015234:	bd80      	pop	{r7, pc}
 8015236:	bf00      	nop
 8015238:	effffffe 	.word	0xeffffffe
 801523c:	58000c00 	.word	0x58000c00
 8015240:	08014b71 	.word	0x08014b71

08015244 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8015244:	b580      	push	{r7, lr}
 8015246:	b0ae      	sub	sp, #184	@ 0xb8
 8015248:	af00      	add	r7, sp, #0
 801524a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801524c:	687b      	ldr	r3, [r7, #4]
 801524e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015252:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	681b      	ldr	r3, [r3, #0]
 801525a:	69db      	ldr	r3, [r3, #28]
 801525c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	681b      	ldr	r3, [r3, #0]
 8015264:	681b      	ldr	r3, [r3, #0]
 8015266:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	681b      	ldr	r3, [r3, #0]
 801526e:	689b      	ldr	r3, [r3, #8]
 8015270:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801527a:	2b22      	cmp	r3, #34	@ 0x22
 801527c:	f040 8185 	bne.w	801558a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8015286:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801528a:	e128      	b.n	80154de <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015292:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801529a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 801529e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80152a2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80152a6:	4013      	ands	r3, r2
 80152a8:	b29a      	uxth	r2, r3
 80152aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80152ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80152b4:	1c9a      	adds	r2, r3, #2
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80152c0:	b29b      	uxth	r3, r3
 80152c2:	3b01      	subs	r3, #1
 80152c4:	b29a      	uxth	r2, r3
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	69db      	ldr	r3, [r3, #28]
 80152d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80152d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80152da:	f003 0307 	and.w	r3, r3, #7
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d053      	beq.n	801538a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80152e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80152e6:	f003 0301 	and.w	r3, r3, #1
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d011      	beq.n	8015312 <UART_RxISR_16BIT_FIFOEN+0xce>
 80152ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80152f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80152f6:	2b00      	cmp	r3, #0
 80152f8:	d00b      	beq.n	8015312 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	2201      	movs	r2, #1
 8015300:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015308:	f043 0201 	orr.w	r2, r3, #1
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015312:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015316:	f003 0302 	and.w	r3, r3, #2
 801531a:	2b00      	cmp	r3, #0
 801531c:	d011      	beq.n	8015342 <UART_RxISR_16BIT_FIFOEN+0xfe>
 801531e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015322:	f003 0301 	and.w	r3, r3, #1
 8015326:	2b00      	cmp	r3, #0
 8015328:	d00b      	beq.n	8015342 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	2202      	movs	r2, #2
 8015330:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015338:	f043 0204 	orr.w	r2, r3, #4
 801533c:	687b      	ldr	r3, [r7, #4]
 801533e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8015342:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8015346:	f003 0304 	and.w	r3, r3, #4
 801534a:	2b00      	cmp	r3, #0
 801534c:	d011      	beq.n	8015372 <UART_RxISR_16BIT_FIFOEN+0x12e>
 801534e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8015352:	f003 0301 	and.w	r3, r3, #1
 8015356:	2b00      	cmp	r3, #0
 8015358:	d00b      	beq.n	8015372 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	681b      	ldr	r3, [r3, #0]
 801535e:	2204      	movs	r2, #4
 8015360:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015368:	f043 0202 	orr.w	r2, r3, #2
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8015372:	687b      	ldr	r3, [r7, #4]
 8015374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015378:	2b00      	cmp	r3, #0
 801537a:	d006      	beq.n	801538a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801537c:	6878      	ldr	r0, [r7, #4]
 801537e:	f7ec fb82 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	2200      	movs	r2, #0
 8015386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8015390:	b29b      	uxth	r3, r3
 8015392:	2b00      	cmp	r3, #0
 8015394:	f040 80a3 	bne.w	80154de <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801539e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80153a0:	e853 3f00 	ldrex	r3, [r3]
 80153a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80153a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80153a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80153ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	681b      	ldr	r3, [r3, #0]
 80153b4:	461a      	mov	r2, r3
 80153b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80153ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80153be:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80153c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80153c6:	e841 2300 	strex	r3, r2, [r1]
 80153ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80153cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d1e2      	bne.n	8015398 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	681b      	ldr	r3, [r3, #0]
 80153d6:	3308      	adds	r3, #8
 80153d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80153dc:	e853 3f00 	ldrex	r3, [r3]
 80153e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80153e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80153e4:	4b6f      	ldr	r3, [pc, #444]	@ (80155a4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80153e6:	4013      	ands	r3, r2
 80153e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80153ec:	687b      	ldr	r3, [r7, #4]
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	3308      	adds	r3, #8
 80153f2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80153f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80153f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80153fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80153fe:	e841 2300 	strex	r3, r2, [r1]
 8015402:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8015404:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8015406:	2b00      	cmp	r3, #0
 8015408:	d1e3      	bne.n	80153d2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801540a:	687b      	ldr	r3, [r7, #4]
 801540c:	2220      	movs	r2, #32
 801540e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8015412:	687b      	ldr	r3, [r7, #4]
 8015414:	2200      	movs	r2, #0
 8015416:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	2200      	movs	r2, #0
 801541c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801541e:	687b      	ldr	r3, [r7, #4]
 8015420:	681b      	ldr	r3, [r3, #0]
 8015422:	4a61      	ldr	r2, [pc, #388]	@ (80155a8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8015424:	4293      	cmp	r3, r2
 8015426:	d021      	beq.n	801546c <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	681b      	ldr	r3, [r3, #0]
 801542c:	685b      	ldr	r3, [r3, #4]
 801542e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015432:	2b00      	cmp	r3, #0
 8015434:	d01a      	beq.n	801546c <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	681b      	ldr	r3, [r3, #0]
 801543a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801543c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801543e:	e853 3f00 	ldrex	r3, [r3]
 8015442:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8015444:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015446:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801544a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	461a      	mov	r2, r3
 8015454:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8015458:	65bb      	str	r3, [r7, #88]	@ 0x58
 801545a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801545c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801545e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8015460:	e841 2300 	strex	r3, r2, [r1]
 8015464:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8015466:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015468:	2b00      	cmp	r3, #0
 801546a:	d1e4      	bne.n	8015436 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015470:	2b01      	cmp	r3, #1
 8015472:	d130      	bne.n	80154d6 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	2200      	movs	r2, #0
 8015478:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	681b      	ldr	r3, [r3, #0]
 801547e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015482:	e853 3f00 	ldrex	r3, [r3]
 8015486:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8015488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801548a:	f023 0310 	bic.w	r3, r3, #16
 801548e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	681b      	ldr	r3, [r3, #0]
 8015496:	461a      	mov	r2, r3
 8015498:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801549c:	647b      	str	r3, [r7, #68]	@ 0x44
 801549e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80154a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80154a4:	e841 2300 	strex	r3, r2, [r1]
 80154a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80154aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80154ac:	2b00      	cmp	r3, #0
 80154ae:	d1e4      	bne.n	801547a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	681b      	ldr	r3, [r3, #0]
 80154b4:	69db      	ldr	r3, [r3, #28]
 80154b6:	f003 0310 	and.w	r3, r3, #16
 80154ba:	2b10      	cmp	r3, #16
 80154bc:	d103      	bne.n	80154c6 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	681b      	ldr	r3, [r3, #0]
 80154c2:	2210      	movs	r2, #16
 80154c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80154cc:	4619      	mov	r1, r3
 80154ce:	6878      	ldr	r0, [r7, #4]
 80154d0:	f7fe f95a 	bl	8013788 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80154d4:	e00e      	b.n	80154f4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80154d6:	6878      	ldr	r0, [r7, #4]
 80154d8:	f7ec faca 	bl	8001a70 <HAL_UART_RxCpltCallback>
        break;
 80154dc:	e00a      	b.n	80154f4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80154de:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d006      	beq.n	80154f4 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80154e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80154ea:	f003 0320 	and.w	r3, r3, #32
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	f47f aecc 	bne.w	801528c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80154fa:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80154fe:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8015502:	2b00      	cmp	r3, #0
 8015504:	d049      	beq.n	801559a <UART_RxISR_16BIT_FIFOEN+0x356>
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801550c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8015510:	429a      	cmp	r2, r3
 8015512:	d242      	bcs.n	801559a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	3308      	adds	r3, #8
 801551a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801551c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801551e:	e853 3f00 	ldrex	r3, [r3]
 8015522:	623b      	str	r3, [r7, #32]
   return(result);
 8015524:	6a3b      	ldr	r3, [r7, #32]
 8015526:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801552a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801552e:	687b      	ldr	r3, [r7, #4]
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	3308      	adds	r3, #8
 8015534:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8015538:	633a      	str	r2, [r7, #48]	@ 0x30
 801553a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801553c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801553e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015540:	e841 2300 	strex	r3, r2, [r1]
 8015544:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8015546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015548:	2b00      	cmp	r3, #0
 801554a:	d1e3      	bne.n	8015514 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	4a17      	ldr	r2, [pc, #92]	@ (80155ac <UART_RxISR_16BIT_FIFOEN+0x368>)
 8015550:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015558:	693b      	ldr	r3, [r7, #16]
 801555a:	e853 3f00 	ldrex	r3, [r3]
 801555e:	60fb      	str	r3, [r7, #12]
   return(result);
 8015560:	68fb      	ldr	r3, [r7, #12]
 8015562:	f043 0320 	orr.w	r3, r3, #32
 8015566:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	681b      	ldr	r3, [r3, #0]
 801556e:	461a      	mov	r2, r3
 8015570:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8015574:	61fb      	str	r3, [r7, #28]
 8015576:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015578:	69b9      	ldr	r1, [r7, #24]
 801557a:	69fa      	ldr	r2, [r7, #28]
 801557c:	e841 2300 	strex	r3, r2, [r1]
 8015580:	617b      	str	r3, [r7, #20]
   return(result);
 8015582:	697b      	ldr	r3, [r7, #20]
 8015584:	2b00      	cmp	r3, #0
 8015586:	d1e4      	bne.n	8015552 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8015588:	e007      	b.n	801559a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	681b      	ldr	r3, [r3, #0]
 801558e:	699a      	ldr	r2, [r3, #24]
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	681b      	ldr	r3, [r3, #0]
 8015594:	f042 0208 	orr.w	r2, r2, #8
 8015598:	619a      	str	r2, [r3, #24]
}
 801559a:	bf00      	nop
 801559c:	37b8      	adds	r7, #184	@ 0xb8
 801559e:	46bd      	mov	sp, r7
 80155a0:	bd80      	pop	{r7, pc}
 80155a2:	bf00      	nop
 80155a4:	effffffe 	.word	0xeffffffe
 80155a8:	58000c00 	.word	0x58000c00
 80155ac:	08014d29 	.word	0x08014d29

080155b0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80155b0:	b480      	push	{r7}
 80155b2:	b083      	sub	sp, #12
 80155b4:	af00      	add	r7, sp, #0
 80155b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80155b8:	bf00      	nop
 80155ba:	370c      	adds	r7, #12
 80155bc:	46bd      	mov	sp, r7
 80155be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155c2:	4770      	bx	lr

080155c4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80155c4:	b480      	push	{r7}
 80155c6:	b083      	sub	sp, #12
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80155cc:	bf00      	nop
 80155ce:	370c      	adds	r7, #12
 80155d0:	46bd      	mov	sp, r7
 80155d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155d6:	4770      	bx	lr

080155d8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80155d8:	b480      	push	{r7}
 80155da:	b083      	sub	sp, #12
 80155dc:	af00      	add	r7, sp, #0
 80155de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80155e0:	bf00      	nop
 80155e2:	370c      	adds	r7, #12
 80155e4:	46bd      	mov	sp, r7
 80155e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155ea:	4770      	bx	lr

080155ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80155ec:	b084      	sub	sp, #16
 80155ee:	b580      	push	{r7, lr}
 80155f0:	b084      	sub	sp, #16
 80155f2:	af00      	add	r7, sp, #0
 80155f4:	6078      	str	r0, [r7, #4]
 80155f6:	f107 001c 	add.w	r0, r7, #28
 80155fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80155fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8015602:	2b01      	cmp	r3, #1
 8015604:	d121      	bne.n	801564a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801560a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	68da      	ldr	r2, [r3, #12]
 8015616:	4b2c      	ldr	r3, [pc, #176]	@ (80156c8 <USB_CoreInit+0xdc>)
 8015618:	4013      	ands	r3, r2
 801561a:	687a      	ldr	r2, [r7, #4]
 801561c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	68db      	ldr	r3, [r3, #12]
 8015622:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801562a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801562e:	2b01      	cmp	r3, #1
 8015630:	d105      	bne.n	801563e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	68db      	ldr	r3, [r3, #12]
 8015636:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801563e:	6878      	ldr	r0, [r7, #4]
 8015640:	f001 fafa 	bl	8016c38 <USB_CoreReset>
 8015644:	4603      	mov	r3, r0
 8015646:	73fb      	strb	r3, [r7, #15]
 8015648:	e01b      	b.n	8015682 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	68db      	ldr	r3, [r3, #12]
 801564e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8015656:	6878      	ldr	r0, [r7, #4]
 8015658:	f001 faee 	bl	8016c38 <USB_CoreReset>
 801565c:	4603      	mov	r3, r0
 801565e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8015660:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8015664:	2b00      	cmp	r3, #0
 8015666:	d106      	bne.n	8015676 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801566c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8015670:	687b      	ldr	r3, [r7, #4]
 8015672:	639a      	str	r2, [r3, #56]	@ 0x38
 8015674:	e005      	b.n	8015682 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801567a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8015682:	7fbb      	ldrb	r3, [r7, #30]
 8015684:	2b01      	cmp	r3, #1
 8015686:	d116      	bne.n	80156b6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801568c:	b29a      	uxth	r2, r3
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8015696:	4b0d      	ldr	r3, [pc, #52]	@ (80156cc <USB_CoreInit+0xe0>)
 8015698:	4313      	orrs	r3, r2
 801569a:	687a      	ldr	r2, [r7, #4]
 801569c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	689b      	ldr	r3, [r3, #8]
 80156a2:	f043 0206 	orr.w	r2, r3, #6
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	689b      	ldr	r3, [r3, #8]
 80156ae:	f043 0220 	orr.w	r2, r3, #32
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80156b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80156b8:	4618      	mov	r0, r3
 80156ba:	3710      	adds	r7, #16
 80156bc:	46bd      	mov	sp, r7
 80156be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80156c2:	b004      	add	sp, #16
 80156c4:	4770      	bx	lr
 80156c6:	bf00      	nop
 80156c8:	ffbdffbf 	.word	0xffbdffbf
 80156cc:	03ee0000 	.word	0x03ee0000

080156d0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80156d0:	b480      	push	{r7}
 80156d2:	b087      	sub	sp, #28
 80156d4:	af00      	add	r7, sp, #0
 80156d6:	60f8      	str	r0, [r7, #12]
 80156d8:	60b9      	str	r1, [r7, #8]
 80156da:	4613      	mov	r3, r2
 80156dc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80156de:	79fb      	ldrb	r3, [r7, #7]
 80156e0:	2b02      	cmp	r3, #2
 80156e2:	d165      	bne.n	80157b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80156e4:	68bb      	ldr	r3, [r7, #8]
 80156e6:	4a41      	ldr	r2, [pc, #260]	@ (80157ec <USB_SetTurnaroundTime+0x11c>)
 80156e8:	4293      	cmp	r3, r2
 80156ea:	d906      	bls.n	80156fa <USB_SetTurnaroundTime+0x2a>
 80156ec:	68bb      	ldr	r3, [r7, #8]
 80156ee:	4a40      	ldr	r2, [pc, #256]	@ (80157f0 <USB_SetTurnaroundTime+0x120>)
 80156f0:	4293      	cmp	r3, r2
 80156f2:	d202      	bcs.n	80156fa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80156f4:	230f      	movs	r3, #15
 80156f6:	617b      	str	r3, [r7, #20]
 80156f8:	e062      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80156fa:	68bb      	ldr	r3, [r7, #8]
 80156fc:	4a3c      	ldr	r2, [pc, #240]	@ (80157f0 <USB_SetTurnaroundTime+0x120>)
 80156fe:	4293      	cmp	r3, r2
 8015700:	d306      	bcc.n	8015710 <USB_SetTurnaroundTime+0x40>
 8015702:	68bb      	ldr	r3, [r7, #8]
 8015704:	4a3b      	ldr	r2, [pc, #236]	@ (80157f4 <USB_SetTurnaroundTime+0x124>)
 8015706:	4293      	cmp	r3, r2
 8015708:	d202      	bcs.n	8015710 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801570a:	230e      	movs	r3, #14
 801570c:	617b      	str	r3, [r7, #20]
 801570e:	e057      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8015710:	68bb      	ldr	r3, [r7, #8]
 8015712:	4a38      	ldr	r2, [pc, #224]	@ (80157f4 <USB_SetTurnaroundTime+0x124>)
 8015714:	4293      	cmp	r3, r2
 8015716:	d306      	bcc.n	8015726 <USB_SetTurnaroundTime+0x56>
 8015718:	68bb      	ldr	r3, [r7, #8]
 801571a:	4a37      	ldr	r2, [pc, #220]	@ (80157f8 <USB_SetTurnaroundTime+0x128>)
 801571c:	4293      	cmp	r3, r2
 801571e:	d202      	bcs.n	8015726 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8015720:	230d      	movs	r3, #13
 8015722:	617b      	str	r3, [r7, #20]
 8015724:	e04c      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8015726:	68bb      	ldr	r3, [r7, #8]
 8015728:	4a33      	ldr	r2, [pc, #204]	@ (80157f8 <USB_SetTurnaroundTime+0x128>)
 801572a:	4293      	cmp	r3, r2
 801572c:	d306      	bcc.n	801573c <USB_SetTurnaroundTime+0x6c>
 801572e:	68bb      	ldr	r3, [r7, #8]
 8015730:	4a32      	ldr	r2, [pc, #200]	@ (80157fc <USB_SetTurnaroundTime+0x12c>)
 8015732:	4293      	cmp	r3, r2
 8015734:	d802      	bhi.n	801573c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8015736:	230c      	movs	r3, #12
 8015738:	617b      	str	r3, [r7, #20]
 801573a:	e041      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801573c:	68bb      	ldr	r3, [r7, #8]
 801573e:	4a2f      	ldr	r2, [pc, #188]	@ (80157fc <USB_SetTurnaroundTime+0x12c>)
 8015740:	4293      	cmp	r3, r2
 8015742:	d906      	bls.n	8015752 <USB_SetTurnaroundTime+0x82>
 8015744:	68bb      	ldr	r3, [r7, #8]
 8015746:	4a2e      	ldr	r2, [pc, #184]	@ (8015800 <USB_SetTurnaroundTime+0x130>)
 8015748:	4293      	cmp	r3, r2
 801574a:	d802      	bhi.n	8015752 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801574c:	230b      	movs	r3, #11
 801574e:	617b      	str	r3, [r7, #20]
 8015750:	e036      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8015752:	68bb      	ldr	r3, [r7, #8]
 8015754:	4a2a      	ldr	r2, [pc, #168]	@ (8015800 <USB_SetTurnaroundTime+0x130>)
 8015756:	4293      	cmp	r3, r2
 8015758:	d906      	bls.n	8015768 <USB_SetTurnaroundTime+0x98>
 801575a:	68bb      	ldr	r3, [r7, #8]
 801575c:	4a29      	ldr	r2, [pc, #164]	@ (8015804 <USB_SetTurnaroundTime+0x134>)
 801575e:	4293      	cmp	r3, r2
 8015760:	d802      	bhi.n	8015768 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8015762:	230a      	movs	r3, #10
 8015764:	617b      	str	r3, [r7, #20]
 8015766:	e02b      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8015768:	68bb      	ldr	r3, [r7, #8]
 801576a:	4a26      	ldr	r2, [pc, #152]	@ (8015804 <USB_SetTurnaroundTime+0x134>)
 801576c:	4293      	cmp	r3, r2
 801576e:	d906      	bls.n	801577e <USB_SetTurnaroundTime+0xae>
 8015770:	68bb      	ldr	r3, [r7, #8]
 8015772:	4a25      	ldr	r2, [pc, #148]	@ (8015808 <USB_SetTurnaroundTime+0x138>)
 8015774:	4293      	cmp	r3, r2
 8015776:	d202      	bcs.n	801577e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8015778:	2309      	movs	r3, #9
 801577a:	617b      	str	r3, [r7, #20]
 801577c:	e020      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801577e:	68bb      	ldr	r3, [r7, #8]
 8015780:	4a21      	ldr	r2, [pc, #132]	@ (8015808 <USB_SetTurnaroundTime+0x138>)
 8015782:	4293      	cmp	r3, r2
 8015784:	d306      	bcc.n	8015794 <USB_SetTurnaroundTime+0xc4>
 8015786:	68bb      	ldr	r3, [r7, #8]
 8015788:	4a20      	ldr	r2, [pc, #128]	@ (801580c <USB_SetTurnaroundTime+0x13c>)
 801578a:	4293      	cmp	r3, r2
 801578c:	d802      	bhi.n	8015794 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801578e:	2308      	movs	r3, #8
 8015790:	617b      	str	r3, [r7, #20]
 8015792:	e015      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8015794:	68bb      	ldr	r3, [r7, #8]
 8015796:	4a1d      	ldr	r2, [pc, #116]	@ (801580c <USB_SetTurnaroundTime+0x13c>)
 8015798:	4293      	cmp	r3, r2
 801579a:	d906      	bls.n	80157aa <USB_SetTurnaroundTime+0xda>
 801579c:	68bb      	ldr	r3, [r7, #8]
 801579e:	4a1c      	ldr	r2, [pc, #112]	@ (8015810 <USB_SetTurnaroundTime+0x140>)
 80157a0:	4293      	cmp	r3, r2
 80157a2:	d202      	bcs.n	80157aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80157a4:	2307      	movs	r3, #7
 80157a6:	617b      	str	r3, [r7, #20]
 80157a8:	e00a      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80157aa:	2306      	movs	r3, #6
 80157ac:	617b      	str	r3, [r7, #20]
 80157ae:	e007      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80157b0:	79fb      	ldrb	r3, [r7, #7]
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d102      	bne.n	80157bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80157b6:	2309      	movs	r3, #9
 80157b8:	617b      	str	r3, [r7, #20]
 80157ba:	e001      	b.n	80157c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80157bc:	2309      	movs	r3, #9
 80157be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	68db      	ldr	r3, [r3, #12]
 80157c4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80157c8:	68fb      	ldr	r3, [r7, #12]
 80157ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	68da      	ldr	r2, [r3, #12]
 80157d0:	697b      	ldr	r3, [r7, #20]
 80157d2:	029b      	lsls	r3, r3, #10
 80157d4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80157d8:	431a      	orrs	r2, r3
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80157de:	2300      	movs	r3, #0
}
 80157e0:	4618      	mov	r0, r3
 80157e2:	371c      	adds	r7, #28
 80157e4:	46bd      	mov	sp, r7
 80157e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157ea:	4770      	bx	lr
 80157ec:	00d8acbf 	.word	0x00d8acbf
 80157f0:	00e4e1c0 	.word	0x00e4e1c0
 80157f4:	00f42400 	.word	0x00f42400
 80157f8:	01067380 	.word	0x01067380
 80157fc:	011a499f 	.word	0x011a499f
 8015800:	01312cff 	.word	0x01312cff
 8015804:	014ca43f 	.word	0x014ca43f
 8015808:	016e3600 	.word	0x016e3600
 801580c:	01a6ab1f 	.word	0x01a6ab1f
 8015810:	01e84800 	.word	0x01e84800

08015814 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015814:	b480      	push	{r7}
 8015816:	b083      	sub	sp, #12
 8015818:	af00      	add	r7, sp, #0
 801581a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	689b      	ldr	r3, [r3, #8]
 8015820:	f043 0201 	orr.w	r2, r3, #1
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8015828:	2300      	movs	r3, #0
}
 801582a:	4618      	mov	r0, r3
 801582c:	370c      	adds	r7, #12
 801582e:	46bd      	mov	sp, r7
 8015830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015834:	4770      	bx	lr

08015836 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015836:	b480      	push	{r7}
 8015838:	b083      	sub	sp, #12
 801583a:	af00      	add	r7, sp, #0
 801583c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801583e:	687b      	ldr	r3, [r7, #4]
 8015840:	689b      	ldr	r3, [r3, #8]
 8015842:	f023 0201 	bic.w	r2, r3, #1
 8015846:	687b      	ldr	r3, [r7, #4]
 8015848:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801584a:	2300      	movs	r3, #0
}
 801584c:	4618      	mov	r0, r3
 801584e:	370c      	adds	r7, #12
 8015850:	46bd      	mov	sp, r7
 8015852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015856:	4770      	bx	lr

08015858 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8015858:	b580      	push	{r7, lr}
 801585a:	b084      	sub	sp, #16
 801585c:	af00      	add	r7, sp, #0
 801585e:	6078      	str	r0, [r7, #4]
 8015860:	460b      	mov	r3, r1
 8015862:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8015864:	2300      	movs	r3, #0
 8015866:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	68db      	ldr	r3, [r3, #12]
 801586c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8015874:	78fb      	ldrb	r3, [r7, #3]
 8015876:	2b01      	cmp	r3, #1
 8015878:	d115      	bne.n	80158a6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801587a:	687b      	ldr	r3, [r7, #4]
 801587c:	68db      	ldr	r3, [r3, #12]
 801587e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8015886:	200a      	movs	r0, #10
 8015888:	f7f1 feb6 	bl	80075f8 <HAL_Delay>
      ms += 10U;
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	330a      	adds	r3, #10
 8015890:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8015892:	6878      	ldr	r0, [r7, #4]
 8015894:	f001 f93f 	bl	8016b16 <USB_GetMode>
 8015898:	4603      	mov	r3, r0
 801589a:	2b01      	cmp	r3, #1
 801589c:	d01e      	beq.n	80158dc <USB_SetCurrentMode+0x84>
 801589e:	68fb      	ldr	r3, [r7, #12]
 80158a0:	2bc7      	cmp	r3, #199	@ 0xc7
 80158a2:	d9f0      	bls.n	8015886 <USB_SetCurrentMode+0x2e>
 80158a4:	e01a      	b.n	80158dc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80158a6:	78fb      	ldrb	r3, [r7, #3]
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d115      	bne.n	80158d8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	68db      	ldr	r3, [r3, #12]
 80158b0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80158b8:	200a      	movs	r0, #10
 80158ba:	f7f1 fe9d 	bl	80075f8 <HAL_Delay>
      ms += 10U;
 80158be:	68fb      	ldr	r3, [r7, #12]
 80158c0:	330a      	adds	r3, #10
 80158c2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80158c4:	6878      	ldr	r0, [r7, #4]
 80158c6:	f001 f926 	bl	8016b16 <USB_GetMode>
 80158ca:	4603      	mov	r3, r0
 80158cc:	2b00      	cmp	r3, #0
 80158ce:	d005      	beq.n	80158dc <USB_SetCurrentMode+0x84>
 80158d0:	68fb      	ldr	r3, [r7, #12]
 80158d2:	2bc7      	cmp	r3, #199	@ 0xc7
 80158d4:	d9f0      	bls.n	80158b8 <USB_SetCurrentMode+0x60>
 80158d6:	e001      	b.n	80158dc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80158d8:	2301      	movs	r3, #1
 80158da:	e005      	b.n	80158e8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	2bc8      	cmp	r3, #200	@ 0xc8
 80158e0:	d101      	bne.n	80158e6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80158e2:	2301      	movs	r3, #1
 80158e4:	e000      	b.n	80158e8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80158e6:	2300      	movs	r3, #0
}
 80158e8:	4618      	mov	r0, r3
 80158ea:	3710      	adds	r7, #16
 80158ec:	46bd      	mov	sp, r7
 80158ee:	bd80      	pop	{r7, pc}

080158f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80158f0:	b084      	sub	sp, #16
 80158f2:	b580      	push	{r7, lr}
 80158f4:	b086      	sub	sp, #24
 80158f6:	af00      	add	r7, sp, #0
 80158f8:	6078      	str	r0, [r7, #4]
 80158fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80158fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015902:	2300      	movs	r3, #0
 8015904:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801590a:	2300      	movs	r3, #0
 801590c:	613b      	str	r3, [r7, #16]
 801590e:	e009      	b.n	8015924 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8015910:	687a      	ldr	r2, [r7, #4]
 8015912:	693b      	ldr	r3, [r7, #16]
 8015914:	3340      	adds	r3, #64	@ 0x40
 8015916:	009b      	lsls	r3, r3, #2
 8015918:	4413      	add	r3, r2
 801591a:	2200      	movs	r2, #0
 801591c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801591e:	693b      	ldr	r3, [r7, #16]
 8015920:	3301      	adds	r3, #1
 8015922:	613b      	str	r3, [r7, #16]
 8015924:	693b      	ldr	r3, [r7, #16]
 8015926:	2b0e      	cmp	r3, #14
 8015928:	d9f2      	bls.n	8015910 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801592a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801592e:	2b00      	cmp	r3, #0
 8015930:	d11c      	bne.n	801596c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015932:	68fb      	ldr	r3, [r7, #12]
 8015934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015938:	685b      	ldr	r3, [r3, #4]
 801593a:	68fa      	ldr	r2, [r7, #12]
 801593c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015940:	f043 0302 	orr.w	r3, r3, #2
 8015944:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801594a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	681b      	ldr	r3, [r3, #0]
 8015956:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801595a:	687b      	ldr	r3, [r7, #4]
 801595c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	681b      	ldr	r3, [r3, #0]
 8015962:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	601a      	str	r2, [r3, #0]
 801596a:	e005      	b.n	8015978 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801596c:	687b      	ldr	r3, [r7, #4]
 801596e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015970:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8015978:	68fb      	ldr	r3, [r7, #12]
 801597a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801597e:	461a      	mov	r2, r3
 8015980:	2300      	movs	r3, #0
 8015982:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8015984:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8015988:	2b01      	cmp	r3, #1
 801598a:	d10d      	bne.n	80159a8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 801598c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015990:	2b00      	cmp	r3, #0
 8015992:	d104      	bne.n	801599e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8015994:	2100      	movs	r1, #0
 8015996:	6878      	ldr	r0, [r7, #4]
 8015998:	f000 f968 	bl	8015c6c <USB_SetDevSpeed>
 801599c:	e008      	b.n	80159b0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801599e:	2101      	movs	r1, #1
 80159a0:	6878      	ldr	r0, [r7, #4]
 80159a2:	f000 f963 	bl	8015c6c <USB_SetDevSpeed>
 80159a6:	e003      	b.n	80159b0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80159a8:	2103      	movs	r1, #3
 80159aa:	6878      	ldr	r0, [r7, #4]
 80159ac:	f000 f95e 	bl	8015c6c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80159b0:	2110      	movs	r1, #16
 80159b2:	6878      	ldr	r0, [r7, #4]
 80159b4:	f000 f8fa 	bl	8015bac <USB_FlushTxFifo>
 80159b8:	4603      	mov	r3, r0
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d001      	beq.n	80159c2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80159be:	2301      	movs	r3, #1
 80159c0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80159c2:	6878      	ldr	r0, [r7, #4]
 80159c4:	f000 f924 	bl	8015c10 <USB_FlushRxFifo>
 80159c8:	4603      	mov	r3, r0
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	d001      	beq.n	80159d2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80159ce:	2301      	movs	r3, #1
 80159d0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80159d8:	461a      	mov	r2, r3
 80159da:	2300      	movs	r3, #0
 80159dc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80159e4:	461a      	mov	r2, r3
 80159e6:	2300      	movs	r3, #0
 80159e8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80159ea:	68fb      	ldr	r3, [r7, #12]
 80159ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80159f0:	461a      	mov	r2, r3
 80159f2:	2300      	movs	r3, #0
 80159f4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80159f6:	2300      	movs	r3, #0
 80159f8:	613b      	str	r3, [r7, #16]
 80159fa:	e043      	b.n	8015a84 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80159fc:	693b      	ldr	r3, [r7, #16]
 80159fe:	015a      	lsls	r2, r3, #5
 8015a00:	68fb      	ldr	r3, [r7, #12]
 8015a02:	4413      	add	r3, r2
 8015a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a08:	681b      	ldr	r3, [r3, #0]
 8015a0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015a12:	d118      	bne.n	8015a46 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8015a14:	693b      	ldr	r3, [r7, #16]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d10a      	bne.n	8015a30 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8015a1a:	693b      	ldr	r3, [r7, #16]
 8015a1c:	015a      	lsls	r2, r3, #5
 8015a1e:	68fb      	ldr	r3, [r7, #12]
 8015a20:	4413      	add	r3, r2
 8015a22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a26:	461a      	mov	r2, r3
 8015a28:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8015a2c:	6013      	str	r3, [r2, #0]
 8015a2e:	e013      	b.n	8015a58 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8015a30:	693b      	ldr	r3, [r7, #16]
 8015a32:	015a      	lsls	r2, r3, #5
 8015a34:	68fb      	ldr	r3, [r7, #12]
 8015a36:	4413      	add	r3, r2
 8015a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a3c:	461a      	mov	r2, r3
 8015a3e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8015a42:	6013      	str	r3, [r2, #0]
 8015a44:	e008      	b.n	8015a58 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8015a46:	693b      	ldr	r3, [r7, #16]
 8015a48:	015a      	lsls	r2, r3, #5
 8015a4a:	68fb      	ldr	r3, [r7, #12]
 8015a4c:	4413      	add	r3, r2
 8015a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a52:	461a      	mov	r2, r3
 8015a54:	2300      	movs	r3, #0
 8015a56:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8015a58:	693b      	ldr	r3, [r7, #16]
 8015a5a:	015a      	lsls	r2, r3, #5
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	4413      	add	r3, r2
 8015a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a64:	461a      	mov	r2, r3
 8015a66:	2300      	movs	r3, #0
 8015a68:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8015a6a:	693b      	ldr	r3, [r7, #16]
 8015a6c:	015a      	lsls	r2, r3, #5
 8015a6e:	68fb      	ldr	r3, [r7, #12]
 8015a70:	4413      	add	r3, r2
 8015a72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a76:	461a      	mov	r2, r3
 8015a78:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8015a7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015a7e:	693b      	ldr	r3, [r7, #16]
 8015a80:	3301      	adds	r3, #1
 8015a82:	613b      	str	r3, [r7, #16]
 8015a84:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8015a88:	461a      	mov	r2, r3
 8015a8a:	693b      	ldr	r3, [r7, #16]
 8015a8c:	4293      	cmp	r3, r2
 8015a8e:	d3b5      	bcc.n	80159fc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015a90:	2300      	movs	r3, #0
 8015a92:	613b      	str	r3, [r7, #16]
 8015a94:	e043      	b.n	8015b1e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015a96:	693b      	ldr	r3, [r7, #16]
 8015a98:	015a      	lsls	r2, r3, #5
 8015a9a:	68fb      	ldr	r3, [r7, #12]
 8015a9c:	4413      	add	r3, r2
 8015a9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015aa2:	681b      	ldr	r3, [r3, #0]
 8015aa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015aa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015aac:	d118      	bne.n	8015ae0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8015aae:	693b      	ldr	r3, [r7, #16]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d10a      	bne.n	8015aca <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8015ab4:	693b      	ldr	r3, [r7, #16]
 8015ab6:	015a      	lsls	r2, r3, #5
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	4413      	add	r3, r2
 8015abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ac0:	461a      	mov	r2, r3
 8015ac2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8015ac6:	6013      	str	r3, [r2, #0]
 8015ac8:	e013      	b.n	8015af2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8015aca:	693b      	ldr	r3, [r7, #16]
 8015acc:	015a      	lsls	r2, r3, #5
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	4413      	add	r3, r2
 8015ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ad6:	461a      	mov	r2, r3
 8015ad8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8015adc:	6013      	str	r3, [r2, #0]
 8015ade:	e008      	b.n	8015af2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8015ae0:	693b      	ldr	r3, [r7, #16]
 8015ae2:	015a      	lsls	r2, r3, #5
 8015ae4:	68fb      	ldr	r3, [r7, #12]
 8015ae6:	4413      	add	r3, r2
 8015ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015aec:	461a      	mov	r2, r3
 8015aee:	2300      	movs	r3, #0
 8015af0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8015af2:	693b      	ldr	r3, [r7, #16]
 8015af4:	015a      	lsls	r2, r3, #5
 8015af6:	68fb      	ldr	r3, [r7, #12]
 8015af8:	4413      	add	r3, r2
 8015afa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015afe:	461a      	mov	r2, r3
 8015b00:	2300      	movs	r3, #0
 8015b02:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8015b04:	693b      	ldr	r3, [r7, #16]
 8015b06:	015a      	lsls	r2, r3, #5
 8015b08:	68fb      	ldr	r3, [r7, #12]
 8015b0a:	4413      	add	r3, r2
 8015b0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015b10:	461a      	mov	r2, r3
 8015b12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8015b16:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8015b18:	693b      	ldr	r3, [r7, #16]
 8015b1a:	3301      	adds	r3, #1
 8015b1c:	613b      	str	r3, [r7, #16]
 8015b1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8015b22:	461a      	mov	r2, r3
 8015b24:	693b      	ldr	r3, [r7, #16]
 8015b26:	4293      	cmp	r3, r2
 8015b28:	d3b5      	bcc.n	8015a96 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b30:	691b      	ldr	r3, [r3, #16]
 8015b32:	68fa      	ldr	r2, [r7, #12]
 8015b34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015b3c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	2200      	movs	r2, #0
 8015b42:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8015b4a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8015b4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d105      	bne.n	8015b60 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	699b      	ldr	r3, [r3, #24]
 8015b58:	f043 0210 	orr.w	r2, r3, #16
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	699a      	ldr	r2, [r3, #24]
 8015b64:	4b0f      	ldr	r3, [pc, #60]	@ (8015ba4 <USB_DevInit+0x2b4>)
 8015b66:	4313      	orrs	r3, r2
 8015b68:	687a      	ldr	r2, [r7, #4]
 8015b6a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8015b6c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d005      	beq.n	8015b80 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8015b74:	687b      	ldr	r3, [r7, #4]
 8015b76:	699b      	ldr	r3, [r3, #24]
 8015b78:	f043 0208 	orr.w	r2, r3, #8
 8015b7c:	687b      	ldr	r3, [r7, #4]
 8015b7e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8015b80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8015b84:	2b01      	cmp	r3, #1
 8015b86:	d105      	bne.n	8015b94 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	699a      	ldr	r2, [r3, #24]
 8015b8c:	4b06      	ldr	r3, [pc, #24]	@ (8015ba8 <USB_DevInit+0x2b8>)
 8015b8e:	4313      	orrs	r3, r2
 8015b90:	687a      	ldr	r2, [r7, #4]
 8015b92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8015b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8015b96:	4618      	mov	r0, r3
 8015b98:	3718      	adds	r7, #24
 8015b9a:	46bd      	mov	sp, r7
 8015b9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015ba0:	b004      	add	sp, #16
 8015ba2:	4770      	bx	lr
 8015ba4:	803c3800 	.word	0x803c3800
 8015ba8:	40000004 	.word	0x40000004

08015bac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8015bac:	b480      	push	{r7}
 8015bae:	b085      	sub	sp, #20
 8015bb0:	af00      	add	r7, sp, #0
 8015bb2:	6078      	str	r0, [r7, #4]
 8015bb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8015bb6:	2300      	movs	r3, #0
 8015bb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	3301      	adds	r3, #1
 8015bbe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015bc0:	68fb      	ldr	r3, [r7, #12]
 8015bc2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015bc6:	d901      	bls.n	8015bcc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8015bc8:	2303      	movs	r3, #3
 8015bca:	e01b      	b.n	8015c04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	691b      	ldr	r3, [r3, #16]
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	daf2      	bge.n	8015bba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8015bd4:	2300      	movs	r3, #0
 8015bd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8015bd8:	683b      	ldr	r3, [r7, #0]
 8015bda:	019b      	lsls	r3, r3, #6
 8015bdc:	f043 0220 	orr.w	r2, r3, #32
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015be4:	68fb      	ldr	r3, [r7, #12]
 8015be6:	3301      	adds	r3, #1
 8015be8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015bf0:	d901      	bls.n	8015bf6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8015bf2:	2303      	movs	r3, #3
 8015bf4:	e006      	b.n	8015c04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	691b      	ldr	r3, [r3, #16]
 8015bfa:	f003 0320 	and.w	r3, r3, #32
 8015bfe:	2b20      	cmp	r3, #32
 8015c00:	d0f0      	beq.n	8015be4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8015c02:	2300      	movs	r3, #0
}
 8015c04:	4618      	mov	r0, r3
 8015c06:	3714      	adds	r7, #20
 8015c08:	46bd      	mov	sp, r7
 8015c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c0e:	4770      	bx	lr

08015c10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8015c10:	b480      	push	{r7}
 8015c12:	b085      	sub	sp, #20
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015c18:	2300      	movs	r3, #0
 8015c1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015c1c:	68fb      	ldr	r3, [r7, #12]
 8015c1e:	3301      	adds	r3, #1
 8015c20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015c22:	68fb      	ldr	r3, [r7, #12]
 8015c24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015c28:	d901      	bls.n	8015c2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8015c2a:	2303      	movs	r3, #3
 8015c2c:	e018      	b.n	8015c60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	691b      	ldr	r3, [r3, #16]
 8015c32:	2b00      	cmp	r3, #0
 8015c34:	daf2      	bge.n	8015c1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8015c36:	2300      	movs	r3, #0
 8015c38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	2210      	movs	r2, #16
 8015c3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015c40:	68fb      	ldr	r3, [r7, #12]
 8015c42:	3301      	adds	r3, #1
 8015c44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015c46:	68fb      	ldr	r3, [r7, #12]
 8015c48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015c4c:	d901      	bls.n	8015c52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8015c4e:	2303      	movs	r3, #3
 8015c50:	e006      	b.n	8015c60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	691b      	ldr	r3, [r3, #16]
 8015c56:	f003 0310 	and.w	r3, r3, #16
 8015c5a:	2b10      	cmp	r3, #16
 8015c5c:	d0f0      	beq.n	8015c40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8015c5e:	2300      	movs	r3, #0
}
 8015c60:	4618      	mov	r0, r3
 8015c62:	3714      	adds	r7, #20
 8015c64:	46bd      	mov	sp, r7
 8015c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c6a:	4770      	bx	lr

08015c6c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8015c6c:	b480      	push	{r7}
 8015c6e:	b085      	sub	sp, #20
 8015c70:	af00      	add	r7, sp, #0
 8015c72:	6078      	str	r0, [r7, #4]
 8015c74:	460b      	mov	r3, r1
 8015c76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8015c7c:	68fb      	ldr	r3, [r7, #12]
 8015c7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c82:	681a      	ldr	r2, [r3, #0]
 8015c84:	78fb      	ldrb	r3, [r7, #3]
 8015c86:	68f9      	ldr	r1, [r7, #12]
 8015c88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015c8c:	4313      	orrs	r3, r2
 8015c8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8015c90:	2300      	movs	r3, #0
}
 8015c92:	4618      	mov	r0, r3
 8015c94:	3714      	adds	r7, #20
 8015c96:	46bd      	mov	sp, r7
 8015c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c9c:	4770      	bx	lr

08015c9e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c9e:	b480      	push	{r7}
 8015ca0:	b087      	sub	sp, #28
 8015ca2:	af00      	add	r7, sp, #0
 8015ca4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8015caa:	693b      	ldr	r3, [r7, #16]
 8015cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015cb0:	689b      	ldr	r3, [r3, #8]
 8015cb2:	f003 0306 	and.w	r3, r3, #6
 8015cb6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	2b00      	cmp	r3, #0
 8015cbc:	d102      	bne.n	8015cc4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	75fb      	strb	r3, [r7, #23]
 8015cc2:	e00a      	b.n	8015cda <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8015cc4:	68fb      	ldr	r3, [r7, #12]
 8015cc6:	2b02      	cmp	r3, #2
 8015cc8:	d002      	beq.n	8015cd0 <USB_GetDevSpeed+0x32>
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	2b06      	cmp	r3, #6
 8015cce:	d102      	bne.n	8015cd6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8015cd0:	2302      	movs	r3, #2
 8015cd2:	75fb      	strb	r3, [r7, #23]
 8015cd4:	e001      	b.n	8015cda <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8015cd6:	230f      	movs	r3, #15
 8015cd8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8015cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8015cdc:	4618      	mov	r0, r3
 8015cde:	371c      	adds	r7, #28
 8015ce0:	46bd      	mov	sp, r7
 8015ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ce6:	4770      	bx	lr

08015ce8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015ce8:	b480      	push	{r7}
 8015cea:	b085      	sub	sp, #20
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
 8015cf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015cf6:	683b      	ldr	r3, [r7, #0]
 8015cf8:	781b      	ldrb	r3, [r3, #0]
 8015cfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015cfc:	683b      	ldr	r3, [r7, #0]
 8015cfe:	785b      	ldrb	r3, [r3, #1]
 8015d00:	2b01      	cmp	r3, #1
 8015d02:	d139      	bne.n	8015d78 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8015d04:	68fb      	ldr	r3, [r7, #12]
 8015d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d0a:	69da      	ldr	r2, [r3, #28]
 8015d0c:	683b      	ldr	r3, [r7, #0]
 8015d0e:	781b      	ldrb	r3, [r3, #0]
 8015d10:	f003 030f 	and.w	r3, r3, #15
 8015d14:	2101      	movs	r1, #1
 8015d16:	fa01 f303 	lsl.w	r3, r1, r3
 8015d1a:	b29b      	uxth	r3, r3
 8015d1c:	68f9      	ldr	r1, [r7, #12]
 8015d1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015d22:	4313      	orrs	r3, r2
 8015d24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8015d26:	68bb      	ldr	r3, [r7, #8]
 8015d28:	015a      	lsls	r2, r3, #5
 8015d2a:	68fb      	ldr	r3, [r7, #12]
 8015d2c:	4413      	add	r3, r2
 8015d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015d38:	2b00      	cmp	r3, #0
 8015d3a:	d153      	bne.n	8015de4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015d3c:	68bb      	ldr	r3, [r7, #8]
 8015d3e:	015a      	lsls	r2, r3, #5
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	4413      	add	r3, r2
 8015d44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d48:	681a      	ldr	r2, [r3, #0]
 8015d4a:	683b      	ldr	r3, [r7, #0]
 8015d4c:	689b      	ldr	r3, [r3, #8]
 8015d4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8015d52:	683b      	ldr	r3, [r7, #0]
 8015d54:	791b      	ldrb	r3, [r3, #4]
 8015d56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015d58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8015d5a:	68bb      	ldr	r3, [r7, #8]
 8015d5c:	059b      	lsls	r3, r3, #22
 8015d5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8015d60:	431a      	orrs	r2, r3
 8015d62:	68bb      	ldr	r3, [r7, #8]
 8015d64:	0159      	lsls	r1, r3, #5
 8015d66:	68fb      	ldr	r3, [r7, #12]
 8015d68:	440b      	add	r3, r1
 8015d6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d6e:	4619      	mov	r1, r3
 8015d70:	4b20      	ldr	r3, [pc, #128]	@ (8015df4 <USB_ActivateEndpoint+0x10c>)
 8015d72:	4313      	orrs	r3, r2
 8015d74:	600b      	str	r3, [r1, #0]
 8015d76:	e035      	b.n	8015de4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8015d78:	68fb      	ldr	r3, [r7, #12]
 8015d7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d7e:	69da      	ldr	r2, [r3, #28]
 8015d80:	683b      	ldr	r3, [r7, #0]
 8015d82:	781b      	ldrb	r3, [r3, #0]
 8015d84:	f003 030f 	and.w	r3, r3, #15
 8015d88:	2101      	movs	r1, #1
 8015d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8015d8e:	041b      	lsls	r3, r3, #16
 8015d90:	68f9      	ldr	r1, [r7, #12]
 8015d92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015d96:	4313      	orrs	r3, r2
 8015d98:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8015d9a:	68bb      	ldr	r3, [r7, #8]
 8015d9c:	015a      	lsls	r2, r3, #5
 8015d9e:	68fb      	ldr	r3, [r7, #12]
 8015da0:	4413      	add	r3, r2
 8015da2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015da6:	681b      	ldr	r3, [r3, #0]
 8015da8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015dac:	2b00      	cmp	r3, #0
 8015dae:	d119      	bne.n	8015de4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015db0:	68bb      	ldr	r3, [r7, #8]
 8015db2:	015a      	lsls	r2, r3, #5
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	4413      	add	r3, r2
 8015db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dbc:	681a      	ldr	r2, [r3, #0]
 8015dbe:	683b      	ldr	r3, [r7, #0]
 8015dc0:	689b      	ldr	r3, [r3, #8]
 8015dc2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8015dc6:	683b      	ldr	r3, [r7, #0]
 8015dc8:	791b      	ldrb	r3, [r3, #4]
 8015dca:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015dcc:	430b      	orrs	r3, r1
 8015dce:	431a      	orrs	r2, r3
 8015dd0:	68bb      	ldr	r3, [r7, #8]
 8015dd2:	0159      	lsls	r1, r3, #5
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	440b      	add	r3, r1
 8015dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ddc:	4619      	mov	r1, r3
 8015dde:	4b05      	ldr	r3, [pc, #20]	@ (8015df4 <USB_ActivateEndpoint+0x10c>)
 8015de0:	4313      	orrs	r3, r2
 8015de2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8015de4:	2300      	movs	r3, #0
}
 8015de6:	4618      	mov	r0, r3
 8015de8:	3714      	adds	r7, #20
 8015dea:	46bd      	mov	sp, r7
 8015dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df0:	4770      	bx	lr
 8015df2:	bf00      	nop
 8015df4:	10008000 	.word	0x10008000

08015df8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015df8:	b480      	push	{r7}
 8015dfa:	b085      	sub	sp, #20
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	6078      	str	r0, [r7, #4]
 8015e00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015e06:	683b      	ldr	r3, [r7, #0]
 8015e08:	781b      	ldrb	r3, [r3, #0]
 8015e0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8015e0c:	683b      	ldr	r3, [r7, #0]
 8015e0e:	785b      	ldrb	r3, [r3, #1]
 8015e10:	2b01      	cmp	r3, #1
 8015e12:	d161      	bne.n	8015ed8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015e14:	68bb      	ldr	r3, [r7, #8]
 8015e16:	015a      	lsls	r2, r3, #5
 8015e18:	68fb      	ldr	r3, [r7, #12]
 8015e1a:	4413      	add	r3, r2
 8015e1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015e20:	681b      	ldr	r3, [r3, #0]
 8015e22:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015e26:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015e2a:	d11f      	bne.n	8015e6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8015e2c:	68bb      	ldr	r3, [r7, #8]
 8015e2e:	015a      	lsls	r2, r3, #5
 8015e30:	68fb      	ldr	r3, [r7, #12]
 8015e32:	4413      	add	r3, r2
 8015e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015e38:	681b      	ldr	r3, [r3, #0]
 8015e3a:	68ba      	ldr	r2, [r7, #8]
 8015e3c:	0151      	lsls	r1, r2, #5
 8015e3e:	68fa      	ldr	r2, [r7, #12]
 8015e40:	440a      	add	r2, r1
 8015e42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015e46:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015e4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8015e4c:	68bb      	ldr	r3, [r7, #8]
 8015e4e:	015a      	lsls	r2, r3, #5
 8015e50:	68fb      	ldr	r3, [r7, #12]
 8015e52:	4413      	add	r3, r2
 8015e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	68ba      	ldr	r2, [r7, #8]
 8015e5c:	0151      	lsls	r1, r2, #5
 8015e5e:	68fa      	ldr	r2, [r7, #12]
 8015e60:	440a      	add	r2, r1
 8015e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015e66:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015e6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015e6c:	68fb      	ldr	r3, [r7, #12]
 8015e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015e72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015e74:	683b      	ldr	r3, [r7, #0]
 8015e76:	781b      	ldrb	r3, [r3, #0]
 8015e78:	f003 030f 	and.w	r3, r3, #15
 8015e7c:	2101      	movs	r1, #1
 8015e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8015e82:	b29b      	uxth	r3, r3
 8015e84:	43db      	mvns	r3, r3
 8015e86:	68f9      	ldr	r1, [r7, #12]
 8015e88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015e8c:	4013      	ands	r3, r2
 8015e8e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015e90:	68fb      	ldr	r3, [r7, #12]
 8015e92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015e96:	69da      	ldr	r2, [r3, #28]
 8015e98:	683b      	ldr	r3, [r7, #0]
 8015e9a:	781b      	ldrb	r3, [r3, #0]
 8015e9c:	f003 030f 	and.w	r3, r3, #15
 8015ea0:	2101      	movs	r1, #1
 8015ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8015ea6:	b29b      	uxth	r3, r3
 8015ea8:	43db      	mvns	r3, r3
 8015eaa:	68f9      	ldr	r1, [r7, #12]
 8015eac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015eb0:	4013      	ands	r3, r2
 8015eb2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015eb4:	68bb      	ldr	r3, [r7, #8]
 8015eb6:	015a      	lsls	r2, r3, #5
 8015eb8:	68fb      	ldr	r3, [r7, #12]
 8015eba:	4413      	add	r3, r2
 8015ebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015ec0:	681a      	ldr	r2, [r3, #0]
 8015ec2:	68bb      	ldr	r3, [r7, #8]
 8015ec4:	0159      	lsls	r1, r3, #5
 8015ec6:	68fb      	ldr	r3, [r7, #12]
 8015ec8:	440b      	add	r3, r1
 8015eca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015ece:	4619      	mov	r1, r3
 8015ed0:	4b35      	ldr	r3, [pc, #212]	@ (8015fa8 <USB_DeactivateEndpoint+0x1b0>)
 8015ed2:	4013      	ands	r3, r2
 8015ed4:	600b      	str	r3, [r1, #0]
 8015ed6:	e060      	b.n	8015f9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015ed8:	68bb      	ldr	r3, [r7, #8]
 8015eda:	015a      	lsls	r2, r3, #5
 8015edc:	68fb      	ldr	r3, [r7, #12]
 8015ede:	4413      	add	r3, r2
 8015ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ee4:	681b      	ldr	r3, [r3, #0]
 8015ee6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015eea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015eee:	d11f      	bne.n	8015f30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8015ef0:	68bb      	ldr	r3, [r7, #8]
 8015ef2:	015a      	lsls	r2, r3, #5
 8015ef4:	68fb      	ldr	r3, [r7, #12]
 8015ef6:	4413      	add	r3, r2
 8015ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015efc:	681b      	ldr	r3, [r3, #0]
 8015efe:	68ba      	ldr	r2, [r7, #8]
 8015f00:	0151      	lsls	r1, r2, #5
 8015f02:	68fa      	ldr	r2, [r7, #12]
 8015f04:	440a      	add	r2, r1
 8015f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015f0a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015f0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8015f10:	68bb      	ldr	r3, [r7, #8]
 8015f12:	015a      	lsls	r2, r3, #5
 8015f14:	68fb      	ldr	r3, [r7, #12]
 8015f16:	4413      	add	r3, r2
 8015f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015f1c:	681b      	ldr	r3, [r3, #0]
 8015f1e:	68ba      	ldr	r2, [r7, #8]
 8015f20:	0151      	lsls	r1, r2, #5
 8015f22:	68fa      	ldr	r2, [r7, #12]
 8015f24:	440a      	add	r2, r1
 8015f26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015f2a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015f2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015f30:	68fb      	ldr	r3, [r7, #12]
 8015f32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015f36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015f38:	683b      	ldr	r3, [r7, #0]
 8015f3a:	781b      	ldrb	r3, [r3, #0]
 8015f3c:	f003 030f 	and.w	r3, r3, #15
 8015f40:	2101      	movs	r1, #1
 8015f42:	fa01 f303 	lsl.w	r3, r1, r3
 8015f46:	041b      	lsls	r3, r3, #16
 8015f48:	43db      	mvns	r3, r3
 8015f4a:	68f9      	ldr	r1, [r7, #12]
 8015f4c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015f50:	4013      	ands	r3, r2
 8015f52:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015f5a:	69da      	ldr	r2, [r3, #28]
 8015f5c:	683b      	ldr	r3, [r7, #0]
 8015f5e:	781b      	ldrb	r3, [r3, #0]
 8015f60:	f003 030f 	and.w	r3, r3, #15
 8015f64:	2101      	movs	r1, #1
 8015f66:	fa01 f303 	lsl.w	r3, r1, r3
 8015f6a:	041b      	lsls	r3, r3, #16
 8015f6c:	43db      	mvns	r3, r3
 8015f6e:	68f9      	ldr	r1, [r7, #12]
 8015f70:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015f74:	4013      	ands	r3, r2
 8015f76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8015f78:	68bb      	ldr	r3, [r7, #8]
 8015f7a:	015a      	lsls	r2, r3, #5
 8015f7c:	68fb      	ldr	r3, [r7, #12]
 8015f7e:	4413      	add	r3, r2
 8015f80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015f84:	681a      	ldr	r2, [r3, #0]
 8015f86:	68bb      	ldr	r3, [r7, #8]
 8015f88:	0159      	lsls	r1, r3, #5
 8015f8a:	68fb      	ldr	r3, [r7, #12]
 8015f8c:	440b      	add	r3, r1
 8015f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015f92:	4619      	mov	r1, r3
 8015f94:	4b05      	ldr	r3, [pc, #20]	@ (8015fac <USB_DeactivateEndpoint+0x1b4>)
 8015f96:	4013      	ands	r3, r2
 8015f98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8015f9a:	2300      	movs	r3, #0
}
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	3714      	adds	r7, #20
 8015fa0:	46bd      	mov	sp, r7
 8015fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa6:	4770      	bx	lr
 8015fa8:	ec337800 	.word	0xec337800
 8015fac:	eff37800 	.word	0xeff37800

08015fb0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015fb0:	b580      	push	{r7, lr}
 8015fb2:	b08a      	sub	sp, #40	@ 0x28
 8015fb4:	af02      	add	r7, sp, #8
 8015fb6:	60f8      	str	r0, [r7, #12]
 8015fb8:	60b9      	str	r1, [r7, #8]
 8015fba:	4613      	mov	r3, r2
 8015fbc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015fbe:	68fb      	ldr	r3, [r7, #12]
 8015fc0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015fc2:	68bb      	ldr	r3, [r7, #8]
 8015fc4:	781b      	ldrb	r3, [r3, #0]
 8015fc6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8015fc8:	68bb      	ldr	r3, [r7, #8]
 8015fca:	785b      	ldrb	r3, [r3, #1]
 8015fcc:	2b01      	cmp	r3, #1
 8015fce:	f040 8185 	bne.w	80162dc <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015fd2:	68bb      	ldr	r3, [r7, #8]
 8015fd4:	691b      	ldr	r3, [r3, #16]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d132      	bne.n	8016040 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8015fda:	69bb      	ldr	r3, [r7, #24]
 8015fdc:	015a      	lsls	r2, r3, #5
 8015fde:	69fb      	ldr	r3, [r7, #28]
 8015fe0:	4413      	add	r3, r2
 8015fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015fe6:	691a      	ldr	r2, [r3, #16]
 8015fe8:	69bb      	ldr	r3, [r7, #24]
 8015fea:	0159      	lsls	r1, r3, #5
 8015fec:	69fb      	ldr	r3, [r7, #28]
 8015fee:	440b      	add	r3, r1
 8015ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015ff4:	4619      	mov	r1, r3
 8015ff6:	4ba7      	ldr	r3, [pc, #668]	@ (8016294 <USB_EPStartXfer+0x2e4>)
 8015ff8:	4013      	ands	r3, r2
 8015ffa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015ffc:	69bb      	ldr	r3, [r7, #24]
 8015ffe:	015a      	lsls	r2, r3, #5
 8016000:	69fb      	ldr	r3, [r7, #28]
 8016002:	4413      	add	r3, r2
 8016004:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016008:	691b      	ldr	r3, [r3, #16]
 801600a:	69ba      	ldr	r2, [r7, #24]
 801600c:	0151      	lsls	r1, r2, #5
 801600e:	69fa      	ldr	r2, [r7, #28]
 8016010:	440a      	add	r2, r1
 8016012:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016016:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801601a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801601c:	69bb      	ldr	r3, [r7, #24]
 801601e:	015a      	lsls	r2, r3, #5
 8016020:	69fb      	ldr	r3, [r7, #28]
 8016022:	4413      	add	r3, r2
 8016024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016028:	691a      	ldr	r2, [r3, #16]
 801602a:	69bb      	ldr	r3, [r7, #24]
 801602c:	0159      	lsls	r1, r3, #5
 801602e:	69fb      	ldr	r3, [r7, #28]
 8016030:	440b      	add	r3, r1
 8016032:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016036:	4619      	mov	r1, r3
 8016038:	4b97      	ldr	r3, [pc, #604]	@ (8016298 <USB_EPStartXfer+0x2e8>)
 801603a:	4013      	ands	r3, r2
 801603c:	610b      	str	r3, [r1, #16]
 801603e:	e097      	b.n	8016170 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016040:	69bb      	ldr	r3, [r7, #24]
 8016042:	015a      	lsls	r2, r3, #5
 8016044:	69fb      	ldr	r3, [r7, #28]
 8016046:	4413      	add	r3, r2
 8016048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801604c:	691a      	ldr	r2, [r3, #16]
 801604e:	69bb      	ldr	r3, [r7, #24]
 8016050:	0159      	lsls	r1, r3, #5
 8016052:	69fb      	ldr	r3, [r7, #28]
 8016054:	440b      	add	r3, r1
 8016056:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801605a:	4619      	mov	r1, r3
 801605c:	4b8e      	ldr	r3, [pc, #568]	@ (8016298 <USB_EPStartXfer+0x2e8>)
 801605e:	4013      	ands	r3, r2
 8016060:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8016062:	69bb      	ldr	r3, [r7, #24]
 8016064:	015a      	lsls	r2, r3, #5
 8016066:	69fb      	ldr	r3, [r7, #28]
 8016068:	4413      	add	r3, r2
 801606a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801606e:	691a      	ldr	r2, [r3, #16]
 8016070:	69bb      	ldr	r3, [r7, #24]
 8016072:	0159      	lsls	r1, r3, #5
 8016074:	69fb      	ldr	r3, [r7, #28]
 8016076:	440b      	add	r3, r1
 8016078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801607c:	4619      	mov	r1, r3
 801607e:	4b85      	ldr	r3, [pc, #532]	@ (8016294 <USB_EPStartXfer+0x2e4>)
 8016080:	4013      	ands	r3, r2
 8016082:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8016084:	69bb      	ldr	r3, [r7, #24]
 8016086:	2b00      	cmp	r3, #0
 8016088:	d11a      	bne.n	80160c0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801608a:	68bb      	ldr	r3, [r7, #8]
 801608c:	691a      	ldr	r2, [r3, #16]
 801608e:	68bb      	ldr	r3, [r7, #8]
 8016090:	689b      	ldr	r3, [r3, #8]
 8016092:	429a      	cmp	r2, r3
 8016094:	d903      	bls.n	801609e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8016096:	68bb      	ldr	r3, [r7, #8]
 8016098:	689a      	ldr	r2, [r3, #8]
 801609a:	68bb      	ldr	r3, [r7, #8]
 801609c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801609e:	69bb      	ldr	r3, [r7, #24]
 80160a0:	015a      	lsls	r2, r3, #5
 80160a2:	69fb      	ldr	r3, [r7, #28]
 80160a4:	4413      	add	r3, r2
 80160a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80160aa:	691b      	ldr	r3, [r3, #16]
 80160ac:	69ba      	ldr	r2, [r7, #24]
 80160ae:	0151      	lsls	r1, r2, #5
 80160b0:	69fa      	ldr	r2, [r7, #28]
 80160b2:	440a      	add	r2, r1
 80160b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80160b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80160bc:	6113      	str	r3, [r2, #16]
 80160be:	e044      	b.n	801614a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80160c0:	68bb      	ldr	r3, [r7, #8]
 80160c2:	691a      	ldr	r2, [r3, #16]
 80160c4:	68bb      	ldr	r3, [r7, #8]
 80160c6:	689b      	ldr	r3, [r3, #8]
 80160c8:	4413      	add	r3, r2
 80160ca:	1e5a      	subs	r2, r3, #1
 80160cc:	68bb      	ldr	r3, [r7, #8]
 80160ce:	689b      	ldr	r3, [r3, #8]
 80160d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80160d4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80160d6:	69bb      	ldr	r3, [r7, #24]
 80160d8:	015a      	lsls	r2, r3, #5
 80160da:	69fb      	ldr	r3, [r7, #28]
 80160dc:	4413      	add	r3, r2
 80160de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80160e2:	691a      	ldr	r2, [r3, #16]
 80160e4:	8afb      	ldrh	r3, [r7, #22]
 80160e6:	04d9      	lsls	r1, r3, #19
 80160e8:	4b6c      	ldr	r3, [pc, #432]	@ (801629c <USB_EPStartXfer+0x2ec>)
 80160ea:	400b      	ands	r3, r1
 80160ec:	69b9      	ldr	r1, [r7, #24]
 80160ee:	0148      	lsls	r0, r1, #5
 80160f0:	69f9      	ldr	r1, [r7, #28]
 80160f2:	4401      	add	r1, r0
 80160f4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80160f8:	4313      	orrs	r3, r2
 80160fa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80160fc:	68bb      	ldr	r3, [r7, #8]
 80160fe:	791b      	ldrb	r3, [r3, #4]
 8016100:	2b01      	cmp	r3, #1
 8016102:	d122      	bne.n	801614a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8016104:	69bb      	ldr	r3, [r7, #24]
 8016106:	015a      	lsls	r2, r3, #5
 8016108:	69fb      	ldr	r3, [r7, #28]
 801610a:	4413      	add	r3, r2
 801610c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016110:	691b      	ldr	r3, [r3, #16]
 8016112:	69ba      	ldr	r2, [r7, #24]
 8016114:	0151      	lsls	r1, r2, #5
 8016116:	69fa      	ldr	r2, [r7, #28]
 8016118:	440a      	add	r2, r1
 801611a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801611e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8016122:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8016124:	69bb      	ldr	r3, [r7, #24]
 8016126:	015a      	lsls	r2, r3, #5
 8016128:	69fb      	ldr	r3, [r7, #28]
 801612a:	4413      	add	r3, r2
 801612c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016130:	691a      	ldr	r2, [r3, #16]
 8016132:	8afb      	ldrh	r3, [r7, #22]
 8016134:	075b      	lsls	r3, r3, #29
 8016136:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801613a:	69b9      	ldr	r1, [r7, #24]
 801613c:	0148      	lsls	r0, r1, #5
 801613e:	69f9      	ldr	r1, [r7, #28]
 8016140:	4401      	add	r1, r0
 8016142:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8016146:	4313      	orrs	r3, r2
 8016148:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801614a:	69bb      	ldr	r3, [r7, #24]
 801614c:	015a      	lsls	r2, r3, #5
 801614e:	69fb      	ldr	r3, [r7, #28]
 8016150:	4413      	add	r3, r2
 8016152:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016156:	691a      	ldr	r2, [r3, #16]
 8016158:	68bb      	ldr	r3, [r7, #8]
 801615a:	691b      	ldr	r3, [r3, #16]
 801615c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016160:	69b9      	ldr	r1, [r7, #24]
 8016162:	0148      	lsls	r0, r1, #5
 8016164:	69f9      	ldr	r1, [r7, #28]
 8016166:	4401      	add	r1, r0
 8016168:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801616c:	4313      	orrs	r3, r2
 801616e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8016170:	79fb      	ldrb	r3, [r7, #7]
 8016172:	2b01      	cmp	r3, #1
 8016174:	d14b      	bne.n	801620e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8016176:	68bb      	ldr	r3, [r7, #8]
 8016178:	69db      	ldr	r3, [r3, #28]
 801617a:	2b00      	cmp	r3, #0
 801617c:	d009      	beq.n	8016192 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801617e:	69bb      	ldr	r3, [r7, #24]
 8016180:	015a      	lsls	r2, r3, #5
 8016182:	69fb      	ldr	r3, [r7, #28]
 8016184:	4413      	add	r3, r2
 8016186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801618a:	461a      	mov	r2, r3
 801618c:	68bb      	ldr	r3, [r7, #8]
 801618e:	69db      	ldr	r3, [r3, #28]
 8016190:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8016192:	68bb      	ldr	r3, [r7, #8]
 8016194:	791b      	ldrb	r3, [r3, #4]
 8016196:	2b01      	cmp	r3, #1
 8016198:	d128      	bne.n	80161ec <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801619a:	69fb      	ldr	r3, [r7, #28]
 801619c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80161a0:	689b      	ldr	r3, [r3, #8]
 80161a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80161a6:	2b00      	cmp	r3, #0
 80161a8:	d110      	bne.n	80161cc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80161aa:	69bb      	ldr	r3, [r7, #24]
 80161ac:	015a      	lsls	r2, r3, #5
 80161ae:	69fb      	ldr	r3, [r7, #28]
 80161b0:	4413      	add	r3, r2
 80161b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80161b6:	681b      	ldr	r3, [r3, #0]
 80161b8:	69ba      	ldr	r2, [r7, #24]
 80161ba:	0151      	lsls	r1, r2, #5
 80161bc:	69fa      	ldr	r2, [r7, #28]
 80161be:	440a      	add	r2, r1
 80161c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80161c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80161c8:	6013      	str	r3, [r2, #0]
 80161ca:	e00f      	b.n	80161ec <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80161cc:	69bb      	ldr	r3, [r7, #24]
 80161ce:	015a      	lsls	r2, r3, #5
 80161d0:	69fb      	ldr	r3, [r7, #28]
 80161d2:	4413      	add	r3, r2
 80161d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80161d8:	681b      	ldr	r3, [r3, #0]
 80161da:	69ba      	ldr	r2, [r7, #24]
 80161dc:	0151      	lsls	r1, r2, #5
 80161de:	69fa      	ldr	r2, [r7, #28]
 80161e0:	440a      	add	r2, r1
 80161e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80161e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80161ea:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80161ec:	69bb      	ldr	r3, [r7, #24]
 80161ee:	015a      	lsls	r2, r3, #5
 80161f0:	69fb      	ldr	r3, [r7, #28]
 80161f2:	4413      	add	r3, r2
 80161f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	69ba      	ldr	r2, [r7, #24]
 80161fc:	0151      	lsls	r1, r2, #5
 80161fe:	69fa      	ldr	r2, [r7, #28]
 8016200:	440a      	add	r2, r1
 8016202:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016206:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801620a:	6013      	str	r3, [r2, #0]
 801620c:	e169      	b.n	80164e2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801620e:	69bb      	ldr	r3, [r7, #24]
 8016210:	015a      	lsls	r2, r3, #5
 8016212:	69fb      	ldr	r3, [r7, #28]
 8016214:	4413      	add	r3, r2
 8016216:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	69ba      	ldr	r2, [r7, #24]
 801621e:	0151      	lsls	r1, r2, #5
 8016220:	69fa      	ldr	r2, [r7, #28]
 8016222:	440a      	add	r2, r1
 8016224:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016228:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801622c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801622e:	68bb      	ldr	r3, [r7, #8]
 8016230:	791b      	ldrb	r3, [r3, #4]
 8016232:	2b01      	cmp	r3, #1
 8016234:	d015      	beq.n	8016262 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8016236:	68bb      	ldr	r3, [r7, #8]
 8016238:	691b      	ldr	r3, [r3, #16]
 801623a:	2b00      	cmp	r3, #0
 801623c:	f000 8151 	beq.w	80164e2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8016240:	69fb      	ldr	r3, [r7, #28]
 8016242:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016246:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016248:	68bb      	ldr	r3, [r7, #8]
 801624a:	781b      	ldrb	r3, [r3, #0]
 801624c:	f003 030f 	and.w	r3, r3, #15
 8016250:	2101      	movs	r1, #1
 8016252:	fa01 f303 	lsl.w	r3, r1, r3
 8016256:	69f9      	ldr	r1, [r7, #28]
 8016258:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801625c:	4313      	orrs	r3, r2
 801625e:	634b      	str	r3, [r1, #52]	@ 0x34
 8016260:	e13f      	b.n	80164e2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8016262:	69fb      	ldr	r3, [r7, #28]
 8016264:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016268:	689b      	ldr	r3, [r3, #8]
 801626a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801626e:	2b00      	cmp	r3, #0
 8016270:	d116      	bne.n	80162a0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8016272:	69bb      	ldr	r3, [r7, #24]
 8016274:	015a      	lsls	r2, r3, #5
 8016276:	69fb      	ldr	r3, [r7, #28]
 8016278:	4413      	add	r3, r2
 801627a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801627e:	681b      	ldr	r3, [r3, #0]
 8016280:	69ba      	ldr	r2, [r7, #24]
 8016282:	0151      	lsls	r1, r2, #5
 8016284:	69fa      	ldr	r2, [r7, #28]
 8016286:	440a      	add	r2, r1
 8016288:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801628c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8016290:	6013      	str	r3, [r2, #0]
 8016292:	e015      	b.n	80162c0 <USB_EPStartXfer+0x310>
 8016294:	e007ffff 	.word	0xe007ffff
 8016298:	fff80000 	.word	0xfff80000
 801629c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80162a0:	69bb      	ldr	r3, [r7, #24]
 80162a2:	015a      	lsls	r2, r3, #5
 80162a4:	69fb      	ldr	r3, [r7, #28]
 80162a6:	4413      	add	r3, r2
 80162a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	69ba      	ldr	r2, [r7, #24]
 80162b0:	0151      	lsls	r1, r2, #5
 80162b2:	69fa      	ldr	r2, [r7, #28]
 80162b4:	440a      	add	r2, r1
 80162b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80162ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80162be:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80162c0:	68bb      	ldr	r3, [r7, #8]
 80162c2:	68d9      	ldr	r1, [r3, #12]
 80162c4:	68bb      	ldr	r3, [r7, #8]
 80162c6:	781a      	ldrb	r2, [r3, #0]
 80162c8:	68bb      	ldr	r3, [r7, #8]
 80162ca:	691b      	ldr	r3, [r3, #16]
 80162cc:	b298      	uxth	r0, r3
 80162ce:	79fb      	ldrb	r3, [r7, #7]
 80162d0:	9300      	str	r3, [sp, #0]
 80162d2:	4603      	mov	r3, r0
 80162d4:	68f8      	ldr	r0, [r7, #12]
 80162d6:	f000 f9b9 	bl	801664c <USB_WritePacket>
 80162da:	e102      	b.n	80164e2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80162dc:	69bb      	ldr	r3, [r7, #24]
 80162de:	015a      	lsls	r2, r3, #5
 80162e0:	69fb      	ldr	r3, [r7, #28]
 80162e2:	4413      	add	r3, r2
 80162e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80162e8:	691a      	ldr	r2, [r3, #16]
 80162ea:	69bb      	ldr	r3, [r7, #24]
 80162ec:	0159      	lsls	r1, r3, #5
 80162ee:	69fb      	ldr	r3, [r7, #28]
 80162f0:	440b      	add	r3, r1
 80162f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80162f6:	4619      	mov	r1, r3
 80162f8:	4b7c      	ldr	r3, [pc, #496]	@ (80164ec <USB_EPStartXfer+0x53c>)
 80162fa:	4013      	ands	r3, r2
 80162fc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80162fe:	69bb      	ldr	r3, [r7, #24]
 8016300:	015a      	lsls	r2, r3, #5
 8016302:	69fb      	ldr	r3, [r7, #28]
 8016304:	4413      	add	r3, r2
 8016306:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801630a:	691a      	ldr	r2, [r3, #16]
 801630c:	69bb      	ldr	r3, [r7, #24]
 801630e:	0159      	lsls	r1, r3, #5
 8016310:	69fb      	ldr	r3, [r7, #28]
 8016312:	440b      	add	r3, r1
 8016314:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016318:	4619      	mov	r1, r3
 801631a:	4b75      	ldr	r3, [pc, #468]	@ (80164f0 <USB_EPStartXfer+0x540>)
 801631c:	4013      	ands	r3, r2
 801631e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8016320:	69bb      	ldr	r3, [r7, #24]
 8016322:	2b00      	cmp	r3, #0
 8016324:	d12f      	bne.n	8016386 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8016326:	68bb      	ldr	r3, [r7, #8]
 8016328:	691b      	ldr	r3, [r3, #16]
 801632a:	2b00      	cmp	r3, #0
 801632c:	d003      	beq.n	8016336 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801632e:	68bb      	ldr	r3, [r7, #8]
 8016330:	689a      	ldr	r2, [r3, #8]
 8016332:	68bb      	ldr	r3, [r7, #8]
 8016334:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8016336:	68bb      	ldr	r3, [r7, #8]
 8016338:	689a      	ldr	r2, [r3, #8]
 801633a:	68bb      	ldr	r3, [r7, #8]
 801633c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801633e:	69bb      	ldr	r3, [r7, #24]
 8016340:	015a      	lsls	r2, r3, #5
 8016342:	69fb      	ldr	r3, [r7, #28]
 8016344:	4413      	add	r3, r2
 8016346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801634a:	691a      	ldr	r2, [r3, #16]
 801634c:	68bb      	ldr	r3, [r7, #8]
 801634e:	6a1b      	ldr	r3, [r3, #32]
 8016350:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016354:	69b9      	ldr	r1, [r7, #24]
 8016356:	0148      	lsls	r0, r1, #5
 8016358:	69f9      	ldr	r1, [r7, #28]
 801635a:	4401      	add	r1, r0
 801635c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016360:	4313      	orrs	r3, r2
 8016362:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8016364:	69bb      	ldr	r3, [r7, #24]
 8016366:	015a      	lsls	r2, r3, #5
 8016368:	69fb      	ldr	r3, [r7, #28]
 801636a:	4413      	add	r3, r2
 801636c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016370:	691b      	ldr	r3, [r3, #16]
 8016372:	69ba      	ldr	r2, [r7, #24]
 8016374:	0151      	lsls	r1, r2, #5
 8016376:	69fa      	ldr	r2, [r7, #28]
 8016378:	440a      	add	r2, r1
 801637a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801637e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016382:	6113      	str	r3, [r2, #16]
 8016384:	e05f      	b.n	8016446 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8016386:	68bb      	ldr	r3, [r7, #8]
 8016388:	691b      	ldr	r3, [r3, #16]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d123      	bne.n	80163d6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801638e:	69bb      	ldr	r3, [r7, #24]
 8016390:	015a      	lsls	r2, r3, #5
 8016392:	69fb      	ldr	r3, [r7, #28]
 8016394:	4413      	add	r3, r2
 8016396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801639a:	691a      	ldr	r2, [r3, #16]
 801639c:	68bb      	ldr	r3, [r7, #8]
 801639e:	689b      	ldr	r3, [r3, #8]
 80163a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80163a4:	69b9      	ldr	r1, [r7, #24]
 80163a6:	0148      	lsls	r0, r1, #5
 80163a8:	69f9      	ldr	r1, [r7, #28]
 80163aa:	4401      	add	r1, r0
 80163ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80163b0:	4313      	orrs	r3, r2
 80163b2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80163b4:	69bb      	ldr	r3, [r7, #24]
 80163b6:	015a      	lsls	r2, r3, #5
 80163b8:	69fb      	ldr	r3, [r7, #28]
 80163ba:	4413      	add	r3, r2
 80163bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80163c0:	691b      	ldr	r3, [r3, #16]
 80163c2:	69ba      	ldr	r2, [r7, #24]
 80163c4:	0151      	lsls	r1, r2, #5
 80163c6:	69fa      	ldr	r2, [r7, #28]
 80163c8:	440a      	add	r2, r1
 80163ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80163ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80163d2:	6113      	str	r3, [r2, #16]
 80163d4:	e037      	b.n	8016446 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80163d6:	68bb      	ldr	r3, [r7, #8]
 80163d8:	691a      	ldr	r2, [r3, #16]
 80163da:	68bb      	ldr	r3, [r7, #8]
 80163dc:	689b      	ldr	r3, [r3, #8]
 80163de:	4413      	add	r3, r2
 80163e0:	1e5a      	subs	r2, r3, #1
 80163e2:	68bb      	ldr	r3, [r7, #8]
 80163e4:	689b      	ldr	r3, [r3, #8]
 80163e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80163ea:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80163ec:	68bb      	ldr	r3, [r7, #8]
 80163ee:	689b      	ldr	r3, [r3, #8]
 80163f0:	8afa      	ldrh	r2, [r7, #22]
 80163f2:	fb03 f202 	mul.w	r2, r3, r2
 80163f6:	68bb      	ldr	r3, [r7, #8]
 80163f8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80163fa:	69bb      	ldr	r3, [r7, #24]
 80163fc:	015a      	lsls	r2, r3, #5
 80163fe:	69fb      	ldr	r3, [r7, #28]
 8016400:	4413      	add	r3, r2
 8016402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016406:	691a      	ldr	r2, [r3, #16]
 8016408:	8afb      	ldrh	r3, [r7, #22]
 801640a:	04d9      	lsls	r1, r3, #19
 801640c:	4b39      	ldr	r3, [pc, #228]	@ (80164f4 <USB_EPStartXfer+0x544>)
 801640e:	400b      	ands	r3, r1
 8016410:	69b9      	ldr	r1, [r7, #24]
 8016412:	0148      	lsls	r0, r1, #5
 8016414:	69f9      	ldr	r1, [r7, #28]
 8016416:	4401      	add	r1, r0
 8016418:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801641c:	4313      	orrs	r3, r2
 801641e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8016420:	69bb      	ldr	r3, [r7, #24]
 8016422:	015a      	lsls	r2, r3, #5
 8016424:	69fb      	ldr	r3, [r7, #28]
 8016426:	4413      	add	r3, r2
 8016428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801642c:	691a      	ldr	r2, [r3, #16]
 801642e:	68bb      	ldr	r3, [r7, #8]
 8016430:	6a1b      	ldr	r3, [r3, #32]
 8016432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016436:	69b9      	ldr	r1, [r7, #24]
 8016438:	0148      	lsls	r0, r1, #5
 801643a:	69f9      	ldr	r1, [r7, #28]
 801643c:	4401      	add	r1, r0
 801643e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8016442:	4313      	orrs	r3, r2
 8016444:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8016446:	79fb      	ldrb	r3, [r7, #7]
 8016448:	2b01      	cmp	r3, #1
 801644a:	d10d      	bne.n	8016468 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801644c:	68bb      	ldr	r3, [r7, #8]
 801644e:	68db      	ldr	r3, [r3, #12]
 8016450:	2b00      	cmp	r3, #0
 8016452:	d009      	beq.n	8016468 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8016454:	68bb      	ldr	r3, [r7, #8]
 8016456:	68d9      	ldr	r1, [r3, #12]
 8016458:	69bb      	ldr	r3, [r7, #24]
 801645a:	015a      	lsls	r2, r3, #5
 801645c:	69fb      	ldr	r3, [r7, #28]
 801645e:	4413      	add	r3, r2
 8016460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016464:	460a      	mov	r2, r1
 8016466:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8016468:	68bb      	ldr	r3, [r7, #8]
 801646a:	791b      	ldrb	r3, [r3, #4]
 801646c:	2b01      	cmp	r3, #1
 801646e:	d128      	bne.n	80164c2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8016470:	69fb      	ldr	r3, [r7, #28]
 8016472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016476:	689b      	ldr	r3, [r3, #8]
 8016478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801647c:	2b00      	cmp	r3, #0
 801647e:	d110      	bne.n	80164a2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8016480:	69bb      	ldr	r3, [r7, #24]
 8016482:	015a      	lsls	r2, r3, #5
 8016484:	69fb      	ldr	r3, [r7, #28]
 8016486:	4413      	add	r3, r2
 8016488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801648c:	681b      	ldr	r3, [r3, #0]
 801648e:	69ba      	ldr	r2, [r7, #24]
 8016490:	0151      	lsls	r1, r2, #5
 8016492:	69fa      	ldr	r2, [r7, #28]
 8016494:	440a      	add	r2, r1
 8016496:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801649a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801649e:	6013      	str	r3, [r2, #0]
 80164a0:	e00f      	b.n	80164c2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80164a2:	69bb      	ldr	r3, [r7, #24]
 80164a4:	015a      	lsls	r2, r3, #5
 80164a6:	69fb      	ldr	r3, [r7, #28]
 80164a8:	4413      	add	r3, r2
 80164aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80164ae:	681b      	ldr	r3, [r3, #0]
 80164b0:	69ba      	ldr	r2, [r7, #24]
 80164b2:	0151      	lsls	r1, r2, #5
 80164b4:	69fa      	ldr	r2, [r7, #28]
 80164b6:	440a      	add	r2, r1
 80164b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80164bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80164c0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80164c2:	69bb      	ldr	r3, [r7, #24]
 80164c4:	015a      	lsls	r2, r3, #5
 80164c6:	69fb      	ldr	r3, [r7, #28]
 80164c8:	4413      	add	r3, r2
 80164ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	69ba      	ldr	r2, [r7, #24]
 80164d2:	0151      	lsls	r1, r2, #5
 80164d4:	69fa      	ldr	r2, [r7, #28]
 80164d6:	440a      	add	r2, r1
 80164d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80164dc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80164e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80164e2:	2300      	movs	r3, #0
}
 80164e4:	4618      	mov	r0, r3
 80164e6:	3720      	adds	r7, #32
 80164e8:	46bd      	mov	sp, r7
 80164ea:	bd80      	pop	{r7, pc}
 80164ec:	fff80000 	.word	0xfff80000
 80164f0:	e007ffff 	.word	0xe007ffff
 80164f4:	1ff80000 	.word	0x1ff80000

080164f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80164f8:	b480      	push	{r7}
 80164fa:	b087      	sub	sp, #28
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
 8016500:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8016502:	2300      	movs	r3, #0
 8016504:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8016506:	2300      	movs	r3, #0
 8016508:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801650e:	683b      	ldr	r3, [r7, #0]
 8016510:	785b      	ldrb	r3, [r3, #1]
 8016512:	2b01      	cmp	r3, #1
 8016514:	d14a      	bne.n	80165ac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8016516:	683b      	ldr	r3, [r7, #0]
 8016518:	781b      	ldrb	r3, [r3, #0]
 801651a:	015a      	lsls	r2, r3, #5
 801651c:	693b      	ldr	r3, [r7, #16]
 801651e:	4413      	add	r3, r2
 8016520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016524:	681b      	ldr	r3, [r3, #0]
 8016526:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801652a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801652e:	f040 8086 	bne.w	801663e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8016532:	683b      	ldr	r3, [r7, #0]
 8016534:	781b      	ldrb	r3, [r3, #0]
 8016536:	015a      	lsls	r2, r3, #5
 8016538:	693b      	ldr	r3, [r7, #16]
 801653a:	4413      	add	r3, r2
 801653c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016540:	681b      	ldr	r3, [r3, #0]
 8016542:	683a      	ldr	r2, [r7, #0]
 8016544:	7812      	ldrb	r2, [r2, #0]
 8016546:	0151      	lsls	r1, r2, #5
 8016548:	693a      	ldr	r2, [r7, #16]
 801654a:	440a      	add	r2, r1
 801654c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016550:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8016554:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8016556:	683b      	ldr	r3, [r7, #0]
 8016558:	781b      	ldrb	r3, [r3, #0]
 801655a:	015a      	lsls	r2, r3, #5
 801655c:	693b      	ldr	r3, [r7, #16]
 801655e:	4413      	add	r3, r2
 8016560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	683a      	ldr	r2, [r7, #0]
 8016568:	7812      	ldrb	r2, [r2, #0]
 801656a:	0151      	lsls	r1, r2, #5
 801656c:	693a      	ldr	r2, [r7, #16]
 801656e:	440a      	add	r2, r1
 8016570:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016574:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8016578:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801657a:	68fb      	ldr	r3, [r7, #12]
 801657c:	3301      	adds	r3, #1
 801657e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	f242 7210 	movw	r2, #10000	@ 0x2710
 8016586:	4293      	cmp	r3, r2
 8016588:	d902      	bls.n	8016590 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801658a:	2301      	movs	r3, #1
 801658c:	75fb      	strb	r3, [r7, #23]
          break;
 801658e:	e056      	b.n	801663e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8016590:	683b      	ldr	r3, [r7, #0]
 8016592:	781b      	ldrb	r3, [r3, #0]
 8016594:	015a      	lsls	r2, r3, #5
 8016596:	693b      	ldr	r3, [r7, #16]
 8016598:	4413      	add	r3, r2
 801659a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801659e:	681b      	ldr	r3, [r3, #0]
 80165a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80165a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80165a8:	d0e7      	beq.n	801657a <USB_EPStopXfer+0x82>
 80165aa:	e048      	b.n	801663e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80165ac:	683b      	ldr	r3, [r7, #0]
 80165ae:	781b      	ldrb	r3, [r3, #0]
 80165b0:	015a      	lsls	r2, r3, #5
 80165b2:	693b      	ldr	r3, [r7, #16]
 80165b4:	4413      	add	r3, r2
 80165b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80165c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80165c4:	d13b      	bne.n	801663e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80165c6:	683b      	ldr	r3, [r7, #0]
 80165c8:	781b      	ldrb	r3, [r3, #0]
 80165ca:	015a      	lsls	r2, r3, #5
 80165cc:	693b      	ldr	r3, [r7, #16]
 80165ce:	4413      	add	r3, r2
 80165d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	683a      	ldr	r2, [r7, #0]
 80165d8:	7812      	ldrb	r2, [r2, #0]
 80165da:	0151      	lsls	r1, r2, #5
 80165dc:	693a      	ldr	r2, [r7, #16]
 80165de:	440a      	add	r2, r1
 80165e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80165e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80165e8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80165ea:	683b      	ldr	r3, [r7, #0]
 80165ec:	781b      	ldrb	r3, [r3, #0]
 80165ee:	015a      	lsls	r2, r3, #5
 80165f0:	693b      	ldr	r3, [r7, #16]
 80165f2:	4413      	add	r3, r2
 80165f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80165f8:	681b      	ldr	r3, [r3, #0]
 80165fa:	683a      	ldr	r2, [r7, #0]
 80165fc:	7812      	ldrb	r2, [r2, #0]
 80165fe:	0151      	lsls	r1, r2, #5
 8016600:	693a      	ldr	r2, [r7, #16]
 8016602:	440a      	add	r2, r1
 8016604:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016608:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801660c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801660e:	68fb      	ldr	r3, [r7, #12]
 8016610:	3301      	adds	r3, #1
 8016612:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8016614:	68fb      	ldr	r3, [r7, #12]
 8016616:	f242 7210 	movw	r2, #10000	@ 0x2710
 801661a:	4293      	cmp	r3, r2
 801661c:	d902      	bls.n	8016624 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801661e:	2301      	movs	r3, #1
 8016620:	75fb      	strb	r3, [r7, #23]
          break;
 8016622:	e00c      	b.n	801663e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8016624:	683b      	ldr	r3, [r7, #0]
 8016626:	781b      	ldrb	r3, [r3, #0]
 8016628:	015a      	lsls	r2, r3, #5
 801662a:	693b      	ldr	r3, [r7, #16]
 801662c:	4413      	add	r3, r2
 801662e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016632:	681b      	ldr	r3, [r3, #0]
 8016634:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8016638:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801663c:	d0e7      	beq.n	801660e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801663e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016640:	4618      	mov	r0, r3
 8016642:	371c      	adds	r7, #28
 8016644:	46bd      	mov	sp, r7
 8016646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801664a:	4770      	bx	lr

0801664c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801664c:	b480      	push	{r7}
 801664e:	b089      	sub	sp, #36	@ 0x24
 8016650:	af00      	add	r7, sp, #0
 8016652:	60f8      	str	r0, [r7, #12]
 8016654:	60b9      	str	r1, [r7, #8]
 8016656:	4611      	mov	r1, r2
 8016658:	461a      	mov	r2, r3
 801665a:	460b      	mov	r3, r1
 801665c:	71fb      	strb	r3, [r7, #7]
 801665e:	4613      	mov	r3, r2
 8016660:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016662:	68fb      	ldr	r3, [r7, #12]
 8016664:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8016666:	68bb      	ldr	r3, [r7, #8]
 8016668:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801666a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801666e:	2b00      	cmp	r3, #0
 8016670:	d123      	bne.n	80166ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8016672:	88bb      	ldrh	r3, [r7, #4]
 8016674:	3303      	adds	r3, #3
 8016676:	089b      	lsrs	r3, r3, #2
 8016678:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801667a:	2300      	movs	r3, #0
 801667c:	61bb      	str	r3, [r7, #24]
 801667e:	e018      	b.n	80166b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8016680:	79fb      	ldrb	r3, [r7, #7]
 8016682:	031a      	lsls	r2, r3, #12
 8016684:	697b      	ldr	r3, [r7, #20]
 8016686:	4413      	add	r3, r2
 8016688:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801668c:	461a      	mov	r2, r3
 801668e:	69fb      	ldr	r3, [r7, #28]
 8016690:	681b      	ldr	r3, [r3, #0]
 8016692:	6013      	str	r3, [r2, #0]
      pSrc++;
 8016694:	69fb      	ldr	r3, [r7, #28]
 8016696:	3301      	adds	r3, #1
 8016698:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801669a:	69fb      	ldr	r3, [r7, #28]
 801669c:	3301      	adds	r3, #1
 801669e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80166a0:	69fb      	ldr	r3, [r7, #28]
 80166a2:	3301      	adds	r3, #1
 80166a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80166a6:	69fb      	ldr	r3, [r7, #28]
 80166a8:	3301      	adds	r3, #1
 80166aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80166ac:	69bb      	ldr	r3, [r7, #24]
 80166ae:	3301      	adds	r3, #1
 80166b0:	61bb      	str	r3, [r7, #24]
 80166b2:	69ba      	ldr	r2, [r7, #24]
 80166b4:	693b      	ldr	r3, [r7, #16]
 80166b6:	429a      	cmp	r2, r3
 80166b8:	d3e2      	bcc.n	8016680 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80166ba:	2300      	movs	r3, #0
}
 80166bc:	4618      	mov	r0, r3
 80166be:	3724      	adds	r7, #36	@ 0x24
 80166c0:	46bd      	mov	sp, r7
 80166c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166c6:	4770      	bx	lr

080166c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80166c8:	b480      	push	{r7}
 80166ca:	b08b      	sub	sp, #44	@ 0x2c
 80166cc:	af00      	add	r7, sp, #0
 80166ce:	60f8      	str	r0, [r7, #12]
 80166d0:	60b9      	str	r1, [r7, #8]
 80166d2:	4613      	mov	r3, r2
 80166d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80166d6:	68fb      	ldr	r3, [r7, #12]
 80166d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80166da:	68bb      	ldr	r3, [r7, #8]
 80166dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80166de:	88fb      	ldrh	r3, [r7, #6]
 80166e0:	089b      	lsrs	r3, r3, #2
 80166e2:	b29b      	uxth	r3, r3
 80166e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80166e6:	88fb      	ldrh	r3, [r7, #6]
 80166e8:	f003 0303 	and.w	r3, r3, #3
 80166ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80166ee:	2300      	movs	r3, #0
 80166f0:	623b      	str	r3, [r7, #32]
 80166f2:	e014      	b.n	801671e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80166f4:	69bb      	ldr	r3, [r7, #24]
 80166f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80166fa:	681a      	ldr	r2, [r3, #0]
 80166fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80166fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8016700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016702:	3301      	adds	r3, #1
 8016704:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8016706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016708:	3301      	adds	r3, #1
 801670a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801670c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801670e:	3301      	adds	r3, #1
 8016710:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8016712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016714:	3301      	adds	r3, #1
 8016716:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8016718:	6a3b      	ldr	r3, [r7, #32]
 801671a:	3301      	adds	r3, #1
 801671c:	623b      	str	r3, [r7, #32]
 801671e:	6a3a      	ldr	r2, [r7, #32]
 8016720:	697b      	ldr	r3, [r7, #20]
 8016722:	429a      	cmp	r2, r3
 8016724:	d3e6      	bcc.n	80166f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8016726:	8bfb      	ldrh	r3, [r7, #30]
 8016728:	2b00      	cmp	r3, #0
 801672a:	d01e      	beq.n	801676a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801672c:	2300      	movs	r3, #0
 801672e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8016730:	69bb      	ldr	r3, [r7, #24]
 8016732:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8016736:	461a      	mov	r2, r3
 8016738:	f107 0310 	add.w	r3, r7, #16
 801673c:	6812      	ldr	r2, [r2, #0]
 801673e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8016740:	693a      	ldr	r2, [r7, #16]
 8016742:	6a3b      	ldr	r3, [r7, #32]
 8016744:	b2db      	uxtb	r3, r3
 8016746:	00db      	lsls	r3, r3, #3
 8016748:	fa22 f303 	lsr.w	r3, r2, r3
 801674c:	b2da      	uxtb	r2, r3
 801674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016750:	701a      	strb	r2, [r3, #0]
      i++;
 8016752:	6a3b      	ldr	r3, [r7, #32]
 8016754:	3301      	adds	r3, #1
 8016756:	623b      	str	r3, [r7, #32]
      pDest++;
 8016758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801675a:	3301      	adds	r3, #1
 801675c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801675e:	8bfb      	ldrh	r3, [r7, #30]
 8016760:	3b01      	subs	r3, #1
 8016762:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8016764:	8bfb      	ldrh	r3, [r7, #30]
 8016766:	2b00      	cmp	r3, #0
 8016768:	d1ea      	bne.n	8016740 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801676a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801676c:	4618      	mov	r0, r3
 801676e:	372c      	adds	r7, #44	@ 0x2c
 8016770:	46bd      	mov	sp, r7
 8016772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016776:	4770      	bx	lr

08016778 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8016778:	b480      	push	{r7}
 801677a:	b085      	sub	sp, #20
 801677c:	af00      	add	r7, sp, #0
 801677e:	6078      	str	r0, [r7, #4]
 8016780:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016782:	687b      	ldr	r3, [r7, #4]
 8016784:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8016786:	683b      	ldr	r3, [r7, #0]
 8016788:	781b      	ldrb	r3, [r3, #0]
 801678a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801678c:	683b      	ldr	r3, [r7, #0]
 801678e:	785b      	ldrb	r3, [r3, #1]
 8016790:	2b01      	cmp	r3, #1
 8016792:	d12c      	bne.n	80167ee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8016794:	68bb      	ldr	r3, [r7, #8]
 8016796:	015a      	lsls	r2, r3, #5
 8016798:	68fb      	ldr	r3, [r7, #12]
 801679a:	4413      	add	r3, r2
 801679c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167a0:	681b      	ldr	r3, [r3, #0]
 80167a2:	2b00      	cmp	r3, #0
 80167a4:	db12      	blt.n	80167cc <USB_EPSetStall+0x54>
 80167a6:	68bb      	ldr	r3, [r7, #8]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d00f      	beq.n	80167cc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80167ac:	68bb      	ldr	r3, [r7, #8]
 80167ae:	015a      	lsls	r2, r3, #5
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	4413      	add	r3, r2
 80167b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167b8:	681b      	ldr	r3, [r3, #0]
 80167ba:	68ba      	ldr	r2, [r7, #8]
 80167bc:	0151      	lsls	r1, r2, #5
 80167be:	68fa      	ldr	r2, [r7, #12]
 80167c0:	440a      	add	r2, r1
 80167c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80167c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80167ca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80167cc:	68bb      	ldr	r3, [r7, #8]
 80167ce:	015a      	lsls	r2, r3, #5
 80167d0:	68fb      	ldr	r3, [r7, #12]
 80167d2:	4413      	add	r3, r2
 80167d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80167d8:	681b      	ldr	r3, [r3, #0]
 80167da:	68ba      	ldr	r2, [r7, #8]
 80167dc:	0151      	lsls	r1, r2, #5
 80167de:	68fa      	ldr	r2, [r7, #12]
 80167e0:	440a      	add	r2, r1
 80167e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80167e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80167ea:	6013      	str	r3, [r2, #0]
 80167ec:	e02b      	b.n	8016846 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80167ee:	68bb      	ldr	r3, [r7, #8]
 80167f0:	015a      	lsls	r2, r3, #5
 80167f2:	68fb      	ldr	r3, [r7, #12]
 80167f4:	4413      	add	r3, r2
 80167f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	db12      	blt.n	8016826 <USB_EPSetStall+0xae>
 8016800:	68bb      	ldr	r3, [r7, #8]
 8016802:	2b00      	cmp	r3, #0
 8016804:	d00f      	beq.n	8016826 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8016806:	68bb      	ldr	r3, [r7, #8]
 8016808:	015a      	lsls	r2, r3, #5
 801680a:	68fb      	ldr	r3, [r7, #12]
 801680c:	4413      	add	r3, r2
 801680e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016812:	681b      	ldr	r3, [r3, #0]
 8016814:	68ba      	ldr	r2, [r7, #8]
 8016816:	0151      	lsls	r1, r2, #5
 8016818:	68fa      	ldr	r2, [r7, #12]
 801681a:	440a      	add	r2, r1
 801681c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016820:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8016824:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8016826:	68bb      	ldr	r3, [r7, #8]
 8016828:	015a      	lsls	r2, r3, #5
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	4413      	add	r3, r2
 801682e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016832:	681b      	ldr	r3, [r3, #0]
 8016834:	68ba      	ldr	r2, [r7, #8]
 8016836:	0151      	lsls	r1, r2, #5
 8016838:	68fa      	ldr	r2, [r7, #12]
 801683a:	440a      	add	r2, r1
 801683c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016840:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8016844:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016846:	2300      	movs	r3, #0
}
 8016848:	4618      	mov	r0, r3
 801684a:	3714      	adds	r7, #20
 801684c:	46bd      	mov	sp, r7
 801684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016852:	4770      	bx	lr

08016854 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8016854:	b480      	push	{r7}
 8016856:	b085      	sub	sp, #20
 8016858:	af00      	add	r7, sp, #0
 801685a:	6078      	str	r0, [r7, #4]
 801685c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8016862:	683b      	ldr	r3, [r7, #0]
 8016864:	781b      	ldrb	r3, [r3, #0]
 8016866:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8016868:	683b      	ldr	r3, [r7, #0]
 801686a:	785b      	ldrb	r3, [r3, #1]
 801686c:	2b01      	cmp	r3, #1
 801686e:	d128      	bne.n	80168c2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8016870:	68bb      	ldr	r3, [r7, #8]
 8016872:	015a      	lsls	r2, r3, #5
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	4413      	add	r3, r2
 8016878:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801687c:	681b      	ldr	r3, [r3, #0]
 801687e:	68ba      	ldr	r2, [r7, #8]
 8016880:	0151      	lsls	r1, r2, #5
 8016882:	68fa      	ldr	r2, [r7, #12]
 8016884:	440a      	add	r2, r1
 8016886:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801688a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801688e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8016890:	683b      	ldr	r3, [r7, #0]
 8016892:	791b      	ldrb	r3, [r3, #4]
 8016894:	2b03      	cmp	r3, #3
 8016896:	d003      	beq.n	80168a0 <USB_EPClearStall+0x4c>
 8016898:	683b      	ldr	r3, [r7, #0]
 801689a:	791b      	ldrb	r3, [r3, #4]
 801689c:	2b02      	cmp	r3, #2
 801689e:	d138      	bne.n	8016912 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80168a0:	68bb      	ldr	r3, [r7, #8]
 80168a2:	015a      	lsls	r2, r3, #5
 80168a4:	68fb      	ldr	r3, [r7, #12]
 80168a6:	4413      	add	r3, r2
 80168a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80168ac:	681b      	ldr	r3, [r3, #0]
 80168ae:	68ba      	ldr	r2, [r7, #8]
 80168b0:	0151      	lsls	r1, r2, #5
 80168b2:	68fa      	ldr	r2, [r7, #12]
 80168b4:	440a      	add	r2, r1
 80168b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80168ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80168be:	6013      	str	r3, [r2, #0]
 80168c0:	e027      	b.n	8016912 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80168c2:	68bb      	ldr	r3, [r7, #8]
 80168c4:	015a      	lsls	r2, r3, #5
 80168c6:	68fb      	ldr	r3, [r7, #12]
 80168c8:	4413      	add	r3, r2
 80168ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80168ce:	681b      	ldr	r3, [r3, #0]
 80168d0:	68ba      	ldr	r2, [r7, #8]
 80168d2:	0151      	lsls	r1, r2, #5
 80168d4:	68fa      	ldr	r2, [r7, #12]
 80168d6:	440a      	add	r2, r1
 80168d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80168dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80168e0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80168e2:	683b      	ldr	r3, [r7, #0]
 80168e4:	791b      	ldrb	r3, [r3, #4]
 80168e6:	2b03      	cmp	r3, #3
 80168e8:	d003      	beq.n	80168f2 <USB_EPClearStall+0x9e>
 80168ea:	683b      	ldr	r3, [r7, #0]
 80168ec:	791b      	ldrb	r3, [r3, #4]
 80168ee:	2b02      	cmp	r3, #2
 80168f0:	d10f      	bne.n	8016912 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80168f2:	68bb      	ldr	r3, [r7, #8]
 80168f4:	015a      	lsls	r2, r3, #5
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	4413      	add	r3, r2
 80168fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80168fe:	681b      	ldr	r3, [r3, #0]
 8016900:	68ba      	ldr	r2, [r7, #8]
 8016902:	0151      	lsls	r1, r2, #5
 8016904:	68fa      	ldr	r2, [r7, #12]
 8016906:	440a      	add	r2, r1
 8016908:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801690c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016910:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8016912:	2300      	movs	r3, #0
}
 8016914:	4618      	mov	r0, r3
 8016916:	3714      	adds	r7, #20
 8016918:	46bd      	mov	sp, r7
 801691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801691e:	4770      	bx	lr

08016920 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8016920:	b480      	push	{r7}
 8016922:	b085      	sub	sp, #20
 8016924:	af00      	add	r7, sp, #0
 8016926:	6078      	str	r0, [r7, #4]
 8016928:	460b      	mov	r3, r1
 801692a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8016930:	68fb      	ldr	r3, [r7, #12]
 8016932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016936:	681b      	ldr	r3, [r3, #0]
 8016938:	68fa      	ldr	r2, [r7, #12]
 801693a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801693e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8016942:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8016944:	68fb      	ldr	r3, [r7, #12]
 8016946:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801694a:	681a      	ldr	r2, [r3, #0]
 801694c:	78fb      	ldrb	r3, [r7, #3]
 801694e:	011b      	lsls	r3, r3, #4
 8016950:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8016954:	68f9      	ldr	r1, [r7, #12]
 8016956:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801695a:	4313      	orrs	r3, r2
 801695c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801695e:	2300      	movs	r3, #0
}
 8016960:	4618      	mov	r0, r3
 8016962:	3714      	adds	r7, #20
 8016964:	46bd      	mov	sp, r7
 8016966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801696a:	4770      	bx	lr

0801696c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801696c:	b480      	push	{r7}
 801696e:	b085      	sub	sp, #20
 8016970:	af00      	add	r7, sp, #0
 8016972:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8016978:	68fb      	ldr	r3, [r7, #12]
 801697a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801697e:	681b      	ldr	r3, [r3, #0]
 8016980:	68fa      	ldr	r2, [r7, #12]
 8016982:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8016986:	f023 0303 	bic.w	r3, r3, #3
 801698a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801698c:	68fb      	ldr	r3, [r7, #12]
 801698e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016992:	685b      	ldr	r3, [r3, #4]
 8016994:	68fa      	ldr	r2, [r7, #12]
 8016996:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801699a:	f023 0302 	bic.w	r3, r3, #2
 801699e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80169a0:	2300      	movs	r3, #0
}
 80169a2:	4618      	mov	r0, r3
 80169a4:	3714      	adds	r7, #20
 80169a6:	46bd      	mov	sp, r7
 80169a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169ac:	4770      	bx	lr

080169ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80169ae:	b480      	push	{r7}
 80169b0:	b085      	sub	sp, #20
 80169b2:	af00      	add	r7, sp, #0
 80169b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80169ba:	68fb      	ldr	r3, [r7, #12]
 80169bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	68fa      	ldr	r2, [r7, #12]
 80169c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80169c8:	f023 0303 	bic.w	r3, r3, #3
 80169cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80169ce:	68fb      	ldr	r3, [r7, #12]
 80169d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80169d4:	685b      	ldr	r3, [r3, #4]
 80169d6:	68fa      	ldr	r2, [r7, #12]
 80169d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80169dc:	f043 0302 	orr.w	r3, r3, #2
 80169e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80169e2:	2300      	movs	r3, #0
}
 80169e4:	4618      	mov	r0, r3
 80169e6:	3714      	adds	r7, #20
 80169e8:	46bd      	mov	sp, r7
 80169ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169ee:	4770      	bx	lr

080169f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80169f0:	b480      	push	{r7}
 80169f2:	b085      	sub	sp, #20
 80169f4:	af00      	add	r7, sp, #0
 80169f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	695b      	ldr	r3, [r3, #20]
 80169fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	699b      	ldr	r3, [r3, #24]
 8016a02:	68fa      	ldr	r2, [r7, #12]
 8016a04:	4013      	ands	r3, r2
 8016a06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8016a08:	68fb      	ldr	r3, [r7, #12]
}
 8016a0a:	4618      	mov	r0, r3
 8016a0c:	3714      	adds	r7, #20
 8016a0e:	46bd      	mov	sp, r7
 8016a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a14:	4770      	bx	lr

08016a16 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8016a16:	b480      	push	{r7}
 8016a18:	b085      	sub	sp, #20
 8016a1a:	af00      	add	r7, sp, #0
 8016a1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8016a22:	68fb      	ldr	r3, [r7, #12]
 8016a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016a28:	699b      	ldr	r3, [r3, #24]
 8016a2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8016a2c:	68fb      	ldr	r3, [r7, #12]
 8016a2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016a32:	69db      	ldr	r3, [r3, #28]
 8016a34:	68ba      	ldr	r2, [r7, #8]
 8016a36:	4013      	ands	r3, r2
 8016a38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8016a3a:	68bb      	ldr	r3, [r7, #8]
 8016a3c:	0c1b      	lsrs	r3, r3, #16
}
 8016a3e:	4618      	mov	r0, r3
 8016a40:	3714      	adds	r7, #20
 8016a42:	46bd      	mov	sp, r7
 8016a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a48:	4770      	bx	lr

08016a4a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8016a4a:	b480      	push	{r7}
 8016a4c:	b085      	sub	sp, #20
 8016a4e:	af00      	add	r7, sp, #0
 8016a50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016a5c:	699b      	ldr	r3, [r3, #24]
 8016a5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016a66:	69db      	ldr	r3, [r3, #28]
 8016a68:	68ba      	ldr	r2, [r7, #8]
 8016a6a:	4013      	ands	r3, r2
 8016a6c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8016a6e:	68bb      	ldr	r3, [r7, #8]
 8016a70:	b29b      	uxth	r3, r3
}
 8016a72:	4618      	mov	r0, r3
 8016a74:	3714      	adds	r7, #20
 8016a76:	46bd      	mov	sp, r7
 8016a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a7c:	4770      	bx	lr

08016a7e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8016a7e:	b480      	push	{r7}
 8016a80:	b085      	sub	sp, #20
 8016a82:	af00      	add	r7, sp, #0
 8016a84:	6078      	str	r0, [r7, #4]
 8016a86:	460b      	mov	r3, r1
 8016a88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8016a8e:	78fb      	ldrb	r3, [r7, #3]
 8016a90:	015a      	lsls	r2, r3, #5
 8016a92:	68fb      	ldr	r3, [r7, #12]
 8016a94:	4413      	add	r3, r2
 8016a96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016a9a:	689b      	ldr	r3, [r3, #8]
 8016a9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016aa4:	695b      	ldr	r3, [r3, #20]
 8016aa6:	68ba      	ldr	r2, [r7, #8]
 8016aa8:	4013      	ands	r3, r2
 8016aaa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8016aac:	68bb      	ldr	r3, [r7, #8]
}
 8016aae:	4618      	mov	r0, r3
 8016ab0:	3714      	adds	r7, #20
 8016ab2:	46bd      	mov	sp, r7
 8016ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ab8:	4770      	bx	lr

08016aba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8016aba:	b480      	push	{r7}
 8016abc:	b087      	sub	sp, #28
 8016abe:	af00      	add	r7, sp, #0
 8016ac0:	6078      	str	r0, [r7, #4]
 8016ac2:	460b      	mov	r3, r1
 8016ac4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016ac6:	687b      	ldr	r3, [r7, #4]
 8016ac8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8016aca:	697b      	ldr	r3, [r7, #20]
 8016acc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016ad0:	691b      	ldr	r3, [r3, #16]
 8016ad2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8016ad4:	697b      	ldr	r3, [r7, #20]
 8016ad6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016ada:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016adc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8016ade:	78fb      	ldrb	r3, [r7, #3]
 8016ae0:	f003 030f 	and.w	r3, r3, #15
 8016ae4:	68fa      	ldr	r2, [r7, #12]
 8016ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8016aea:	01db      	lsls	r3, r3, #7
 8016aec:	b2db      	uxtb	r3, r3
 8016aee:	693a      	ldr	r2, [r7, #16]
 8016af0:	4313      	orrs	r3, r2
 8016af2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8016af4:	78fb      	ldrb	r3, [r7, #3]
 8016af6:	015a      	lsls	r2, r3, #5
 8016af8:	697b      	ldr	r3, [r7, #20]
 8016afa:	4413      	add	r3, r2
 8016afc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b00:	689b      	ldr	r3, [r3, #8]
 8016b02:	693a      	ldr	r2, [r7, #16]
 8016b04:	4013      	ands	r3, r2
 8016b06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8016b08:	68bb      	ldr	r3, [r7, #8]
}
 8016b0a:	4618      	mov	r0, r3
 8016b0c:	371c      	adds	r7, #28
 8016b0e:	46bd      	mov	sp, r7
 8016b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b14:	4770      	bx	lr

08016b16 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8016b16:	b480      	push	{r7}
 8016b18:	b083      	sub	sp, #12
 8016b1a:	af00      	add	r7, sp, #0
 8016b1c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	695b      	ldr	r3, [r3, #20]
 8016b22:	f003 0301 	and.w	r3, r3, #1
}
 8016b26:	4618      	mov	r0, r3
 8016b28:	370c      	adds	r7, #12
 8016b2a:	46bd      	mov	sp, r7
 8016b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b30:	4770      	bx	lr
	...

08016b34 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8016b34:	b480      	push	{r7}
 8016b36:	b085      	sub	sp, #20
 8016b38:	af00      	add	r7, sp, #0
 8016b3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8016b40:	68fb      	ldr	r3, [r7, #12]
 8016b42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b46:	681a      	ldr	r2, [r3, #0]
 8016b48:	68fb      	ldr	r3, [r7, #12]
 8016b4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016b4e:	4619      	mov	r1, r3
 8016b50:	4b09      	ldr	r3, [pc, #36]	@ (8016b78 <USB_ActivateSetup+0x44>)
 8016b52:	4013      	ands	r3, r2
 8016b54:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016b5c:	685b      	ldr	r3, [r3, #4]
 8016b5e:	68fa      	ldr	r2, [r7, #12]
 8016b60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8016b68:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8016b6a:	2300      	movs	r3, #0
}
 8016b6c:	4618      	mov	r0, r3
 8016b6e:	3714      	adds	r7, #20
 8016b70:	46bd      	mov	sp, r7
 8016b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b76:	4770      	bx	lr
 8016b78:	fffff800 	.word	0xfffff800

08016b7c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8016b7c:	b480      	push	{r7}
 8016b7e:	b087      	sub	sp, #28
 8016b80:	af00      	add	r7, sp, #0
 8016b82:	60f8      	str	r0, [r7, #12]
 8016b84:	460b      	mov	r3, r1
 8016b86:	607a      	str	r2, [r7, #4]
 8016b88:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016b8a:	68fb      	ldr	r3, [r7, #12]
 8016b8c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	333c      	adds	r3, #60	@ 0x3c
 8016b92:	3304      	adds	r3, #4
 8016b94:	681b      	ldr	r3, [r3, #0]
 8016b96:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8016b98:	693b      	ldr	r3, [r7, #16]
 8016b9a:	4a26      	ldr	r2, [pc, #152]	@ (8016c34 <USB_EP0_OutStart+0xb8>)
 8016b9c:	4293      	cmp	r3, r2
 8016b9e:	d90a      	bls.n	8016bb6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8016ba0:	697b      	ldr	r3, [r7, #20]
 8016ba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8016bac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8016bb0:	d101      	bne.n	8016bb6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8016bb2:	2300      	movs	r3, #0
 8016bb4:	e037      	b.n	8016c26 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8016bb6:	697b      	ldr	r3, [r7, #20]
 8016bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016bbc:	461a      	mov	r2, r3
 8016bbe:	2300      	movs	r3, #0
 8016bc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8016bc2:	697b      	ldr	r3, [r7, #20]
 8016bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016bc8:	691b      	ldr	r3, [r3, #16]
 8016bca:	697a      	ldr	r2, [r7, #20]
 8016bcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016bd0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8016bd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8016bd6:	697b      	ldr	r3, [r7, #20]
 8016bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016bdc:	691b      	ldr	r3, [r3, #16]
 8016bde:	697a      	ldr	r2, [r7, #20]
 8016be0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016be4:	f043 0318 	orr.w	r3, r3, #24
 8016be8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8016bea:	697b      	ldr	r3, [r7, #20]
 8016bec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016bf0:	691b      	ldr	r3, [r3, #16]
 8016bf2:	697a      	ldr	r2, [r7, #20]
 8016bf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016bf8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8016bfc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8016bfe:	7afb      	ldrb	r3, [r7, #11]
 8016c00:	2b01      	cmp	r3, #1
 8016c02:	d10f      	bne.n	8016c24 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8016c04:	697b      	ldr	r3, [r7, #20]
 8016c06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016c0a:	461a      	mov	r2, r3
 8016c0c:	687b      	ldr	r3, [r7, #4]
 8016c0e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8016c10:	697b      	ldr	r3, [r7, #20]
 8016c12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016c16:	681b      	ldr	r3, [r3, #0]
 8016c18:	697a      	ldr	r2, [r7, #20]
 8016c1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8016c1e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8016c22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016c24:	2300      	movs	r3, #0
}
 8016c26:	4618      	mov	r0, r3
 8016c28:	371c      	adds	r7, #28
 8016c2a:	46bd      	mov	sp, r7
 8016c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c30:	4770      	bx	lr
 8016c32:	bf00      	nop
 8016c34:	4f54300a 	.word	0x4f54300a

08016c38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8016c38:	b480      	push	{r7}
 8016c3a:	b085      	sub	sp, #20
 8016c3c:	af00      	add	r7, sp, #0
 8016c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8016c40:	2300      	movs	r3, #0
 8016c42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8016c44:	68fb      	ldr	r3, [r7, #12]
 8016c46:	3301      	adds	r3, #1
 8016c48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8016c4a:	68fb      	ldr	r3, [r7, #12]
 8016c4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8016c50:	d901      	bls.n	8016c56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8016c52:	2303      	movs	r3, #3
 8016c54:	e01b      	b.n	8016c8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	691b      	ldr	r3, [r3, #16]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	daf2      	bge.n	8016c44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8016c5e:	2300      	movs	r3, #0
 8016c60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	691b      	ldr	r3, [r3, #16]
 8016c66:	f043 0201 	orr.w	r2, r3, #1
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8016c6e:	68fb      	ldr	r3, [r7, #12]
 8016c70:	3301      	adds	r3, #1
 8016c72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8016c74:	68fb      	ldr	r3, [r7, #12]
 8016c76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8016c7a:	d901      	bls.n	8016c80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8016c7c:	2303      	movs	r3, #3
 8016c7e:	e006      	b.n	8016c8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8016c80:	687b      	ldr	r3, [r7, #4]
 8016c82:	691b      	ldr	r3, [r3, #16]
 8016c84:	f003 0301 	and.w	r3, r3, #1
 8016c88:	2b01      	cmp	r3, #1
 8016c8a:	d0f0      	beq.n	8016c6e <USB_CoreReset+0x36>

  return HAL_OK;
 8016c8c:	2300      	movs	r3, #0
}
 8016c8e:	4618      	mov	r0, r3
 8016c90:	3714      	adds	r7, #20
 8016c92:	46bd      	mov	sp, r7
 8016c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c98:	4770      	bx	lr
	...

08016c9c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016c9c:	b580      	push	{r7, lr}
 8016c9e:	b084      	sub	sp, #16
 8016ca0:	af00      	add	r7, sp, #0
 8016ca2:	6078      	str	r0, [r7, #4]
 8016ca4:	460b      	mov	r3, r1
 8016ca6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8016ca8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8016cac:	f002 fcfe 	bl	80196ac <USBD_static_malloc>
 8016cb0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8016cb2:	68fb      	ldr	r3, [r7, #12]
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d109      	bne.n	8016ccc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	32b0      	adds	r2, #176	@ 0xb0
 8016cc2:	2100      	movs	r1, #0
 8016cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8016cc8:	2302      	movs	r3, #2
 8016cca:	e0d4      	b.n	8016e76 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8016ccc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8016cd0:	2100      	movs	r1, #0
 8016cd2:	68f8      	ldr	r0, [r7, #12]
 8016cd4:	f002 fd64 	bl	80197a0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8016cd8:	687b      	ldr	r3, [r7, #4]
 8016cda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016cde:	687b      	ldr	r3, [r7, #4]
 8016ce0:	32b0      	adds	r2, #176	@ 0xb0
 8016ce2:	68f9      	ldr	r1, [r7, #12]
 8016ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8016ce8:	687b      	ldr	r3, [r7, #4]
 8016cea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016cee:	687b      	ldr	r3, [r7, #4]
 8016cf0:	32b0      	adds	r2, #176	@ 0xb0
 8016cf2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	7c1b      	ldrb	r3, [r3, #16]
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	d138      	bne.n	8016d76 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8016d04:	4b5e      	ldr	r3, [pc, #376]	@ (8016e80 <USBD_CDC_Init+0x1e4>)
 8016d06:	7819      	ldrb	r1, [r3, #0]
 8016d08:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016d0c:	2202      	movs	r2, #2
 8016d0e:	6878      	ldr	r0, [r7, #4]
 8016d10:	f002 fba9 	bl	8019466 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8016d14:	4b5a      	ldr	r3, [pc, #360]	@ (8016e80 <USBD_CDC_Init+0x1e4>)
 8016d16:	781b      	ldrb	r3, [r3, #0]
 8016d18:	f003 020f 	and.w	r2, r3, #15
 8016d1c:	6879      	ldr	r1, [r7, #4]
 8016d1e:	4613      	mov	r3, r2
 8016d20:	009b      	lsls	r3, r3, #2
 8016d22:	4413      	add	r3, r2
 8016d24:	009b      	lsls	r3, r3, #2
 8016d26:	440b      	add	r3, r1
 8016d28:	3324      	adds	r3, #36	@ 0x24
 8016d2a:	2201      	movs	r2, #1
 8016d2c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8016d2e:	4b55      	ldr	r3, [pc, #340]	@ (8016e84 <USBD_CDC_Init+0x1e8>)
 8016d30:	7819      	ldrb	r1, [r3, #0]
 8016d32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016d36:	2202      	movs	r2, #2
 8016d38:	6878      	ldr	r0, [r7, #4]
 8016d3a:	f002 fb94 	bl	8019466 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8016d3e:	4b51      	ldr	r3, [pc, #324]	@ (8016e84 <USBD_CDC_Init+0x1e8>)
 8016d40:	781b      	ldrb	r3, [r3, #0]
 8016d42:	f003 020f 	and.w	r2, r3, #15
 8016d46:	6879      	ldr	r1, [r7, #4]
 8016d48:	4613      	mov	r3, r2
 8016d4a:	009b      	lsls	r3, r3, #2
 8016d4c:	4413      	add	r3, r2
 8016d4e:	009b      	lsls	r3, r3, #2
 8016d50:	440b      	add	r3, r1
 8016d52:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016d56:	2201      	movs	r2, #1
 8016d58:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8016d5a:	4b4b      	ldr	r3, [pc, #300]	@ (8016e88 <USBD_CDC_Init+0x1ec>)
 8016d5c:	781b      	ldrb	r3, [r3, #0]
 8016d5e:	f003 020f 	and.w	r2, r3, #15
 8016d62:	6879      	ldr	r1, [r7, #4]
 8016d64:	4613      	mov	r3, r2
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	4413      	add	r3, r2
 8016d6a:	009b      	lsls	r3, r3, #2
 8016d6c:	440b      	add	r3, r1
 8016d6e:	3326      	adds	r3, #38	@ 0x26
 8016d70:	2210      	movs	r2, #16
 8016d72:	801a      	strh	r2, [r3, #0]
 8016d74:	e035      	b.n	8016de2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8016d76:	4b42      	ldr	r3, [pc, #264]	@ (8016e80 <USBD_CDC_Init+0x1e4>)
 8016d78:	7819      	ldrb	r1, [r3, #0]
 8016d7a:	2340      	movs	r3, #64	@ 0x40
 8016d7c:	2202      	movs	r2, #2
 8016d7e:	6878      	ldr	r0, [r7, #4]
 8016d80:	f002 fb71 	bl	8019466 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8016d84:	4b3e      	ldr	r3, [pc, #248]	@ (8016e80 <USBD_CDC_Init+0x1e4>)
 8016d86:	781b      	ldrb	r3, [r3, #0]
 8016d88:	f003 020f 	and.w	r2, r3, #15
 8016d8c:	6879      	ldr	r1, [r7, #4]
 8016d8e:	4613      	mov	r3, r2
 8016d90:	009b      	lsls	r3, r3, #2
 8016d92:	4413      	add	r3, r2
 8016d94:	009b      	lsls	r3, r3, #2
 8016d96:	440b      	add	r3, r1
 8016d98:	3324      	adds	r3, #36	@ 0x24
 8016d9a:	2201      	movs	r2, #1
 8016d9c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8016d9e:	4b39      	ldr	r3, [pc, #228]	@ (8016e84 <USBD_CDC_Init+0x1e8>)
 8016da0:	7819      	ldrb	r1, [r3, #0]
 8016da2:	2340      	movs	r3, #64	@ 0x40
 8016da4:	2202      	movs	r2, #2
 8016da6:	6878      	ldr	r0, [r7, #4]
 8016da8:	f002 fb5d 	bl	8019466 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8016dac:	4b35      	ldr	r3, [pc, #212]	@ (8016e84 <USBD_CDC_Init+0x1e8>)
 8016dae:	781b      	ldrb	r3, [r3, #0]
 8016db0:	f003 020f 	and.w	r2, r3, #15
 8016db4:	6879      	ldr	r1, [r7, #4]
 8016db6:	4613      	mov	r3, r2
 8016db8:	009b      	lsls	r3, r3, #2
 8016dba:	4413      	add	r3, r2
 8016dbc:	009b      	lsls	r3, r3, #2
 8016dbe:	440b      	add	r3, r1
 8016dc0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016dc4:	2201      	movs	r2, #1
 8016dc6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8016dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8016e88 <USBD_CDC_Init+0x1ec>)
 8016dca:	781b      	ldrb	r3, [r3, #0]
 8016dcc:	f003 020f 	and.w	r2, r3, #15
 8016dd0:	6879      	ldr	r1, [r7, #4]
 8016dd2:	4613      	mov	r3, r2
 8016dd4:	009b      	lsls	r3, r3, #2
 8016dd6:	4413      	add	r3, r2
 8016dd8:	009b      	lsls	r3, r3, #2
 8016dda:	440b      	add	r3, r1
 8016ddc:	3326      	adds	r3, #38	@ 0x26
 8016dde:	2210      	movs	r2, #16
 8016de0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8016de2:	4b29      	ldr	r3, [pc, #164]	@ (8016e88 <USBD_CDC_Init+0x1ec>)
 8016de4:	7819      	ldrb	r1, [r3, #0]
 8016de6:	2308      	movs	r3, #8
 8016de8:	2203      	movs	r2, #3
 8016dea:	6878      	ldr	r0, [r7, #4]
 8016dec:	f002 fb3b 	bl	8019466 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8016df0:	4b25      	ldr	r3, [pc, #148]	@ (8016e88 <USBD_CDC_Init+0x1ec>)
 8016df2:	781b      	ldrb	r3, [r3, #0]
 8016df4:	f003 020f 	and.w	r2, r3, #15
 8016df8:	6879      	ldr	r1, [r7, #4]
 8016dfa:	4613      	mov	r3, r2
 8016dfc:	009b      	lsls	r3, r3, #2
 8016dfe:	4413      	add	r3, r2
 8016e00:	009b      	lsls	r3, r3, #2
 8016e02:	440b      	add	r3, r1
 8016e04:	3324      	adds	r3, #36	@ 0x24
 8016e06:	2201      	movs	r2, #1
 8016e08:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	2200      	movs	r2, #0
 8016e0e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8016e12:	687b      	ldr	r3, [r7, #4]
 8016e14:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016e18:	687a      	ldr	r2, [r7, #4]
 8016e1a:	33b0      	adds	r3, #176	@ 0xb0
 8016e1c:	009b      	lsls	r3, r3, #2
 8016e1e:	4413      	add	r3, r2
 8016e20:	685b      	ldr	r3, [r3, #4]
 8016e22:	681b      	ldr	r3, [r3, #0]
 8016e24:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	2200      	movs	r2, #0
 8016e2a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8016e2e:	68fb      	ldr	r3, [r7, #12]
 8016e30:	2200      	movs	r2, #0
 8016e32:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	d101      	bne.n	8016e44 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8016e40:	2302      	movs	r3, #2
 8016e42:	e018      	b.n	8016e76 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	7c1b      	ldrb	r3, [r3, #16]
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d10a      	bne.n	8016e62 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8016e84 <USBD_CDC_Init+0x1e8>)
 8016e4e:	7819      	ldrb	r1, [r3, #0]
 8016e50:	68fb      	ldr	r3, [r7, #12]
 8016e52:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016e56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016e5a:	6878      	ldr	r0, [r7, #4]
 8016e5c:	f002 fbf2 	bl	8019644 <USBD_LL_PrepareReceive>
 8016e60:	e008      	b.n	8016e74 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016e62:	4b08      	ldr	r3, [pc, #32]	@ (8016e84 <USBD_CDC_Init+0x1e8>)
 8016e64:	7819      	ldrb	r1, [r3, #0]
 8016e66:	68fb      	ldr	r3, [r7, #12]
 8016e68:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016e6c:	2340      	movs	r3, #64	@ 0x40
 8016e6e:	6878      	ldr	r0, [r7, #4]
 8016e70:	f002 fbe8 	bl	8019644 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016e74:	2300      	movs	r3, #0
}
 8016e76:	4618      	mov	r0, r3
 8016e78:	3710      	adds	r7, #16
 8016e7a:	46bd      	mov	sp, r7
 8016e7c:	bd80      	pop	{r7, pc}
 8016e7e:	bf00      	nop
 8016e80:	240000cf 	.word	0x240000cf
 8016e84:	240000d0 	.word	0x240000d0
 8016e88:	240000d1 	.word	0x240000d1

08016e8c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016e8c:	b580      	push	{r7, lr}
 8016e8e:	b082      	sub	sp, #8
 8016e90:	af00      	add	r7, sp, #0
 8016e92:	6078      	str	r0, [r7, #4]
 8016e94:	460b      	mov	r3, r1
 8016e96:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8016e98:	4b3a      	ldr	r3, [pc, #232]	@ (8016f84 <USBD_CDC_DeInit+0xf8>)
 8016e9a:	781b      	ldrb	r3, [r3, #0]
 8016e9c:	4619      	mov	r1, r3
 8016e9e:	6878      	ldr	r0, [r7, #4]
 8016ea0:	f002 fb07 	bl	80194b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8016ea4:	4b37      	ldr	r3, [pc, #220]	@ (8016f84 <USBD_CDC_DeInit+0xf8>)
 8016ea6:	781b      	ldrb	r3, [r3, #0]
 8016ea8:	f003 020f 	and.w	r2, r3, #15
 8016eac:	6879      	ldr	r1, [r7, #4]
 8016eae:	4613      	mov	r3, r2
 8016eb0:	009b      	lsls	r3, r3, #2
 8016eb2:	4413      	add	r3, r2
 8016eb4:	009b      	lsls	r3, r3, #2
 8016eb6:	440b      	add	r3, r1
 8016eb8:	3324      	adds	r3, #36	@ 0x24
 8016eba:	2200      	movs	r2, #0
 8016ebc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8016ebe:	4b32      	ldr	r3, [pc, #200]	@ (8016f88 <USBD_CDC_DeInit+0xfc>)
 8016ec0:	781b      	ldrb	r3, [r3, #0]
 8016ec2:	4619      	mov	r1, r3
 8016ec4:	6878      	ldr	r0, [r7, #4]
 8016ec6:	f002 faf4 	bl	80194b2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8016eca:	4b2f      	ldr	r3, [pc, #188]	@ (8016f88 <USBD_CDC_DeInit+0xfc>)
 8016ecc:	781b      	ldrb	r3, [r3, #0]
 8016ece:	f003 020f 	and.w	r2, r3, #15
 8016ed2:	6879      	ldr	r1, [r7, #4]
 8016ed4:	4613      	mov	r3, r2
 8016ed6:	009b      	lsls	r3, r3, #2
 8016ed8:	4413      	add	r3, r2
 8016eda:	009b      	lsls	r3, r3, #2
 8016edc:	440b      	add	r3, r1
 8016ede:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016ee2:	2200      	movs	r2, #0
 8016ee4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8016ee6:	4b29      	ldr	r3, [pc, #164]	@ (8016f8c <USBD_CDC_DeInit+0x100>)
 8016ee8:	781b      	ldrb	r3, [r3, #0]
 8016eea:	4619      	mov	r1, r3
 8016eec:	6878      	ldr	r0, [r7, #4]
 8016eee:	f002 fae0 	bl	80194b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8016ef2:	4b26      	ldr	r3, [pc, #152]	@ (8016f8c <USBD_CDC_DeInit+0x100>)
 8016ef4:	781b      	ldrb	r3, [r3, #0]
 8016ef6:	f003 020f 	and.w	r2, r3, #15
 8016efa:	6879      	ldr	r1, [r7, #4]
 8016efc:	4613      	mov	r3, r2
 8016efe:	009b      	lsls	r3, r3, #2
 8016f00:	4413      	add	r3, r2
 8016f02:	009b      	lsls	r3, r3, #2
 8016f04:	440b      	add	r3, r1
 8016f06:	3324      	adds	r3, #36	@ 0x24
 8016f08:	2200      	movs	r2, #0
 8016f0a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8016f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8016f8c <USBD_CDC_DeInit+0x100>)
 8016f0e:	781b      	ldrb	r3, [r3, #0]
 8016f10:	f003 020f 	and.w	r2, r3, #15
 8016f14:	6879      	ldr	r1, [r7, #4]
 8016f16:	4613      	mov	r3, r2
 8016f18:	009b      	lsls	r3, r3, #2
 8016f1a:	4413      	add	r3, r2
 8016f1c:	009b      	lsls	r3, r3, #2
 8016f1e:	440b      	add	r3, r1
 8016f20:	3326      	adds	r3, #38	@ 0x26
 8016f22:	2200      	movs	r2, #0
 8016f24:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8016f26:	687b      	ldr	r3, [r7, #4]
 8016f28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	32b0      	adds	r2, #176	@ 0xb0
 8016f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d01f      	beq.n	8016f78 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016f38:	687b      	ldr	r3, [r7, #4]
 8016f3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016f3e:	687a      	ldr	r2, [r7, #4]
 8016f40:	33b0      	adds	r3, #176	@ 0xb0
 8016f42:	009b      	lsls	r3, r3, #2
 8016f44:	4413      	add	r3, r2
 8016f46:	685b      	ldr	r3, [r3, #4]
 8016f48:	685b      	ldr	r3, [r3, #4]
 8016f4a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	32b0      	adds	r2, #176	@ 0xb0
 8016f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f5a:	4618      	mov	r0, r3
 8016f5c:	f002 fbb4 	bl	80196c8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	32b0      	adds	r2, #176	@ 0xb0
 8016f6a:	2100      	movs	r1, #0
 8016f6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	2200      	movs	r2, #0
 8016f74:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016f78:	2300      	movs	r3, #0
}
 8016f7a:	4618      	mov	r0, r3
 8016f7c:	3708      	adds	r7, #8
 8016f7e:	46bd      	mov	sp, r7
 8016f80:	bd80      	pop	{r7, pc}
 8016f82:	bf00      	nop
 8016f84:	240000cf 	.word	0x240000cf
 8016f88:	240000d0 	.word	0x240000d0
 8016f8c:	240000d1 	.word	0x240000d1

08016f90 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8016f90:	b580      	push	{r7, lr}
 8016f92:	b086      	sub	sp, #24
 8016f94:	af00      	add	r7, sp, #0
 8016f96:	6078      	str	r0, [r7, #4]
 8016f98:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016f9a:	687b      	ldr	r3, [r7, #4]
 8016f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	32b0      	adds	r2, #176	@ 0xb0
 8016fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016fa8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8016faa:	2300      	movs	r3, #0
 8016fac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8016fae:	2300      	movs	r3, #0
 8016fb0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8016fb2:	2300      	movs	r3, #0
 8016fb4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8016fb6:	693b      	ldr	r3, [r7, #16]
 8016fb8:	2b00      	cmp	r3, #0
 8016fba:	d101      	bne.n	8016fc0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8016fbc:	2303      	movs	r3, #3
 8016fbe:	e0bf      	b.n	8017140 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016fc0:	683b      	ldr	r3, [r7, #0]
 8016fc2:	781b      	ldrb	r3, [r3, #0]
 8016fc4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	d050      	beq.n	801706e <USBD_CDC_Setup+0xde>
 8016fcc:	2b20      	cmp	r3, #32
 8016fce:	f040 80af 	bne.w	8017130 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8016fd2:	683b      	ldr	r3, [r7, #0]
 8016fd4:	88db      	ldrh	r3, [r3, #6]
 8016fd6:	2b00      	cmp	r3, #0
 8016fd8:	d03a      	beq.n	8017050 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8016fda:	683b      	ldr	r3, [r7, #0]
 8016fdc:	781b      	ldrb	r3, [r3, #0]
 8016fde:	b25b      	sxtb	r3, r3
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	da1b      	bge.n	801701c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016fe4:	687b      	ldr	r3, [r7, #4]
 8016fe6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016fea:	687a      	ldr	r2, [r7, #4]
 8016fec:	33b0      	adds	r3, #176	@ 0xb0
 8016fee:	009b      	lsls	r3, r3, #2
 8016ff0:	4413      	add	r3, r2
 8016ff2:	685b      	ldr	r3, [r3, #4]
 8016ff4:	689b      	ldr	r3, [r3, #8]
 8016ff6:	683a      	ldr	r2, [r7, #0]
 8016ff8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8016ffa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016ffc:	683a      	ldr	r2, [r7, #0]
 8016ffe:	88d2      	ldrh	r2, [r2, #6]
 8017000:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8017002:	683b      	ldr	r3, [r7, #0]
 8017004:	88db      	ldrh	r3, [r3, #6]
 8017006:	2b07      	cmp	r3, #7
 8017008:	bf28      	it	cs
 801700a:	2307      	movcs	r3, #7
 801700c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801700e:	693b      	ldr	r3, [r7, #16]
 8017010:	89fa      	ldrh	r2, [r7, #14]
 8017012:	4619      	mov	r1, r3
 8017014:	6878      	ldr	r0, [r7, #4]
 8017016:	f001 fdbd 	bl	8018b94 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801701a:	e090      	b.n	801713e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801701c:	683b      	ldr	r3, [r7, #0]
 801701e:	785a      	ldrb	r2, [r3, #1]
 8017020:	693b      	ldr	r3, [r7, #16]
 8017022:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8017026:	683b      	ldr	r3, [r7, #0]
 8017028:	88db      	ldrh	r3, [r3, #6]
 801702a:	2b3f      	cmp	r3, #63	@ 0x3f
 801702c:	d803      	bhi.n	8017036 <USBD_CDC_Setup+0xa6>
 801702e:	683b      	ldr	r3, [r7, #0]
 8017030:	88db      	ldrh	r3, [r3, #6]
 8017032:	b2da      	uxtb	r2, r3
 8017034:	e000      	b.n	8017038 <USBD_CDC_Setup+0xa8>
 8017036:	2240      	movs	r2, #64	@ 0x40
 8017038:	693b      	ldr	r3, [r7, #16]
 801703a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801703e:	6939      	ldr	r1, [r7, #16]
 8017040:	693b      	ldr	r3, [r7, #16]
 8017042:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8017046:	461a      	mov	r2, r3
 8017048:	6878      	ldr	r0, [r7, #4]
 801704a:	f001 fdcf 	bl	8018bec <USBD_CtlPrepareRx>
      break;
 801704e:	e076      	b.n	801713e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8017056:	687a      	ldr	r2, [r7, #4]
 8017058:	33b0      	adds	r3, #176	@ 0xb0
 801705a:	009b      	lsls	r3, r3, #2
 801705c:	4413      	add	r3, r2
 801705e:	685b      	ldr	r3, [r3, #4]
 8017060:	689b      	ldr	r3, [r3, #8]
 8017062:	683a      	ldr	r2, [r7, #0]
 8017064:	7850      	ldrb	r0, [r2, #1]
 8017066:	2200      	movs	r2, #0
 8017068:	6839      	ldr	r1, [r7, #0]
 801706a:	4798      	blx	r3
      break;
 801706c:	e067      	b.n	801713e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801706e:	683b      	ldr	r3, [r7, #0]
 8017070:	785b      	ldrb	r3, [r3, #1]
 8017072:	2b0b      	cmp	r3, #11
 8017074:	d851      	bhi.n	801711a <USBD_CDC_Setup+0x18a>
 8017076:	a201      	add	r2, pc, #4	@ (adr r2, 801707c <USBD_CDC_Setup+0xec>)
 8017078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801707c:	080170ad 	.word	0x080170ad
 8017080:	08017129 	.word	0x08017129
 8017084:	0801711b 	.word	0x0801711b
 8017088:	0801711b 	.word	0x0801711b
 801708c:	0801711b 	.word	0x0801711b
 8017090:	0801711b 	.word	0x0801711b
 8017094:	0801711b 	.word	0x0801711b
 8017098:	0801711b 	.word	0x0801711b
 801709c:	0801711b 	.word	0x0801711b
 80170a0:	0801711b 	.word	0x0801711b
 80170a4:	080170d7 	.word	0x080170d7
 80170a8:	08017101 	.word	0x08017101
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80170ac:	687b      	ldr	r3, [r7, #4]
 80170ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80170b2:	b2db      	uxtb	r3, r3
 80170b4:	2b03      	cmp	r3, #3
 80170b6:	d107      	bne.n	80170c8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80170b8:	f107 030a 	add.w	r3, r7, #10
 80170bc:	2202      	movs	r2, #2
 80170be:	4619      	mov	r1, r3
 80170c0:	6878      	ldr	r0, [r7, #4]
 80170c2:	f001 fd67 	bl	8018b94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80170c6:	e032      	b.n	801712e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80170c8:	6839      	ldr	r1, [r7, #0]
 80170ca:	6878      	ldr	r0, [r7, #4]
 80170cc:	f001 fce5 	bl	8018a9a <USBD_CtlError>
            ret = USBD_FAIL;
 80170d0:	2303      	movs	r3, #3
 80170d2:	75fb      	strb	r3, [r7, #23]
          break;
 80170d4:	e02b      	b.n	801712e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80170dc:	b2db      	uxtb	r3, r3
 80170de:	2b03      	cmp	r3, #3
 80170e0:	d107      	bne.n	80170f2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80170e2:	f107 030d 	add.w	r3, r7, #13
 80170e6:	2201      	movs	r2, #1
 80170e8:	4619      	mov	r1, r3
 80170ea:	6878      	ldr	r0, [r7, #4]
 80170ec:	f001 fd52 	bl	8018b94 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80170f0:	e01d      	b.n	801712e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80170f2:	6839      	ldr	r1, [r7, #0]
 80170f4:	6878      	ldr	r0, [r7, #4]
 80170f6:	f001 fcd0 	bl	8018a9a <USBD_CtlError>
            ret = USBD_FAIL;
 80170fa:	2303      	movs	r3, #3
 80170fc:	75fb      	strb	r3, [r7, #23]
          break;
 80170fe:	e016      	b.n	801712e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8017100:	687b      	ldr	r3, [r7, #4]
 8017102:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017106:	b2db      	uxtb	r3, r3
 8017108:	2b03      	cmp	r3, #3
 801710a:	d00f      	beq.n	801712c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801710c:	6839      	ldr	r1, [r7, #0]
 801710e:	6878      	ldr	r0, [r7, #4]
 8017110:	f001 fcc3 	bl	8018a9a <USBD_CtlError>
            ret = USBD_FAIL;
 8017114:	2303      	movs	r3, #3
 8017116:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8017118:	e008      	b.n	801712c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801711a:	6839      	ldr	r1, [r7, #0]
 801711c:	6878      	ldr	r0, [r7, #4]
 801711e:	f001 fcbc 	bl	8018a9a <USBD_CtlError>
          ret = USBD_FAIL;
 8017122:	2303      	movs	r3, #3
 8017124:	75fb      	strb	r3, [r7, #23]
          break;
 8017126:	e002      	b.n	801712e <USBD_CDC_Setup+0x19e>
          break;
 8017128:	bf00      	nop
 801712a:	e008      	b.n	801713e <USBD_CDC_Setup+0x1ae>
          break;
 801712c:	bf00      	nop
      }
      break;
 801712e:	e006      	b.n	801713e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8017130:	6839      	ldr	r1, [r7, #0]
 8017132:	6878      	ldr	r0, [r7, #4]
 8017134:	f001 fcb1 	bl	8018a9a <USBD_CtlError>
      ret = USBD_FAIL;
 8017138:	2303      	movs	r3, #3
 801713a:	75fb      	strb	r3, [r7, #23]
      break;
 801713c:	bf00      	nop
  }

  return (uint8_t)ret;
 801713e:	7dfb      	ldrb	r3, [r7, #23]
}
 8017140:	4618      	mov	r0, r3
 8017142:	3718      	adds	r7, #24
 8017144:	46bd      	mov	sp, r7
 8017146:	bd80      	pop	{r7, pc}

08017148 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b084      	sub	sp, #16
 801714c:	af00      	add	r7, sp, #0
 801714e:	6078      	str	r0, [r7, #4]
 8017150:	460b      	mov	r3, r1
 8017152:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801715a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	32b0      	adds	r2, #176	@ 0xb0
 8017166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801716a:	2b00      	cmp	r3, #0
 801716c:	d101      	bne.n	8017172 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801716e:	2303      	movs	r3, #3
 8017170:	e065      	b.n	801723e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	32b0      	adds	r2, #176	@ 0xb0
 801717c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017180:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8017182:	78fb      	ldrb	r3, [r7, #3]
 8017184:	f003 020f 	and.w	r2, r3, #15
 8017188:	6879      	ldr	r1, [r7, #4]
 801718a:	4613      	mov	r3, r2
 801718c:	009b      	lsls	r3, r3, #2
 801718e:	4413      	add	r3, r2
 8017190:	009b      	lsls	r3, r3, #2
 8017192:	440b      	add	r3, r1
 8017194:	3318      	adds	r3, #24
 8017196:	681b      	ldr	r3, [r3, #0]
 8017198:	2b00      	cmp	r3, #0
 801719a:	d02f      	beq.n	80171fc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801719c:	78fb      	ldrb	r3, [r7, #3]
 801719e:	f003 020f 	and.w	r2, r3, #15
 80171a2:	6879      	ldr	r1, [r7, #4]
 80171a4:	4613      	mov	r3, r2
 80171a6:	009b      	lsls	r3, r3, #2
 80171a8:	4413      	add	r3, r2
 80171aa:	009b      	lsls	r3, r3, #2
 80171ac:	440b      	add	r3, r1
 80171ae:	3318      	adds	r3, #24
 80171b0:	681a      	ldr	r2, [r3, #0]
 80171b2:	78fb      	ldrb	r3, [r7, #3]
 80171b4:	f003 010f 	and.w	r1, r3, #15
 80171b8:	68f8      	ldr	r0, [r7, #12]
 80171ba:	460b      	mov	r3, r1
 80171bc:	00db      	lsls	r3, r3, #3
 80171be:	440b      	add	r3, r1
 80171c0:	009b      	lsls	r3, r3, #2
 80171c2:	4403      	add	r3, r0
 80171c4:	331c      	adds	r3, #28
 80171c6:	681b      	ldr	r3, [r3, #0]
 80171c8:	fbb2 f1f3 	udiv	r1, r2, r3
 80171cc:	fb01 f303 	mul.w	r3, r1, r3
 80171d0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d112      	bne.n	80171fc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80171d6:	78fb      	ldrb	r3, [r7, #3]
 80171d8:	f003 020f 	and.w	r2, r3, #15
 80171dc:	6879      	ldr	r1, [r7, #4]
 80171de:	4613      	mov	r3, r2
 80171e0:	009b      	lsls	r3, r3, #2
 80171e2:	4413      	add	r3, r2
 80171e4:	009b      	lsls	r3, r3, #2
 80171e6:	440b      	add	r3, r1
 80171e8:	3318      	adds	r3, #24
 80171ea:	2200      	movs	r2, #0
 80171ec:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80171ee:	78f9      	ldrb	r1, [r7, #3]
 80171f0:	2300      	movs	r3, #0
 80171f2:	2200      	movs	r2, #0
 80171f4:	6878      	ldr	r0, [r7, #4]
 80171f6:	f002 fa04 	bl	8019602 <USBD_LL_Transmit>
 80171fa:	e01f      	b.n	801723c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80171fc:	68bb      	ldr	r3, [r7, #8]
 80171fe:	2200      	movs	r2, #0
 8017200:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801720a:	687a      	ldr	r2, [r7, #4]
 801720c:	33b0      	adds	r3, #176	@ 0xb0
 801720e:	009b      	lsls	r3, r3, #2
 8017210:	4413      	add	r3, r2
 8017212:	685b      	ldr	r3, [r3, #4]
 8017214:	691b      	ldr	r3, [r3, #16]
 8017216:	2b00      	cmp	r3, #0
 8017218:	d010      	beq.n	801723c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8017220:	687a      	ldr	r2, [r7, #4]
 8017222:	33b0      	adds	r3, #176	@ 0xb0
 8017224:	009b      	lsls	r3, r3, #2
 8017226:	4413      	add	r3, r2
 8017228:	685b      	ldr	r3, [r3, #4]
 801722a:	691b      	ldr	r3, [r3, #16]
 801722c:	68ba      	ldr	r2, [r7, #8]
 801722e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8017232:	68ba      	ldr	r2, [r7, #8]
 8017234:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8017238:	78fa      	ldrb	r2, [r7, #3]
 801723a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801723c:	2300      	movs	r3, #0
}
 801723e:	4618      	mov	r0, r3
 8017240:	3710      	adds	r7, #16
 8017242:	46bd      	mov	sp, r7
 8017244:	bd80      	pop	{r7, pc}

08017246 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8017246:	b580      	push	{r7, lr}
 8017248:	b084      	sub	sp, #16
 801724a:	af00      	add	r7, sp, #0
 801724c:	6078      	str	r0, [r7, #4]
 801724e:	460b      	mov	r3, r1
 8017250:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	32b0      	adds	r2, #176	@ 0xb0
 801725c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017260:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017268:	687b      	ldr	r3, [r7, #4]
 801726a:	32b0      	adds	r2, #176	@ 0xb0
 801726c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017270:	2b00      	cmp	r3, #0
 8017272:	d101      	bne.n	8017278 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8017274:	2303      	movs	r3, #3
 8017276:	e01a      	b.n	80172ae <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8017278:	78fb      	ldrb	r3, [r7, #3]
 801727a:	4619      	mov	r1, r3
 801727c:	6878      	ldr	r0, [r7, #4]
 801727e:	f002 fa02 	bl	8019686 <USBD_LL_GetRxDataSize>
 8017282:	4602      	mov	r2, r0
 8017284:	68fb      	ldr	r3, [r7, #12]
 8017286:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801728a:	687b      	ldr	r3, [r7, #4]
 801728c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8017290:	687a      	ldr	r2, [r7, #4]
 8017292:	33b0      	adds	r3, #176	@ 0xb0
 8017294:	009b      	lsls	r3, r3, #2
 8017296:	4413      	add	r3, r2
 8017298:	685b      	ldr	r3, [r3, #4]
 801729a:	68db      	ldr	r3, [r3, #12]
 801729c:	68fa      	ldr	r2, [r7, #12]
 801729e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80172a2:	68fa      	ldr	r2, [r7, #12]
 80172a4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80172a8:	4611      	mov	r1, r2
 80172aa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80172ac:	2300      	movs	r3, #0
}
 80172ae:	4618      	mov	r0, r3
 80172b0:	3710      	adds	r7, #16
 80172b2:	46bd      	mov	sp, r7
 80172b4:	bd80      	pop	{r7, pc}

080172b6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80172b6:	b580      	push	{r7, lr}
 80172b8:	b084      	sub	sp, #16
 80172ba:	af00      	add	r7, sp, #0
 80172bc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80172c4:	687b      	ldr	r3, [r7, #4]
 80172c6:	32b0      	adds	r2, #176	@ 0xb0
 80172c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172cc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80172ce:	68fb      	ldr	r3, [r7, #12]
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d101      	bne.n	80172d8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80172d4:	2303      	movs	r3, #3
 80172d6:	e024      	b.n	8017322 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80172de:	687a      	ldr	r2, [r7, #4]
 80172e0:	33b0      	adds	r3, #176	@ 0xb0
 80172e2:	009b      	lsls	r3, r3, #2
 80172e4:	4413      	add	r3, r2
 80172e6:	685b      	ldr	r3, [r3, #4]
 80172e8:	2b00      	cmp	r3, #0
 80172ea:	d019      	beq.n	8017320 <USBD_CDC_EP0_RxReady+0x6a>
 80172ec:	68fb      	ldr	r3, [r7, #12]
 80172ee:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80172f2:	2bff      	cmp	r3, #255	@ 0xff
 80172f4:	d014      	beq.n	8017320 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80172f6:	687b      	ldr	r3, [r7, #4]
 80172f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80172fc:	687a      	ldr	r2, [r7, #4]
 80172fe:	33b0      	adds	r3, #176	@ 0xb0
 8017300:	009b      	lsls	r3, r3, #2
 8017302:	4413      	add	r3, r2
 8017304:	685b      	ldr	r3, [r3, #4]
 8017306:	689b      	ldr	r3, [r3, #8]
 8017308:	68fa      	ldr	r2, [r7, #12]
 801730a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801730e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8017310:	68fa      	ldr	r2, [r7, #12]
 8017312:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8017316:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8017318:	68fb      	ldr	r3, [r7, #12]
 801731a:	22ff      	movs	r2, #255	@ 0xff
 801731c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8017320:	2300      	movs	r3, #0
}
 8017322:	4618      	mov	r0, r3
 8017324:	3710      	adds	r7, #16
 8017326:	46bd      	mov	sp, r7
 8017328:	bd80      	pop	{r7, pc}
	...

0801732c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801732c:	b580      	push	{r7, lr}
 801732e:	b086      	sub	sp, #24
 8017330:	af00      	add	r7, sp, #0
 8017332:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8017334:	2182      	movs	r1, #130	@ 0x82
 8017336:	4818      	ldr	r0, [pc, #96]	@ (8017398 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8017338:	f000 fd4f 	bl	8017dda <USBD_GetEpDesc>
 801733c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801733e:	2101      	movs	r1, #1
 8017340:	4815      	ldr	r0, [pc, #84]	@ (8017398 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8017342:	f000 fd4a 	bl	8017dda <USBD_GetEpDesc>
 8017346:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8017348:	2181      	movs	r1, #129	@ 0x81
 801734a:	4813      	ldr	r0, [pc, #76]	@ (8017398 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801734c:	f000 fd45 	bl	8017dda <USBD_GetEpDesc>
 8017350:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8017352:	697b      	ldr	r3, [r7, #20]
 8017354:	2b00      	cmp	r3, #0
 8017356:	d002      	beq.n	801735e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8017358:	697b      	ldr	r3, [r7, #20]
 801735a:	2210      	movs	r2, #16
 801735c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801735e:	693b      	ldr	r3, [r7, #16]
 8017360:	2b00      	cmp	r3, #0
 8017362:	d006      	beq.n	8017372 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8017364:	693b      	ldr	r3, [r7, #16]
 8017366:	2200      	movs	r2, #0
 8017368:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801736c:	711a      	strb	r2, [r3, #4]
 801736e:	2200      	movs	r2, #0
 8017370:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8017372:	68fb      	ldr	r3, [r7, #12]
 8017374:	2b00      	cmp	r3, #0
 8017376:	d006      	beq.n	8017386 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8017378:	68fb      	ldr	r3, [r7, #12]
 801737a:	2200      	movs	r2, #0
 801737c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8017380:	711a      	strb	r2, [r3, #4]
 8017382:	2200      	movs	r2, #0
 8017384:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8017386:	687b      	ldr	r3, [r7, #4]
 8017388:	2243      	movs	r2, #67	@ 0x43
 801738a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801738c:	4b02      	ldr	r3, [pc, #8]	@ (8017398 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801738e:	4618      	mov	r0, r3
 8017390:	3718      	adds	r7, #24
 8017392:	46bd      	mov	sp, r7
 8017394:	bd80      	pop	{r7, pc}
 8017396:	bf00      	nop
 8017398:	2400008c 	.word	0x2400008c

0801739c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801739c:	b580      	push	{r7, lr}
 801739e:	b086      	sub	sp, #24
 80173a0:	af00      	add	r7, sp, #0
 80173a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80173a4:	2182      	movs	r1, #130	@ 0x82
 80173a6:	4818      	ldr	r0, [pc, #96]	@ (8017408 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80173a8:	f000 fd17 	bl	8017dda <USBD_GetEpDesc>
 80173ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80173ae:	2101      	movs	r1, #1
 80173b0:	4815      	ldr	r0, [pc, #84]	@ (8017408 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80173b2:	f000 fd12 	bl	8017dda <USBD_GetEpDesc>
 80173b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80173b8:	2181      	movs	r1, #129	@ 0x81
 80173ba:	4813      	ldr	r0, [pc, #76]	@ (8017408 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80173bc:	f000 fd0d 	bl	8017dda <USBD_GetEpDesc>
 80173c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80173c2:	697b      	ldr	r3, [r7, #20]
 80173c4:	2b00      	cmp	r3, #0
 80173c6:	d002      	beq.n	80173ce <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80173c8:	697b      	ldr	r3, [r7, #20]
 80173ca:	2210      	movs	r2, #16
 80173cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80173ce:	693b      	ldr	r3, [r7, #16]
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d006      	beq.n	80173e2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80173d4:	693b      	ldr	r3, [r7, #16]
 80173d6:	2200      	movs	r2, #0
 80173d8:	711a      	strb	r2, [r3, #4]
 80173da:	2200      	movs	r2, #0
 80173dc:	f042 0202 	orr.w	r2, r2, #2
 80173e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80173e2:	68fb      	ldr	r3, [r7, #12]
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d006      	beq.n	80173f6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80173e8:	68fb      	ldr	r3, [r7, #12]
 80173ea:	2200      	movs	r2, #0
 80173ec:	711a      	strb	r2, [r3, #4]
 80173ee:	2200      	movs	r2, #0
 80173f0:	f042 0202 	orr.w	r2, r2, #2
 80173f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80173f6:	687b      	ldr	r3, [r7, #4]
 80173f8:	2243      	movs	r2, #67	@ 0x43
 80173fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80173fc:	4b02      	ldr	r3, [pc, #8]	@ (8017408 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80173fe:	4618      	mov	r0, r3
 8017400:	3718      	adds	r7, #24
 8017402:	46bd      	mov	sp, r7
 8017404:	bd80      	pop	{r7, pc}
 8017406:	bf00      	nop
 8017408:	2400008c 	.word	0x2400008c

0801740c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801740c:	b580      	push	{r7, lr}
 801740e:	b086      	sub	sp, #24
 8017410:	af00      	add	r7, sp, #0
 8017412:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8017414:	2182      	movs	r1, #130	@ 0x82
 8017416:	4818      	ldr	r0, [pc, #96]	@ (8017478 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8017418:	f000 fcdf 	bl	8017dda <USBD_GetEpDesc>
 801741c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801741e:	2101      	movs	r1, #1
 8017420:	4815      	ldr	r0, [pc, #84]	@ (8017478 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8017422:	f000 fcda 	bl	8017dda <USBD_GetEpDesc>
 8017426:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8017428:	2181      	movs	r1, #129	@ 0x81
 801742a:	4813      	ldr	r0, [pc, #76]	@ (8017478 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801742c:	f000 fcd5 	bl	8017dda <USBD_GetEpDesc>
 8017430:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8017432:	697b      	ldr	r3, [r7, #20]
 8017434:	2b00      	cmp	r3, #0
 8017436:	d002      	beq.n	801743e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8017438:	697b      	ldr	r3, [r7, #20]
 801743a:	2210      	movs	r2, #16
 801743c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801743e:	693b      	ldr	r3, [r7, #16]
 8017440:	2b00      	cmp	r3, #0
 8017442:	d006      	beq.n	8017452 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8017444:	693b      	ldr	r3, [r7, #16]
 8017446:	2200      	movs	r2, #0
 8017448:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801744c:	711a      	strb	r2, [r3, #4]
 801744e:	2200      	movs	r2, #0
 8017450:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	2b00      	cmp	r3, #0
 8017456:	d006      	beq.n	8017466 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8017458:	68fb      	ldr	r3, [r7, #12]
 801745a:	2200      	movs	r2, #0
 801745c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8017460:	711a      	strb	r2, [r3, #4]
 8017462:	2200      	movs	r2, #0
 8017464:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8017466:	687b      	ldr	r3, [r7, #4]
 8017468:	2243      	movs	r2, #67	@ 0x43
 801746a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801746c:	4b02      	ldr	r3, [pc, #8]	@ (8017478 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801746e:	4618      	mov	r0, r3
 8017470:	3718      	adds	r7, #24
 8017472:	46bd      	mov	sp, r7
 8017474:	bd80      	pop	{r7, pc}
 8017476:	bf00      	nop
 8017478:	2400008c 	.word	0x2400008c

0801747c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801747c:	b480      	push	{r7}
 801747e:	b083      	sub	sp, #12
 8017480:	af00      	add	r7, sp, #0
 8017482:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	220a      	movs	r2, #10
 8017488:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801748a:	4b03      	ldr	r3, [pc, #12]	@ (8017498 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801748c:	4618      	mov	r0, r3
 801748e:	370c      	adds	r7, #12
 8017490:	46bd      	mov	sp, r7
 8017492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017496:	4770      	bx	lr
 8017498:	24000048 	.word	0x24000048

0801749c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801749c:	b480      	push	{r7}
 801749e:	b083      	sub	sp, #12
 80174a0:	af00      	add	r7, sp, #0
 80174a2:	6078      	str	r0, [r7, #4]
 80174a4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80174a6:	683b      	ldr	r3, [r7, #0]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d101      	bne.n	80174b0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80174ac:	2303      	movs	r3, #3
 80174ae:	e009      	b.n	80174c4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80174b0:	687b      	ldr	r3, [r7, #4]
 80174b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80174b6:	687a      	ldr	r2, [r7, #4]
 80174b8:	33b0      	adds	r3, #176	@ 0xb0
 80174ba:	009b      	lsls	r3, r3, #2
 80174bc:	4413      	add	r3, r2
 80174be:	683a      	ldr	r2, [r7, #0]
 80174c0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80174c2:	2300      	movs	r3, #0
}
 80174c4:	4618      	mov	r0, r3
 80174c6:	370c      	adds	r7, #12
 80174c8:	46bd      	mov	sp, r7
 80174ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174ce:	4770      	bx	lr

080174d0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80174d0:	b480      	push	{r7}
 80174d2:	b087      	sub	sp, #28
 80174d4:	af00      	add	r7, sp, #0
 80174d6:	60f8      	str	r0, [r7, #12]
 80174d8:	60b9      	str	r1, [r7, #8]
 80174da:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80174e2:	68fb      	ldr	r3, [r7, #12]
 80174e4:	32b0      	adds	r2, #176	@ 0xb0
 80174e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80174ea:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80174ec:	697b      	ldr	r3, [r7, #20]
 80174ee:	2b00      	cmp	r3, #0
 80174f0:	d101      	bne.n	80174f6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80174f2:	2303      	movs	r3, #3
 80174f4:	e008      	b.n	8017508 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80174f6:	697b      	ldr	r3, [r7, #20]
 80174f8:	68ba      	ldr	r2, [r7, #8]
 80174fa:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80174fe:	697b      	ldr	r3, [r7, #20]
 8017500:	687a      	ldr	r2, [r7, #4]
 8017502:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8017506:	2300      	movs	r3, #0
}
 8017508:	4618      	mov	r0, r3
 801750a:	371c      	adds	r7, #28
 801750c:	46bd      	mov	sp, r7
 801750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017512:	4770      	bx	lr

08017514 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8017514:	b480      	push	{r7}
 8017516:	b085      	sub	sp, #20
 8017518:	af00      	add	r7, sp, #0
 801751a:	6078      	str	r0, [r7, #4]
 801751c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801751e:	687b      	ldr	r3, [r7, #4]
 8017520:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	32b0      	adds	r2, #176	@ 0xb0
 8017528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801752c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801752e:	68fb      	ldr	r3, [r7, #12]
 8017530:	2b00      	cmp	r3, #0
 8017532:	d101      	bne.n	8017538 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8017534:	2303      	movs	r3, #3
 8017536:	e004      	b.n	8017542 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8017538:	68fb      	ldr	r3, [r7, #12]
 801753a:	683a      	ldr	r2, [r7, #0]
 801753c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8017540:	2300      	movs	r3, #0
}
 8017542:	4618      	mov	r0, r3
 8017544:	3714      	adds	r7, #20
 8017546:	46bd      	mov	sp, r7
 8017548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801754c:	4770      	bx	lr
	...

08017550 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8017550:	b580      	push	{r7, lr}
 8017552:	b084      	sub	sp, #16
 8017554:	af00      	add	r7, sp, #0
 8017556:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801755e:	687b      	ldr	r3, [r7, #4]
 8017560:	32b0      	adds	r2, #176	@ 0xb0
 8017562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017566:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8017568:	2301      	movs	r3, #1
 801756a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801756c:	68bb      	ldr	r3, [r7, #8]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d101      	bne.n	8017576 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8017572:	2303      	movs	r3, #3
 8017574:	e025      	b.n	80175c2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8017576:	68bb      	ldr	r3, [r7, #8]
 8017578:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801757c:	2b00      	cmp	r3, #0
 801757e:	d11f      	bne.n	80175c0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8017580:	68bb      	ldr	r3, [r7, #8]
 8017582:	2201      	movs	r2, #1
 8017584:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8017588:	4b10      	ldr	r3, [pc, #64]	@ (80175cc <USBD_CDC_TransmitPacket+0x7c>)
 801758a:	781b      	ldrb	r3, [r3, #0]
 801758c:	f003 020f 	and.w	r2, r3, #15
 8017590:	68bb      	ldr	r3, [r7, #8]
 8017592:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8017596:	6878      	ldr	r0, [r7, #4]
 8017598:	4613      	mov	r3, r2
 801759a:	009b      	lsls	r3, r3, #2
 801759c:	4413      	add	r3, r2
 801759e:	009b      	lsls	r3, r3, #2
 80175a0:	4403      	add	r3, r0
 80175a2:	3318      	adds	r3, #24
 80175a4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80175a6:	4b09      	ldr	r3, [pc, #36]	@ (80175cc <USBD_CDC_TransmitPacket+0x7c>)
 80175a8:	7819      	ldrb	r1, [r3, #0]
 80175aa:	68bb      	ldr	r3, [r7, #8]
 80175ac:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80175b0:	68bb      	ldr	r3, [r7, #8]
 80175b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80175b6:	6878      	ldr	r0, [r7, #4]
 80175b8:	f002 f823 	bl	8019602 <USBD_LL_Transmit>

    ret = USBD_OK;
 80175bc:	2300      	movs	r3, #0
 80175be:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80175c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80175c2:	4618      	mov	r0, r3
 80175c4:	3710      	adds	r7, #16
 80175c6:	46bd      	mov	sp, r7
 80175c8:	bd80      	pop	{r7, pc}
 80175ca:	bf00      	nop
 80175cc:	240000cf 	.word	0x240000cf

080175d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80175d0:	b580      	push	{r7, lr}
 80175d2:	b084      	sub	sp, #16
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	32b0      	adds	r2, #176	@ 0xb0
 80175e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80175e6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	32b0      	adds	r2, #176	@ 0xb0
 80175f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d101      	bne.n	80175fe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80175fa:	2303      	movs	r3, #3
 80175fc:	e018      	b.n	8017630 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80175fe:	687b      	ldr	r3, [r7, #4]
 8017600:	7c1b      	ldrb	r3, [r3, #16]
 8017602:	2b00      	cmp	r3, #0
 8017604:	d10a      	bne.n	801761c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8017606:	4b0c      	ldr	r3, [pc, #48]	@ (8017638 <USBD_CDC_ReceivePacket+0x68>)
 8017608:	7819      	ldrb	r1, [r3, #0]
 801760a:	68fb      	ldr	r3, [r7, #12]
 801760c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8017610:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8017614:	6878      	ldr	r0, [r7, #4]
 8017616:	f002 f815 	bl	8019644 <USBD_LL_PrepareReceive>
 801761a:	e008      	b.n	801762e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801761c:	4b06      	ldr	r3, [pc, #24]	@ (8017638 <USBD_CDC_ReceivePacket+0x68>)
 801761e:	7819      	ldrb	r1, [r3, #0]
 8017620:	68fb      	ldr	r3, [r7, #12]
 8017622:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8017626:	2340      	movs	r3, #64	@ 0x40
 8017628:	6878      	ldr	r0, [r7, #4]
 801762a:	f002 f80b 	bl	8019644 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801762e:	2300      	movs	r3, #0
}
 8017630:	4618      	mov	r0, r3
 8017632:	3710      	adds	r7, #16
 8017634:	46bd      	mov	sp, r7
 8017636:	bd80      	pop	{r7, pc}
 8017638:	240000d0 	.word	0x240000d0

0801763c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801763c:	b580      	push	{r7, lr}
 801763e:	b086      	sub	sp, #24
 8017640:	af00      	add	r7, sp, #0
 8017642:	60f8      	str	r0, [r7, #12]
 8017644:	60b9      	str	r1, [r7, #8]
 8017646:	4613      	mov	r3, r2
 8017648:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	2b00      	cmp	r3, #0
 801764e:	d101      	bne.n	8017654 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8017650:	2303      	movs	r3, #3
 8017652:	e01f      	b.n	8017694 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8017654:	68fb      	ldr	r3, [r7, #12]
 8017656:	2200      	movs	r2, #0
 8017658:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	2200      	movs	r2, #0
 8017660:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8017664:	68fb      	ldr	r3, [r7, #12]
 8017666:	2200      	movs	r2, #0
 8017668:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801766c:	68bb      	ldr	r3, [r7, #8]
 801766e:	2b00      	cmp	r3, #0
 8017670:	d003      	beq.n	801767a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	68ba      	ldr	r2, [r7, #8]
 8017676:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801767a:	68fb      	ldr	r3, [r7, #12]
 801767c:	2201      	movs	r2, #1
 801767e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8017682:	68fb      	ldr	r3, [r7, #12]
 8017684:	79fa      	ldrb	r2, [r7, #7]
 8017686:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8017688:	68f8      	ldr	r0, [r7, #12]
 801768a:	f001 fe81 	bl	8019390 <USBD_LL_Init>
 801768e:	4603      	mov	r3, r0
 8017690:	75fb      	strb	r3, [r7, #23]

  return ret;
 8017692:	7dfb      	ldrb	r3, [r7, #23]
}
 8017694:	4618      	mov	r0, r3
 8017696:	3718      	adds	r7, #24
 8017698:	46bd      	mov	sp, r7
 801769a:	bd80      	pop	{r7, pc}

0801769c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801769c:	b580      	push	{r7, lr}
 801769e:	b084      	sub	sp, #16
 80176a0:	af00      	add	r7, sp, #0
 80176a2:	6078      	str	r0, [r7, #4]
 80176a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80176a6:	2300      	movs	r3, #0
 80176a8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80176aa:	683b      	ldr	r3, [r7, #0]
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	d101      	bne.n	80176b4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80176b0:	2303      	movs	r3, #3
 80176b2:	e025      	b.n	8017700 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	683a      	ldr	r2, [r7, #0]
 80176b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80176c2:	687b      	ldr	r3, [r7, #4]
 80176c4:	32ae      	adds	r2, #174	@ 0xae
 80176c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80176ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d00f      	beq.n	80176f0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80176d0:	687b      	ldr	r3, [r7, #4]
 80176d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80176d6:	687b      	ldr	r3, [r7, #4]
 80176d8:	32ae      	adds	r2, #174	@ 0xae
 80176da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80176de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80176e0:	f107 020e 	add.w	r2, r7, #14
 80176e4:	4610      	mov	r0, r2
 80176e6:	4798      	blx	r3
 80176e8:	4602      	mov	r2, r0
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80176f6:	1c5a      	adds	r2, r3, #1
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80176fe:	2300      	movs	r3, #0
}
 8017700:	4618      	mov	r0, r3
 8017702:	3710      	adds	r7, #16
 8017704:	46bd      	mov	sp, r7
 8017706:	bd80      	pop	{r7, pc}

08017708 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8017708:	b580      	push	{r7, lr}
 801770a:	b082      	sub	sp, #8
 801770c:	af00      	add	r7, sp, #0
 801770e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8017710:	6878      	ldr	r0, [r7, #4]
 8017712:	f001 fe8d 	bl	8019430 <USBD_LL_Start>
 8017716:	4603      	mov	r3, r0
}
 8017718:	4618      	mov	r0, r3
 801771a:	3708      	adds	r7, #8
 801771c:	46bd      	mov	sp, r7
 801771e:	bd80      	pop	{r7, pc}

08017720 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8017720:	b480      	push	{r7}
 8017722:	b083      	sub	sp, #12
 8017724:	af00      	add	r7, sp, #0
 8017726:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8017728:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801772a:	4618      	mov	r0, r3
 801772c:	370c      	adds	r7, #12
 801772e:	46bd      	mov	sp, r7
 8017730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017734:	4770      	bx	lr

08017736 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8017736:	b580      	push	{r7, lr}
 8017738:	b084      	sub	sp, #16
 801773a:	af00      	add	r7, sp, #0
 801773c:	6078      	str	r0, [r7, #4]
 801773e:	460b      	mov	r3, r1
 8017740:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8017742:	2300      	movs	r3, #0
 8017744:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801774c:	2b00      	cmp	r3, #0
 801774e:	d009      	beq.n	8017764 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017756:	681b      	ldr	r3, [r3, #0]
 8017758:	78fa      	ldrb	r2, [r7, #3]
 801775a:	4611      	mov	r1, r2
 801775c:	6878      	ldr	r0, [r7, #4]
 801775e:	4798      	blx	r3
 8017760:	4603      	mov	r3, r0
 8017762:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8017764:	7bfb      	ldrb	r3, [r7, #15]
}
 8017766:	4618      	mov	r0, r3
 8017768:	3710      	adds	r7, #16
 801776a:	46bd      	mov	sp, r7
 801776c:	bd80      	pop	{r7, pc}

0801776e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801776e:	b580      	push	{r7, lr}
 8017770:	b084      	sub	sp, #16
 8017772:	af00      	add	r7, sp, #0
 8017774:	6078      	str	r0, [r7, #4]
 8017776:	460b      	mov	r3, r1
 8017778:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801777a:	2300      	movs	r3, #0
 801777c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801777e:	687b      	ldr	r3, [r7, #4]
 8017780:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017784:	685b      	ldr	r3, [r3, #4]
 8017786:	78fa      	ldrb	r2, [r7, #3]
 8017788:	4611      	mov	r1, r2
 801778a:	6878      	ldr	r0, [r7, #4]
 801778c:	4798      	blx	r3
 801778e:	4603      	mov	r3, r0
 8017790:	2b00      	cmp	r3, #0
 8017792:	d001      	beq.n	8017798 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8017794:	2303      	movs	r3, #3
 8017796:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8017798:	7bfb      	ldrb	r3, [r7, #15]
}
 801779a:	4618      	mov	r0, r3
 801779c:	3710      	adds	r7, #16
 801779e:	46bd      	mov	sp, r7
 80177a0:	bd80      	pop	{r7, pc}

080177a2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80177a2:	b580      	push	{r7, lr}
 80177a4:	b084      	sub	sp, #16
 80177a6:	af00      	add	r7, sp, #0
 80177a8:	6078      	str	r0, [r7, #4]
 80177aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80177ac:	687b      	ldr	r3, [r7, #4]
 80177ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80177b2:	6839      	ldr	r1, [r7, #0]
 80177b4:	4618      	mov	r0, r3
 80177b6:	f001 f936 	bl	8018a26 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80177ba:	687b      	ldr	r3, [r7, #4]
 80177bc:	2201      	movs	r2, #1
 80177be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80177c8:	461a      	mov	r2, r3
 80177ca:	687b      	ldr	r3, [r7, #4]
 80177cc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80177d6:	f003 031f 	and.w	r3, r3, #31
 80177da:	2b02      	cmp	r3, #2
 80177dc:	d01a      	beq.n	8017814 <USBD_LL_SetupStage+0x72>
 80177de:	2b02      	cmp	r3, #2
 80177e0:	d822      	bhi.n	8017828 <USBD_LL_SetupStage+0x86>
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	d002      	beq.n	80177ec <USBD_LL_SetupStage+0x4a>
 80177e6:	2b01      	cmp	r3, #1
 80177e8:	d00a      	beq.n	8017800 <USBD_LL_SetupStage+0x5e>
 80177ea:	e01d      	b.n	8017828 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80177f2:	4619      	mov	r1, r3
 80177f4:	6878      	ldr	r0, [r7, #4]
 80177f6:	f000 fb63 	bl	8017ec0 <USBD_StdDevReq>
 80177fa:	4603      	mov	r3, r0
 80177fc:	73fb      	strb	r3, [r7, #15]
      break;
 80177fe:	e020      	b.n	8017842 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8017806:	4619      	mov	r1, r3
 8017808:	6878      	ldr	r0, [r7, #4]
 801780a:	f000 fbcb 	bl	8017fa4 <USBD_StdItfReq>
 801780e:	4603      	mov	r3, r0
 8017810:	73fb      	strb	r3, [r7, #15]
      break;
 8017812:	e016      	b.n	8017842 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801781a:	4619      	mov	r1, r3
 801781c:	6878      	ldr	r0, [r7, #4]
 801781e:	f000 fc2d 	bl	801807c <USBD_StdEPReq>
 8017822:	4603      	mov	r3, r0
 8017824:	73fb      	strb	r3, [r7, #15]
      break;
 8017826:	e00c      	b.n	8017842 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801782e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8017832:	b2db      	uxtb	r3, r3
 8017834:	4619      	mov	r1, r3
 8017836:	6878      	ldr	r0, [r7, #4]
 8017838:	f001 fe5a 	bl	80194f0 <USBD_LL_StallEP>
 801783c:	4603      	mov	r3, r0
 801783e:	73fb      	strb	r3, [r7, #15]
      break;
 8017840:	bf00      	nop
  }

  return ret;
 8017842:	7bfb      	ldrb	r3, [r7, #15]
}
 8017844:	4618      	mov	r0, r3
 8017846:	3710      	adds	r7, #16
 8017848:	46bd      	mov	sp, r7
 801784a:	bd80      	pop	{r7, pc}

0801784c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801784c:	b580      	push	{r7, lr}
 801784e:	b086      	sub	sp, #24
 8017850:	af00      	add	r7, sp, #0
 8017852:	60f8      	str	r0, [r7, #12]
 8017854:	460b      	mov	r3, r1
 8017856:	607a      	str	r2, [r7, #4]
 8017858:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801785a:	2300      	movs	r3, #0
 801785c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801785e:	7afb      	ldrb	r3, [r7, #11]
 8017860:	2b00      	cmp	r3, #0
 8017862:	d16e      	bne.n	8017942 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8017864:	68fb      	ldr	r3, [r7, #12]
 8017866:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801786a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801786c:	68fb      	ldr	r3, [r7, #12]
 801786e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8017872:	2b03      	cmp	r3, #3
 8017874:	f040 8098 	bne.w	80179a8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8017878:	693b      	ldr	r3, [r7, #16]
 801787a:	689a      	ldr	r2, [r3, #8]
 801787c:	693b      	ldr	r3, [r7, #16]
 801787e:	68db      	ldr	r3, [r3, #12]
 8017880:	429a      	cmp	r2, r3
 8017882:	d913      	bls.n	80178ac <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8017884:	693b      	ldr	r3, [r7, #16]
 8017886:	689a      	ldr	r2, [r3, #8]
 8017888:	693b      	ldr	r3, [r7, #16]
 801788a:	68db      	ldr	r3, [r3, #12]
 801788c:	1ad2      	subs	r2, r2, r3
 801788e:	693b      	ldr	r3, [r7, #16]
 8017890:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8017892:	693b      	ldr	r3, [r7, #16]
 8017894:	68da      	ldr	r2, [r3, #12]
 8017896:	693b      	ldr	r3, [r7, #16]
 8017898:	689b      	ldr	r3, [r3, #8]
 801789a:	4293      	cmp	r3, r2
 801789c:	bf28      	it	cs
 801789e:	4613      	movcs	r3, r2
 80178a0:	461a      	mov	r2, r3
 80178a2:	6879      	ldr	r1, [r7, #4]
 80178a4:	68f8      	ldr	r0, [r7, #12]
 80178a6:	f001 f9be 	bl	8018c26 <USBD_CtlContinueRx>
 80178aa:	e07d      	b.n	80179a8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80178ac:	68fb      	ldr	r3, [r7, #12]
 80178ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80178b2:	f003 031f 	and.w	r3, r3, #31
 80178b6:	2b02      	cmp	r3, #2
 80178b8:	d014      	beq.n	80178e4 <USBD_LL_DataOutStage+0x98>
 80178ba:	2b02      	cmp	r3, #2
 80178bc:	d81d      	bhi.n	80178fa <USBD_LL_DataOutStage+0xae>
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d002      	beq.n	80178c8 <USBD_LL_DataOutStage+0x7c>
 80178c2:	2b01      	cmp	r3, #1
 80178c4:	d003      	beq.n	80178ce <USBD_LL_DataOutStage+0x82>
 80178c6:	e018      	b.n	80178fa <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80178c8:	2300      	movs	r3, #0
 80178ca:	75bb      	strb	r3, [r7, #22]
            break;
 80178cc:	e018      	b.n	8017900 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80178ce:	68fb      	ldr	r3, [r7, #12]
 80178d0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80178d4:	b2db      	uxtb	r3, r3
 80178d6:	4619      	mov	r1, r3
 80178d8:	68f8      	ldr	r0, [r7, #12]
 80178da:	f000 fa64 	bl	8017da6 <USBD_CoreFindIF>
 80178de:	4603      	mov	r3, r0
 80178e0:	75bb      	strb	r3, [r7, #22]
            break;
 80178e2:	e00d      	b.n	8017900 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80178e4:	68fb      	ldr	r3, [r7, #12]
 80178e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80178ea:	b2db      	uxtb	r3, r3
 80178ec:	4619      	mov	r1, r3
 80178ee:	68f8      	ldr	r0, [r7, #12]
 80178f0:	f000 fa66 	bl	8017dc0 <USBD_CoreFindEP>
 80178f4:	4603      	mov	r3, r0
 80178f6:	75bb      	strb	r3, [r7, #22]
            break;
 80178f8:	e002      	b.n	8017900 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80178fa:	2300      	movs	r3, #0
 80178fc:	75bb      	strb	r3, [r7, #22]
            break;
 80178fe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8017900:	7dbb      	ldrb	r3, [r7, #22]
 8017902:	2b00      	cmp	r3, #0
 8017904:	d119      	bne.n	801793a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017906:	68fb      	ldr	r3, [r7, #12]
 8017908:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801790c:	b2db      	uxtb	r3, r3
 801790e:	2b03      	cmp	r3, #3
 8017910:	d113      	bne.n	801793a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8017912:	7dba      	ldrb	r2, [r7, #22]
 8017914:	68fb      	ldr	r3, [r7, #12]
 8017916:	32ae      	adds	r2, #174	@ 0xae
 8017918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801791c:	691b      	ldr	r3, [r3, #16]
 801791e:	2b00      	cmp	r3, #0
 8017920:	d00b      	beq.n	801793a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8017922:	7dba      	ldrb	r2, [r7, #22]
 8017924:	68fb      	ldr	r3, [r7, #12]
 8017926:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801792a:	7dba      	ldrb	r2, [r7, #22]
 801792c:	68fb      	ldr	r3, [r7, #12]
 801792e:	32ae      	adds	r2, #174	@ 0xae
 8017930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017934:	691b      	ldr	r3, [r3, #16]
 8017936:	68f8      	ldr	r0, [r7, #12]
 8017938:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801793a:	68f8      	ldr	r0, [r7, #12]
 801793c:	f001 f984 	bl	8018c48 <USBD_CtlSendStatus>
 8017940:	e032      	b.n	80179a8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8017942:	7afb      	ldrb	r3, [r7, #11]
 8017944:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017948:	b2db      	uxtb	r3, r3
 801794a:	4619      	mov	r1, r3
 801794c:	68f8      	ldr	r0, [r7, #12]
 801794e:	f000 fa37 	bl	8017dc0 <USBD_CoreFindEP>
 8017952:	4603      	mov	r3, r0
 8017954:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017956:	7dbb      	ldrb	r3, [r7, #22]
 8017958:	2bff      	cmp	r3, #255	@ 0xff
 801795a:	d025      	beq.n	80179a8 <USBD_LL_DataOutStage+0x15c>
 801795c:	7dbb      	ldrb	r3, [r7, #22]
 801795e:	2b00      	cmp	r3, #0
 8017960:	d122      	bne.n	80179a8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017962:	68fb      	ldr	r3, [r7, #12]
 8017964:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017968:	b2db      	uxtb	r3, r3
 801796a:	2b03      	cmp	r3, #3
 801796c:	d117      	bne.n	801799e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801796e:	7dba      	ldrb	r2, [r7, #22]
 8017970:	68fb      	ldr	r3, [r7, #12]
 8017972:	32ae      	adds	r2, #174	@ 0xae
 8017974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017978:	699b      	ldr	r3, [r3, #24]
 801797a:	2b00      	cmp	r3, #0
 801797c:	d00f      	beq.n	801799e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801797e:	7dba      	ldrb	r2, [r7, #22]
 8017980:	68fb      	ldr	r3, [r7, #12]
 8017982:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8017986:	7dba      	ldrb	r2, [r7, #22]
 8017988:	68fb      	ldr	r3, [r7, #12]
 801798a:	32ae      	adds	r2, #174	@ 0xae
 801798c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017990:	699b      	ldr	r3, [r3, #24]
 8017992:	7afa      	ldrb	r2, [r7, #11]
 8017994:	4611      	mov	r1, r2
 8017996:	68f8      	ldr	r0, [r7, #12]
 8017998:	4798      	blx	r3
 801799a:	4603      	mov	r3, r0
 801799c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801799e:	7dfb      	ldrb	r3, [r7, #23]
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d001      	beq.n	80179a8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80179a4:	7dfb      	ldrb	r3, [r7, #23]
 80179a6:	e000      	b.n	80179aa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80179a8:	2300      	movs	r3, #0
}
 80179aa:	4618      	mov	r0, r3
 80179ac:	3718      	adds	r7, #24
 80179ae:	46bd      	mov	sp, r7
 80179b0:	bd80      	pop	{r7, pc}

080179b2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80179b2:	b580      	push	{r7, lr}
 80179b4:	b086      	sub	sp, #24
 80179b6:	af00      	add	r7, sp, #0
 80179b8:	60f8      	str	r0, [r7, #12]
 80179ba:	460b      	mov	r3, r1
 80179bc:	607a      	str	r2, [r7, #4]
 80179be:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80179c0:	7afb      	ldrb	r3, [r7, #11]
 80179c2:	2b00      	cmp	r3, #0
 80179c4:	d16f      	bne.n	8017aa6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80179c6:	68fb      	ldr	r3, [r7, #12]
 80179c8:	3314      	adds	r3, #20
 80179ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80179cc:	68fb      	ldr	r3, [r7, #12]
 80179ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80179d2:	2b02      	cmp	r3, #2
 80179d4:	d15a      	bne.n	8017a8c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80179d6:	693b      	ldr	r3, [r7, #16]
 80179d8:	689a      	ldr	r2, [r3, #8]
 80179da:	693b      	ldr	r3, [r7, #16]
 80179dc:	68db      	ldr	r3, [r3, #12]
 80179de:	429a      	cmp	r2, r3
 80179e0:	d914      	bls.n	8017a0c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80179e2:	693b      	ldr	r3, [r7, #16]
 80179e4:	689a      	ldr	r2, [r3, #8]
 80179e6:	693b      	ldr	r3, [r7, #16]
 80179e8:	68db      	ldr	r3, [r3, #12]
 80179ea:	1ad2      	subs	r2, r2, r3
 80179ec:	693b      	ldr	r3, [r7, #16]
 80179ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80179f0:	693b      	ldr	r3, [r7, #16]
 80179f2:	689b      	ldr	r3, [r3, #8]
 80179f4:	461a      	mov	r2, r3
 80179f6:	6879      	ldr	r1, [r7, #4]
 80179f8:	68f8      	ldr	r0, [r7, #12]
 80179fa:	f001 f8e6 	bl	8018bca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80179fe:	2300      	movs	r3, #0
 8017a00:	2200      	movs	r2, #0
 8017a02:	2100      	movs	r1, #0
 8017a04:	68f8      	ldr	r0, [r7, #12]
 8017a06:	f001 fe1d 	bl	8019644 <USBD_LL_PrepareReceive>
 8017a0a:	e03f      	b.n	8017a8c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8017a0c:	693b      	ldr	r3, [r7, #16]
 8017a0e:	68da      	ldr	r2, [r3, #12]
 8017a10:	693b      	ldr	r3, [r7, #16]
 8017a12:	689b      	ldr	r3, [r3, #8]
 8017a14:	429a      	cmp	r2, r3
 8017a16:	d11c      	bne.n	8017a52 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8017a18:	693b      	ldr	r3, [r7, #16]
 8017a1a:	685a      	ldr	r2, [r3, #4]
 8017a1c:	693b      	ldr	r3, [r7, #16]
 8017a1e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8017a20:	429a      	cmp	r2, r3
 8017a22:	d316      	bcc.n	8017a52 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8017a24:	693b      	ldr	r3, [r7, #16]
 8017a26:	685a      	ldr	r2, [r3, #4]
 8017a28:	68fb      	ldr	r3, [r7, #12]
 8017a2a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8017a2e:	429a      	cmp	r2, r3
 8017a30:	d20f      	bcs.n	8017a52 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8017a32:	2200      	movs	r2, #0
 8017a34:	2100      	movs	r1, #0
 8017a36:	68f8      	ldr	r0, [r7, #12]
 8017a38:	f001 f8c7 	bl	8018bca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8017a3c:	68fb      	ldr	r3, [r7, #12]
 8017a3e:	2200      	movs	r2, #0
 8017a40:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017a44:	2300      	movs	r3, #0
 8017a46:	2200      	movs	r2, #0
 8017a48:	2100      	movs	r1, #0
 8017a4a:	68f8      	ldr	r0, [r7, #12]
 8017a4c:	f001 fdfa 	bl	8019644 <USBD_LL_PrepareReceive>
 8017a50:	e01c      	b.n	8017a8c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017a52:	68fb      	ldr	r3, [r7, #12]
 8017a54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a58:	b2db      	uxtb	r3, r3
 8017a5a:	2b03      	cmp	r3, #3
 8017a5c:	d10f      	bne.n	8017a7e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8017a5e:	68fb      	ldr	r3, [r7, #12]
 8017a60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017a64:	68db      	ldr	r3, [r3, #12]
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d009      	beq.n	8017a7e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8017a6a:	68fb      	ldr	r3, [r7, #12]
 8017a6c:	2200      	movs	r2, #0
 8017a6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8017a72:	68fb      	ldr	r3, [r7, #12]
 8017a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017a78:	68db      	ldr	r3, [r3, #12]
 8017a7a:	68f8      	ldr	r0, [r7, #12]
 8017a7c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8017a7e:	2180      	movs	r1, #128	@ 0x80
 8017a80:	68f8      	ldr	r0, [r7, #12]
 8017a82:	f001 fd35 	bl	80194f0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8017a86:	68f8      	ldr	r0, [r7, #12]
 8017a88:	f001 f8f1 	bl	8018c6e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8017a8c:	68fb      	ldr	r3, [r7, #12]
 8017a8e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8017a92:	2b00      	cmp	r3, #0
 8017a94:	d03a      	beq.n	8017b0c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8017a96:	68f8      	ldr	r0, [r7, #12]
 8017a98:	f7ff fe42 	bl	8017720 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8017a9c:	68fb      	ldr	r3, [r7, #12]
 8017a9e:	2200      	movs	r2, #0
 8017aa0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8017aa4:	e032      	b.n	8017b0c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8017aa6:	7afb      	ldrb	r3, [r7, #11]
 8017aa8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8017aac:	b2db      	uxtb	r3, r3
 8017aae:	4619      	mov	r1, r3
 8017ab0:	68f8      	ldr	r0, [r7, #12]
 8017ab2:	f000 f985 	bl	8017dc0 <USBD_CoreFindEP>
 8017ab6:	4603      	mov	r3, r0
 8017ab8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017aba:	7dfb      	ldrb	r3, [r7, #23]
 8017abc:	2bff      	cmp	r3, #255	@ 0xff
 8017abe:	d025      	beq.n	8017b0c <USBD_LL_DataInStage+0x15a>
 8017ac0:	7dfb      	ldrb	r3, [r7, #23]
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	d122      	bne.n	8017b0c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017ac6:	68fb      	ldr	r3, [r7, #12]
 8017ac8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017acc:	b2db      	uxtb	r3, r3
 8017ace:	2b03      	cmp	r3, #3
 8017ad0:	d11c      	bne.n	8017b0c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8017ad2:	7dfa      	ldrb	r2, [r7, #23]
 8017ad4:	68fb      	ldr	r3, [r7, #12]
 8017ad6:	32ae      	adds	r2, #174	@ 0xae
 8017ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017adc:	695b      	ldr	r3, [r3, #20]
 8017ade:	2b00      	cmp	r3, #0
 8017ae0:	d014      	beq.n	8017b0c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8017ae2:	7dfa      	ldrb	r2, [r7, #23]
 8017ae4:	68fb      	ldr	r3, [r7, #12]
 8017ae6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8017aea:	7dfa      	ldrb	r2, [r7, #23]
 8017aec:	68fb      	ldr	r3, [r7, #12]
 8017aee:	32ae      	adds	r2, #174	@ 0xae
 8017af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017af4:	695b      	ldr	r3, [r3, #20]
 8017af6:	7afa      	ldrb	r2, [r7, #11]
 8017af8:	4611      	mov	r1, r2
 8017afa:	68f8      	ldr	r0, [r7, #12]
 8017afc:	4798      	blx	r3
 8017afe:	4603      	mov	r3, r0
 8017b00:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8017b02:	7dbb      	ldrb	r3, [r7, #22]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d001      	beq.n	8017b0c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8017b08:	7dbb      	ldrb	r3, [r7, #22]
 8017b0a:	e000      	b.n	8017b0e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8017b0c:	2300      	movs	r3, #0
}
 8017b0e:	4618      	mov	r0, r3
 8017b10:	3718      	adds	r7, #24
 8017b12:	46bd      	mov	sp, r7
 8017b14:	bd80      	pop	{r7, pc}

08017b16 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8017b16:	b580      	push	{r7, lr}
 8017b18:	b084      	sub	sp, #16
 8017b1a:	af00      	add	r7, sp, #0
 8017b1c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8017b1e:	2300      	movs	r3, #0
 8017b20:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8017b22:	687b      	ldr	r3, [r7, #4]
 8017b24:	2201      	movs	r2, #1
 8017b26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	2200      	movs	r2, #0
 8017b2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	2200      	movs	r2, #0
 8017b36:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8017b40:	687b      	ldr	r3, [r7, #4]
 8017b42:	2200      	movs	r2, #0
 8017b44:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	d014      	beq.n	8017b7c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017b58:	685b      	ldr	r3, [r3, #4]
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	d00e      	beq.n	8017b7c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8017b5e:	687b      	ldr	r3, [r7, #4]
 8017b60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017b64:	685b      	ldr	r3, [r3, #4]
 8017b66:	687a      	ldr	r2, [r7, #4]
 8017b68:	6852      	ldr	r2, [r2, #4]
 8017b6a:	b2d2      	uxtb	r2, r2
 8017b6c:	4611      	mov	r1, r2
 8017b6e:	6878      	ldr	r0, [r7, #4]
 8017b70:	4798      	blx	r3
 8017b72:	4603      	mov	r3, r0
 8017b74:	2b00      	cmp	r3, #0
 8017b76:	d001      	beq.n	8017b7c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8017b78:	2303      	movs	r3, #3
 8017b7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8017b7c:	2340      	movs	r3, #64	@ 0x40
 8017b7e:	2200      	movs	r2, #0
 8017b80:	2100      	movs	r1, #0
 8017b82:	6878      	ldr	r0, [r7, #4]
 8017b84:	f001 fc6f 	bl	8019466 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	2201      	movs	r2, #1
 8017b8c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	2240      	movs	r2, #64	@ 0x40
 8017b94:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8017b98:	2340      	movs	r3, #64	@ 0x40
 8017b9a:	2200      	movs	r2, #0
 8017b9c:	2180      	movs	r1, #128	@ 0x80
 8017b9e:	6878      	ldr	r0, [r7, #4]
 8017ba0:	f001 fc61 	bl	8019466 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8017ba4:	687b      	ldr	r3, [r7, #4]
 8017ba6:	2201      	movs	r2, #1
 8017ba8:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	2240      	movs	r2, #64	@ 0x40
 8017bae:	621a      	str	r2, [r3, #32]

  return ret;
 8017bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8017bb2:	4618      	mov	r0, r3
 8017bb4:	3710      	adds	r7, #16
 8017bb6:	46bd      	mov	sp, r7
 8017bb8:	bd80      	pop	{r7, pc}

08017bba <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8017bba:	b480      	push	{r7}
 8017bbc:	b083      	sub	sp, #12
 8017bbe:	af00      	add	r7, sp, #0
 8017bc0:	6078      	str	r0, [r7, #4]
 8017bc2:	460b      	mov	r3, r1
 8017bc4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	78fa      	ldrb	r2, [r7, #3]
 8017bca:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8017bcc:	2300      	movs	r3, #0
}
 8017bce:	4618      	mov	r0, r3
 8017bd0:	370c      	adds	r7, #12
 8017bd2:	46bd      	mov	sp, r7
 8017bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017bd8:	4770      	bx	lr

08017bda <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8017bda:	b480      	push	{r7}
 8017bdc:	b083      	sub	sp, #12
 8017bde:	af00      	add	r7, sp, #0
 8017be0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017be8:	b2db      	uxtb	r3, r3
 8017bea:	2b04      	cmp	r3, #4
 8017bec:	d006      	beq.n	8017bfc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017bf4:	b2da      	uxtb	r2, r3
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	2204      	movs	r2, #4
 8017c00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8017c04:	2300      	movs	r3, #0
}
 8017c06:	4618      	mov	r0, r3
 8017c08:	370c      	adds	r7, #12
 8017c0a:	46bd      	mov	sp, r7
 8017c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c10:	4770      	bx	lr

08017c12 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8017c12:	b480      	push	{r7}
 8017c14:	b083      	sub	sp, #12
 8017c16:	af00      	add	r7, sp, #0
 8017c18:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017c20:	b2db      	uxtb	r3, r3
 8017c22:	2b04      	cmp	r3, #4
 8017c24:	d106      	bne.n	8017c34 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8017c26:	687b      	ldr	r3, [r7, #4]
 8017c28:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8017c2c:	b2da      	uxtb	r2, r3
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8017c34:	2300      	movs	r3, #0
}
 8017c36:	4618      	mov	r0, r3
 8017c38:	370c      	adds	r7, #12
 8017c3a:	46bd      	mov	sp, r7
 8017c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c40:	4770      	bx	lr

08017c42 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8017c42:	b580      	push	{r7, lr}
 8017c44:	b082      	sub	sp, #8
 8017c46:	af00      	add	r7, sp, #0
 8017c48:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017c50:	b2db      	uxtb	r3, r3
 8017c52:	2b03      	cmp	r3, #3
 8017c54:	d110      	bne.n	8017c78 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017c5c:	2b00      	cmp	r3, #0
 8017c5e:	d00b      	beq.n	8017c78 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017c66:	69db      	ldr	r3, [r3, #28]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d005      	beq.n	8017c78 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8017c6c:	687b      	ldr	r3, [r7, #4]
 8017c6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017c72:	69db      	ldr	r3, [r3, #28]
 8017c74:	6878      	ldr	r0, [r7, #4]
 8017c76:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8017c78:	2300      	movs	r3, #0
}
 8017c7a:	4618      	mov	r0, r3
 8017c7c:	3708      	adds	r7, #8
 8017c7e:	46bd      	mov	sp, r7
 8017c80:	bd80      	pop	{r7, pc}

08017c82 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8017c82:	b580      	push	{r7, lr}
 8017c84:	b082      	sub	sp, #8
 8017c86:	af00      	add	r7, sp, #0
 8017c88:	6078      	str	r0, [r7, #4]
 8017c8a:	460b      	mov	r3, r1
 8017c8c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	32ae      	adds	r2, #174	@ 0xae
 8017c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017c9c:	2b00      	cmp	r3, #0
 8017c9e:	d101      	bne.n	8017ca4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8017ca0:	2303      	movs	r3, #3
 8017ca2:	e01c      	b.n	8017cde <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017ca4:	687b      	ldr	r3, [r7, #4]
 8017ca6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017caa:	b2db      	uxtb	r3, r3
 8017cac:	2b03      	cmp	r3, #3
 8017cae:	d115      	bne.n	8017cdc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	32ae      	adds	r2, #174	@ 0xae
 8017cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017cbe:	6a1b      	ldr	r3, [r3, #32]
 8017cc0:	2b00      	cmp	r3, #0
 8017cc2:	d00b      	beq.n	8017cdc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	32ae      	adds	r2, #174	@ 0xae
 8017cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017cd2:	6a1b      	ldr	r3, [r3, #32]
 8017cd4:	78fa      	ldrb	r2, [r7, #3]
 8017cd6:	4611      	mov	r1, r2
 8017cd8:	6878      	ldr	r0, [r7, #4]
 8017cda:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8017cdc:	2300      	movs	r3, #0
}
 8017cde:	4618      	mov	r0, r3
 8017ce0:	3708      	adds	r7, #8
 8017ce2:	46bd      	mov	sp, r7
 8017ce4:	bd80      	pop	{r7, pc}

08017ce6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8017ce6:	b580      	push	{r7, lr}
 8017ce8:	b082      	sub	sp, #8
 8017cea:	af00      	add	r7, sp, #0
 8017cec:	6078      	str	r0, [r7, #4]
 8017cee:	460b      	mov	r3, r1
 8017cf0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017cf8:	687b      	ldr	r3, [r7, #4]
 8017cfa:	32ae      	adds	r2, #174	@ 0xae
 8017cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d101      	bne.n	8017d08 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8017d04:	2303      	movs	r3, #3
 8017d06:	e01c      	b.n	8017d42 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017d08:	687b      	ldr	r3, [r7, #4]
 8017d0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017d0e:	b2db      	uxtb	r3, r3
 8017d10:	2b03      	cmp	r3, #3
 8017d12:	d115      	bne.n	8017d40 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8017d14:	687b      	ldr	r3, [r7, #4]
 8017d16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	32ae      	adds	r2, #174	@ 0xae
 8017d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d24:	2b00      	cmp	r3, #0
 8017d26:	d00b      	beq.n	8017d40 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	32ae      	adds	r2, #174	@ 0xae
 8017d32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017d38:	78fa      	ldrb	r2, [r7, #3]
 8017d3a:	4611      	mov	r1, r2
 8017d3c:	6878      	ldr	r0, [r7, #4]
 8017d3e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8017d40:	2300      	movs	r3, #0
}
 8017d42:	4618      	mov	r0, r3
 8017d44:	3708      	adds	r7, #8
 8017d46:	46bd      	mov	sp, r7
 8017d48:	bd80      	pop	{r7, pc}

08017d4a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8017d4a:	b480      	push	{r7}
 8017d4c:	b083      	sub	sp, #12
 8017d4e:	af00      	add	r7, sp, #0
 8017d50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8017d52:	2300      	movs	r3, #0
}
 8017d54:	4618      	mov	r0, r3
 8017d56:	370c      	adds	r7, #12
 8017d58:	46bd      	mov	sp, r7
 8017d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d5e:	4770      	bx	lr

08017d60 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8017d60:	b580      	push	{r7, lr}
 8017d62:	b084      	sub	sp, #16
 8017d64:	af00      	add	r7, sp, #0
 8017d66:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8017d68:	2300      	movs	r3, #0
 8017d6a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	2201      	movs	r2, #1
 8017d70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017d7a:	2b00      	cmp	r3, #0
 8017d7c:	d00e      	beq.n	8017d9c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017d84:	685b      	ldr	r3, [r3, #4]
 8017d86:	687a      	ldr	r2, [r7, #4]
 8017d88:	6852      	ldr	r2, [r2, #4]
 8017d8a:	b2d2      	uxtb	r2, r2
 8017d8c:	4611      	mov	r1, r2
 8017d8e:	6878      	ldr	r0, [r7, #4]
 8017d90:	4798      	blx	r3
 8017d92:	4603      	mov	r3, r0
 8017d94:	2b00      	cmp	r3, #0
 8017d96:	d001      	beq.n	8017d9c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8017d98:	2303      	movs	r3, #3
 8017d9a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8017d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8017d9e:	4618      	mov	r0, r3
 8017da0:	3710      	adds	r7, #16
 8017da2:	46bd      	mov	sp, r7
 8017da4:	bd80      	pop	{r7, pc}

08017da6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8017da6:	b480      	push	{r7}
 8017da8:	b083      	sub	sp, #12
 8017daa:	af00      	add	r7, sp, #0
 8017dac:	6078      	str	r0, [r7, #4]
 8017dae:	460b      	mov	r3, r1
 8017db0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8017db2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8017db4:	4618      	mov	r0, r3
 8017db6:	370c      	adds	r7, #12
 8017db8:	46bd      	mov	sp, r7
 8017dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dbe:	4770      	bx	lr

08017dc0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8017dc0:	b480      	push	{r7}
 8017dc2:	b083      	sub	sp, #12
 8017dc4:	af00      	add	r7, sp, #0
 8017dc6:	6078      	str	r0, [r7, #4]
 8017dc8:	460b      	mov	r3, r1
 8017dca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8017dcc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8017dce:	4618      	mov	r0, r3
 8017dd0:	370c      	adds	r7, #12
 8017dd2:	46bd      	mov	sp, r7
 8017dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dd8:	4770      	bx	lr

08017dda <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8017dda:	b580      	push	{r7, lr}
 8017ddc:	b086      	sub	sp, #24
 8017dde:	af00      	add	r7, sp, #0
 8017de0:	6078      	str	r0, [r7, #4]
 8017de2:	460b      	mov	r3, r1
 8017de4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8017de6:	687b      	ldr	r3, [r7, #4]
 8017de8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8017dee:	2300      	movs	r3, #0
 8017df0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8017df2:	68fb      	ldr	r3, [r7, #12]
 8017df4:	885b      	ldrh	r3, [r3, #2]
 8017df6:	b29b      	uxth	r3, r3
 8017df8:	68fa      	ldr	r2, [r7, #12]
 8017dfa:	7812      	ldrb	r2, [r2, #0]
 8017dfc:	4293      	cmp	r3, r2
 8017dfe:	d91f      	bls.n	8017e40 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8017e00:	68fb      	ldr	r3, [r7, #12]
 8017e02:	781b      	ldrb	r3, [r3, #0]
 8017e04:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8017e06:	e013      	b.n	8017e30 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8017e08:	f107 030a 	add.w	r3, r7, #10
 8017e0c:	4619      	mov	r1, r3
 8017e0e:	6978      	ldr	r0, [r7, #20]
 8017e10:	f000 f81b 	bl	8017e4a <USBD_GetNextDesc>
 8017e14:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8017e16:	697b      	ldr	r3, [r7, #20]
 8017e18:	785b      	ldrb	r3, [r3, #1]
 8017e1a:	2b05      	cmp	r3, #5
 8017e1c:	d108      	bne.n	8017e30 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8017e1e:	697b      	ldr	r3, [r7, #20]
 8017e20:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8017e22:	693b      	ldr	r3, [r7, #16]
 8017e24:	789b      	ldrb	r3, [r3, #2]
 8017e26:	78fa      	ldrb	r2, [r7, #3]
 8017e28:	429a      	cmp	r2, r3
 8017e2a:	d008      	beq.n	8017e3e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8017e2c:	2300      	movs	r3, #0
 8017e2e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8017e30:	68fb      	ldr	r3, [r7, #12]
 8017e32:	885b      	ldrh	r3, [r3, #2]
 8017e34:	b29a      	uxth	r2, r3
 8017e36:	897b      	ldrh	r3, [r7, #10]
 8017e38:	429a      	cmp	r2, r3
 8017e3a:	d8e5      	bhi.n	8017e08 <USBD_GetEpDesc+0x2e>
 8017e3c:	e000      	b.n	8017e40 <USBD_GetEpDesc+0x66>
          break;
 8017e3e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8017e40:	693b      	ldr	r3, [r7, #16]
}
 8017e42:	4618      	mov	r0, r3
 8017e44:	3718      	adds	r7, #24
 8017e46:	46bd      	mov	sp, r7
 8017e48:	bd80      	pop	{r7, pc}

08017e4a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8017e4a:	b480      	push	{r7}
 8017e4c:	b085      	sub	sp, #20
 8017e4e:	af00      	add	r7, sp, #0
 8017e50:	6078      	str	r0, [r7, #4]
 8017e52:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8017e58:	683b      	ldr	r3, [r7, #0]
 8017e5a:	881b      	ldrh	r3, [r3, #0]
 8017e5c:	68fa      	ldr	r2, [r7, #12]
 8017e5e:	7812      	ldrb	r2, [r2, #0]
 8017e60:	4413      	add	r3, r2
 8017e62:	b29a      	uxth	r2, r3
 8017e64:	683b      	ldr	r3, [r7, #0]
 8017e66:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8017e68:	68fb      	ldr	r3, [r7, #12]
 8017e6a:	781b      	ldrb	r3, [r3, #0]
 8017e6c:	461a      	mov	r2, r3
 8017e6e:	687b      	ldr	r3, [r7, #4]
 8017e70:	4413      	add	r3, r2
 8017e72:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8017e74:	68fb      	ldr	r3, [r7, #12]
}
 8017e76:	4618      	mov	r0, r3
 8017e78:	3714      	adds	r7, #20
 8017e7a:	46bd      	mov	sp, r7
 8017e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e80:	4770      	bx	lr

08017e82 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8017e82:	b480      	push	{r7}
 8017e84:	b087      	sub	sp, #28
 8017e86:	af00      	add	r7, sp, #0
 8017e88:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8017e8e:	697b      	ldr	r3, [r7, #20]
 8017e90:	781b      	ldrb	r3, [r3, #0]
 8017e92:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8017e94:	697b      	ldr	r3, [r7, #20]
 8017e96:	3301      	adds	r3, #1
 8017e98:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8017e9a:	697b      	ldr	r3, [r7, #20]
 8017e9c:	781b      	ldrb	r3, [r3, #0]
 8017e9e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8017ea0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8017ea4:	021b      	lsls	r3, r3, #8
 8017ea6:	b21a      	sxth	r2, r3
 8017ea8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017eac:	4313      	orrs	r3, r2
 8017eae:	b21b      	sxth	r3, r3
 8017eb0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8017eb2:	89fb      	ldrh	r3, [r7, #14]
}
 8017eb4:	4618      	mov	r0, r3
 8017eb6:	371c      	adds	r7, #28
 8017eb8:	46bd      	mov	sp, r7
 8017eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ebe:	4770      	bx	lr

08017ec0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017ec0:	b580      	push	{r7, lr}
 8017ec2:	b084      	sub	sp, #16
 8017ec4:	af00      	add	r7, sp, #0
 8017ec6:	6078      	str	r0, [r7, #4]
 8017ec8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017eca:	2300      	movs	r3, #0
 8017ecc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017ece:	683b      	ldr	r3, [r7, #0]
 8017ed0:	781b      	ldrb	r3, [r3, #0]
 8017ed2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017ed6:	2b40      	cmp	r3, #64	@ 0x40
 8017ed8:	d005      	beq.n	8017ee6 <USBD_StdDevReq+0x26>
 8017eda:	2b40      	cmp	r3, #64	@ 0x40
 8017edc:	d857      	bhi.n	8017f8e <USBD_StdDevReq+0xce>
 8017ede:	2b00      	cmp	r3, #0
 8017ee0:	d00f      	beq.n	8017f02 <USBD_StdDevReq+0x42>
 8017ee2:	2b20      	cmp	r3, #32
 8017ee4:	d153      	bne.n	8017f8e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	32ae      	adds	r2, #174	@ 0xae
 8017ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017ef4:	689b      	ldr	r3, [r3, #8]
 8017ef6:	6839      	ldr	r1, [r7, #0]
 8017ef8:	6878      	ldr	r0, [r7, #4]
 8017efa:	4798      	blx	r3
 8017efc:	4603      	mov	r3, r0
 8017efe:	73fb      	strb	r3, [r7, #15]
      break;
 8017f00:	e04a      	b.n	8017f98 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8017f02:	683b      	ldr	r3, [r7, #0]
 8017f04:	785b      	ldrb	r3, [r3, #1]
 8017f06:	2b09      	cmp	r3, #9
 8017f08:	d83b      	bhi.n	8017f82 <USBD_StdDevReq+0xc2>
 8017f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8017f10 <USBD_StdDevReq+0x50>)
 8017f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f10:	08017f65 	.word	0x08017f65
 8017f14:	08017f79 	.word	0x08017f79
 8017f18:	08017f83 	.word	0x08017f83
 8017f1c:	08017f6f 	.word	0x08017f6f
 8017f20:	08017f83 	.word	0x08017f83
 8017f24:	08017f43 	.word	0x08017f43
 8017f28:	08017f39 	.word	0x08017f39
 8017f2c:	08017f83 	.word	0x08017f83
 8017f30:	08017f5b 	.word	0x08017f5b
 8017f34:	08017f4d 	.word	0x08017f4d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017f38:	6839      	ldr	r1, [r7, #0]
 8017f3a:	6878      	ldr	r0, [r7, #4]
 8017f3c:	f000 fa3c 	bl	80183b8 <USBD_GetDescriptor>
          break;
 8017f40:	e024      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8017f42:	6839      	ldr	r1, [r7, #0]
 8017f44:	6878      	ldr	r0, [r7, #4]
 8017f46:	f000 fbcb 	bl	80186e0 <USBD_SetAddress>
          break;
 8017f4a:	e01f      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8017f4c:	6839      	ldr	r1, [r7, #0]
 8017f4e:	6878      	ldr	r0, [r7, #4]
 8017f50:	f000 fc0a 	bl	8018768 <USBD_SetConfig>
 8017f54:	4603      	mov	r3, r0
 8017f56:	73fb      	strb	r3, [r7, #15]
          break;
 8017f58:	e018      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8017f5a:	6839      	ldr	r1, [r7, #0]
 8017f5c:	6878      	ldr	r0, [r7, #4]
 8017f5e:	f000 fcad 	bl	80188bc <USBD_GetConfig>
          break;
 8017f62:	e013      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8017f64:	6839      	ldr	r1, [r7, #0]
 8017f66:	6878      	ldr	r0, [r7, #4]
 8017f68:	f000 fcde 	bl	8018928 <USBD_GetStatus>
          break;
 8017f6c:	e00e      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8017f6e:	6839      	ldr	r1, [r7, #0]
 8017f70:	6878      	ldr	r0, [r7, #4]
 8017f72:	f000 fd0d 	bl	8018990 <USBD_SetFeature>
          break;
 8017f76:	e009      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017f78:	6839      	ldr	r1, [r7, #0]
 8017f7a:	6878      	ldr	r0, [r7, #4]
 8017f7c:	f000 fd31 	bl	80189e2 <USBD_ClrFeature>
          break;
 8017f80:	e004      	b.n	8017f8c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8017f82:	6839      	ldr	r1, [r7, #0]
 8017f84:	6878      	ldr	r0, [r7, #4]
 8017f86:	f000 fd88 	bl	8018a9a <USBD_CtlError>
          break;
 8017f8a:	bf00      	nop
      }
      break;
 8017f8c:	e004      	b.n	8017f98 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8017f8e:	6839      	ldr	r1, [r7, #0]
 8017f90:	6878      	ldr	r0, [r7, #4]
 8017f92:	f000 fd82 	bl	8018a9a <USBD_CtlError>
      break;
 8017f96:	bf00      	nop
  }

  return ret;
 8017f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8017f9a:	4618      	mov	r0, r3
 8017f9c:	3710      	adds	r7, #16
 8017f9e:	46bd      	mov	sp, r7
 8017fa0:	bd80      	pop	{r7, pc}
 8017fa2:	bf00      	nop

08017fa4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017fa4:	b580      	push	{r7, lr}
 8017fa6:	b084      	sub	sp, #16
 8017fa8:	af00      	add	r7, sp, #0
 8017faa:	6078      	str	r0, [r7, #4]
 8017fac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017fae:	2300      	movs	r3, #0
 8017fb0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8017fb2:	683b      	ldr	r3, [r7, #0]
 8017fb4:	781b      	ldrb	r3, [r3, #0]
 8017fb6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017fba:	2b40      	cmp	r3, #64	@ 0x40
 8017fbc:	d005      	beq.n	8017fca <USBD_StdItfReq+0x26>
 8017fbe:	2b40      	cmp	r3, #64	@ 0x40
 8017fc0:	d852      	bhi.n	8018068 <USBD_StdItfReq+0xc4>
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d001      	beq.n	8017fca <USBD_StdItfReq+0x26>
 8017fc6:	2b20      	cmp	r3, #32
 8017fc8:	d14e      	bne.n	8018068 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017fd0:	b2db      	uxtb	r3, r3
 8017fd2:	3b01      	subs	r3, #1
 8017fd4:	2b02      	cmp	r3, #2
 8017fd6:	d840      	bhi.n	801805a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8017fd8:	683b      	ldr	r3, [r7, #0]
 8017fda:	889b      	ldrh	r3, [r3, #4]
 8017fdc:	b2db      	uxtb	r3, r3
 8017fde:	2b01      	cmp	r3, #1
 8017fe0:	d836      	bhi.n	8018050 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8017fe2:	683b      	ldr	r3, [r7, #0]
 8017fe4:	889b      	ldrh	r3, [r3, #4]
 8017fe6:	b2db      	uxtb	r3, r3
 8017fe8:	4619      	mov	r1, r3
 8017fea:	6878      	ldr	r0, [r7, #4]
 8017fec:	f7ff fedb 	bl	8017da6 <USBD_CoreFindIF>
 8017ff0:	4603      	mov	r3, r0
 8017ff2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017ff4:	7bbb      	ldrb	r3, [r7, #14]
 8017ff6:	2bff      	cmp	r3, #255	@ 0xff
 8017ff8:	d01d      	beq.n	8018036 <USBD_StdItfReq+0x92>
 8017ffa:	7bbb      	ldrb	r3, [r7, #14]
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	d11a      	bne.n	8018036 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8018000:	7bba      	ldrb	r2, [r7, #14]
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	32ae      	adds	r2, #174	@ 0xae
 8018006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801800a:	689b      	ldr	r3, [r3, #8]
 801800c:	2b00      	cmp	r3, #0
 801800e:	d00f      	beq.n	8018030 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8018010:	7bba      	ldrb	r2, [r7, #14]
 8018012:	687b      	ldr	r3, [r7, #4]
 8018014:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8018018:	7bba      	ldrb	r2, [r7, #14]
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	32ae      	adds	r2, #174	@ 0xae
 801801e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018022:	689b      	ldr	r3, [r3, #8]
 8018024:	6839      	ldr	r1, [r7, #0]
 8018026:	6878      	ldr	r0, [r7, #4]
 8018028:	4798      	blx	r3
 801802a:	4603      	mov	r3, r0
 801802c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801802e:	e004      	b.n	801803a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8018030:	2303      	movs	r3, #3
 8018032:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8018034:	e001      	b.n	801803a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8018036:	2303      	movs	r3, #3
 8018038:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801803a:	683b      	ldr	r3, [r7, #0]
 801803c:	88db      	ldrh	r3, [r3, #6]
 801803e:	2b00      	cmp	r3, #0
 8018040:	d110      	bne.n	8018064 <USBD_StdItfReq+0xc0>
 8018042:	7bfb      	ldrb	r3, [r7, #15]
 8018044:	2b00      	cmp	r3, #0
 8018046:	d10d      	bne.n	8018064 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8018048:	6878      	ldr	r0, [r7, #4]
 801804a:	f000 fdfd 	bl	8018c48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801804e:	e009      	b.n	8018064 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8018050:	6839      	ldr	r1, [r7, #0]
 8018052:	6878      	ldr	r0, [r7, #4]
 8018054:	f000 fd21 	bl	8018a9a <USBD_CtlError>
          break;
 8018058:	e004      	b.n	8018064 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801805a:	6839      	ldr	r1, [r7, #0]
 801805c:	6878      	ldr	r0, [r7, #4]
 801805e:	f000 fd1c 	bl	8018a9a <USBD_CtlError>
          break;
 8018062:	e000      	b.n	8018066 <USBD_StdItfReq+0xc2>
          break;
 8018064:	bf00      	nop
      }
      break;
 8018066:	e004      	b.n	8018072 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8018068:	6839      	ldr	r1, [r7, #0]
 801806a:	6878      	ldr	r0, [r7, #4]
 801806c:	f000 fd15 	bl	8018a9a <USBD_CtlError>
      break;
 8018070:	bf00      	nop
  }

  return ret;
 8018072:	7bfb      	ldrb	r3, [r7, #15]
}
 8018074:	4618      	mov	r0, r3
 8018076:	3710      	adds	r7, #16
 8018078:	46bd      	mov	sp, r7
 801807a:	bd80      	pop	{r7, pc}

0801807c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801807c:	b580      	push	{r7, lr}
 801807e:	b084      	sub	sp, #16
 8018080:	af00      	add	r7, sp, #0
 8018082:	6078      	str	r0, [r7, #4]
 8018084:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8018086:	2300      	movs	r3, #0
 8018088:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801808a:	683b      	ldr	r3, [r7, #0]
 801808c:	889b      	ldrh	r3, [r3, #4]
 801808e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8018090:	683b      	ldr	r3, [r7, #0]
 8018092:	781b      	ldrb	r3, [r3, #0]
 8018094:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8018098:	2b40      	cmp	r3, #64	@ 0x40
 801809a:	d007      	beq.n	80180ac <USBD_StdEPReq+0x30>
 801809c:	2b40      	cmp	r3, #64	@ 0x40
 801809e:	f200 817f 	bhi.w	80183a0 <USBD_StdEPReq+0x324>
 80180a2:	2b00      	cmp	r3, #0
 80180a4:	d02a      	beq.n	80180fc <USBD_StdEPReq+0x80>
 80180a6:	2b20      	cmp	r3, #32
 80180a8:	f040 817a 	bne.w	80183a0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80180ac:	7bbb      	ldrb	r3, [r7, #14]
 80180ae:	4619      	mov	r1, r3
 80180b0:	6878      	ldr	r0, [r7, #4]
 80180b2:	f7ff fe85 	bl	8017dc0 <USBD_CoreFindEP>
 80180b6:	4603      	mov	r3, r0
 80180b8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80180ba:	7b7b      	ldrb	r3, [r7, #13]
 80180bc:	2bff      	cmp	r3, #255	@ 0xff
 80180be:	f000 8174 	beq.w	80183aa <USBD_StdEPReq+0x32e>
 80180c2:	7b7b      	ldrb	r3, [r7, #13]
 80180c4:	2b00      	cmp	r3, #0
 80180c6:	f040 8170 	bne.w	80183aa <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80180ca:	7b7a      	ldrb	r2, [r7, #13]
 80180cc:	687b      	ldr	r3, [r7, #4]
 80180ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80180d2:	7b7a      	ldrb	r2, [r7, #13]
 80180d4:	687b      	ldr	r3, [r7, #4]
 80180d6:	32ae      	adds	r2, #174	@ 0xae
 80180d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80180dc:	689b      	ldr	r3, [r3, #8]
 80180de:	2b00      	cmp	r3, #0
 80180e0:	f000 8163 	beq.w	80183aa <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80180e4:	7b7a      	ldrb	r2, [r7, #13]
 80180e6:	687b      	ldr	r3, [r7, #4]
 80180e8:	32ae      	adds	r2, #174	@ 0xae
 80180ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80180ee:	689b      	ldr	r3, [r3, #8]
 80180f0:	6839      	ldr	r1, [r7, #0]
 80180f2:	6878      	ldr	r0, [r7, #4]
 80180f4:	4798      	blx	r3
 80180f6:	4603      	mov	r3, r0
 80180f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80180fa:	e156      	b.n	80183aa <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80180fc:	683b      	ldr	r3, [r7, #0]
 80180fe:	785b      	ldrb	r3, [r3, #1]
 8018100:	2b03      	cmp	r3, #3
 8018102:	d008      	beq.n	8018116 <USBD_StdEPReq+0x9a>
 8018104:	2b03      	cmp	r3, #3
 8018106:	f300 8145 	bgt.w	8018394 <USBD_StdEPReq+0x318>
 801810a:	2b00      	cmp	r3, #0
 801810c:	f000 809b 	beq.w	8018246 <USBD_StdEPReq+0x1ca>
 8018110:	2b01      	cmp	r3, #1
 8018112:	d03c      	beq.n	801818e <USBD_StdEPReq+0x112>
 8018114:	e13e      	b.n	8018394 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801811c:	b2db      	uxtb	r3, r3
 801811e:	2b02      	cmp	r3, #2
 8018120:	d002      	beq.n	8018128 <USBD_StdEPReq+0xac>
 8018122:	2b03      	cmp	r3, #3
 8018124:	d016      	beq.n	8018154 <USBD_StdEPReq+0xd8>
 8018126:	e02c      	b.n	8018182 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8018128:	7bbb      	ldrb	r3, [r7, #14]
 801812a:	2b00      	cmp	r3, #0
 801812c:	d00d      	beq.n	801814a <USBD_StdEPReq+0xce>
 801812e:	7bbb      	ldrb	r3, [r7, #14]
 8018130:	2b80      	cmp	r3, #128	@ 0x80
 8018132:	d00a      	beq.n	801814a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8018134:	7bbb      	ldrb	r3, [r7, #14]
 8018136:	4619      	mov	r1, r3
 8018138:	6878      	ldr	r0, [r7, #4]
 801813a:	f001 f9d9 	bl	80194f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801813e:	2180      	movs	r1, #128	@ 0x80
 8018140:	6878      	ldr	r0, [r7, #4]
 8018142:	f001 f9d5 	bl	80194f0 <USBD_LL_StallEP>
 8018146:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8018148:	e020      	b.n	801818c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801814a:	6839      	ldr	r1, [r7, #0]
 801814c:	6878      	ldr	r0, [r7, #4]
 801814e:	f000 fca4 	bl	8018a9a <USBD_CtlError>
              break;
 8018152:	e01b      	b.n	801818c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8018154:	683b      	ldr	r3, [r7, #0]
 8018156:	885b      	ldrh	r3, [r3, #2]
 8018158:	2b00      	cmp	r3, #0
 801815a:	d10e      	bne.n	801817a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801815c:	7bbb      	ldrb	r3, [r7, #14]
 801815e:	2b00      	cmp	r3, #0
 8018160:	d00b      	beq.n	801817a <USBD_StdEPReq+0xfe>
 8018162:	7bbb      	ldrb	r3, [r7, #14]
 8018164:	2b80      	cmp	r3, #128	@ 0x80
 8018166:	d008      	beq.n	801817a <USBD_StdEPReq+0xfe>
 8018168:	683b      	ldr	r3, [r7, #0]
 801816a:	88db      	ldrh	r3, [r3, #6]
 801816c:	2b00      	cmp	r3, #0
 801816e:	d104      	bne.n	801817a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8018170:	7bbb      	ldrb	r3, [r7, #14]
 8018172:	4619      	mov	r1, r3
 8018174:	6878      	ldr	r0, [r7, #4]
 8018176:	f001 f9bb 	bl	80194f0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801817a:	6878      	ldr	r0, [r7, #4]
 801817c:	f000 fd64 	bl	8018c48 <USBD_CtlSendStatus>

              break;
 8018180:	e004      	b.n	801818c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8018182:	6839      	ldr	r1, [r7, #0]
 8018184:	6878      	ldr	r0, [r7, #4]
 8018186:	f000 fc88 	bl	8018a9a <USBD_CtlError>
              break;
 801818a:	bf00      	nop
          }
          break;
 801818c:	e107      	b.n	801839e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801818e:	687b      	ldr	r3, [r7, #4]
 8018190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8018194:	b2db      	uxtb	r3, r3
 8018196:	2b02      	cmp	r3, #2
 8018198:	d002      	beq.n	80181a0 <USBD_StdEPReq+0x124>
 801819a:	2b03      	cmp	r3, #3
 801819c:	d016      	beq.n	80181cc <USBD_StdEPReq+0x150>
 801819e:	e04b      	b.n	8018238 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80181a0:	7bbb      	ldrb	r3, [r7, #14]
 80181a2:	2b00      	cmp	r3, #0
 80181a4:	d00d      	beq.n	80181c2 <USBD_StdEPReq+0x146>
 80181a6:	7bbb      	ldrb	r3, [r7, #14]
 80181a8:	2b80      	cmp	r3, #128	@ 0x80
 80181aa:	d00a      	beq.n	80181c2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80181ac:	7bbb      	ldrb	r3, [r7, #14]
 80181ae:	4619      	mov	r1, r3
 80181b0:	6878      	ldr	r0, [r7, #4]
 80181b2:	f001 f99d 	bl	80194f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80181b6:	2180      	movs	r1, #128	@ 0x80
 80181b8:	6878      	ldr	r0, [r7, #4]
 80181ba:	f001 f999 	bl	80194f0 <USBD_LL_StallEP>
 80181be:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80181c0:	e040      	b.n	8018244 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80181c2:	6839      	ldr	r1, [r7, #0]
 80181c4:	6878      	ldr	r0, [r7, #4]
 80181c6:	f000 fc68 	bl	8018a9a <USBD_CtlError>
              break;
 80181ca:	e03b      	b.n	8018244 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80181cc:	683b      	ldr	r3, [r7, #0]
 80181ce:	885b      	ldrh	r3, [r3, #2]
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d136      	bne.n	8018242 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80181d4:	7bbb      	ldrb	r3, [r7, #14]
 80181d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d004      	beq.n	80181e8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80181de:	7bbb      	ldrb	r3, [r7, #14]
 80181e0:	4619      	mov	r1, r3
 80181e2:	6878      	ldr	r0, [r7, #4]
 80181e4:	f001 f9a3 	bl	801952e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80181e8:	6878      	ldr	r0, [r7, #4]
 80181ea:	f000 fd2d 	bl	8018c48 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80181ee:	7bbb      	ldrb	r3, [r7, #14]
 80181f0:	4619      	mov	r1, r3
 80181f2:	6878      	ldr	r0, [r7, #4]
 80181f4:	f7ff fde4 	bl	8017dc0 <USBD_CoreFindEP>
 80181f8:	4603      	mov	r3, r0
 80181fa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80181fc:	7b7b      	ldrb	r3, [r7, #13]
 80181fe:	2bff      	cmp	r3, #255	@ 0xff
 8018200:	d01f      	beq.n	8018242 <USBD_StdEPReq+0x1c6>
 8018202:	7b7b      	ldrb	r3, [r7, #13]
 8018204:	2b00      	cmp	r3, #0
 8018206:	d11c      	bne.n	8018242 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8018208:	7b7a      	ldrb	r2, [r7, #13]
 801820a:	687b      	ldr	r3, [r7, #4]
 801820c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8018210:	7b7a      	ldrb	r2, [r7, #13]
 8018212:	687b      	ldr	r3, [r7, #4]
 8018214:	32ae      	adds	r2, #174	@ 0xae
 8018216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801821a:	689b      	ldr	r3, [r3, #8]
 801821c:	2b00      	cmp	r3, #0
 801821e:	d010      	beq.n	8018242 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8018220:	7b7a      	ldrb	r2, [r7, #13]
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	32ae      	adds	r2, #174	@ 0xae
 8018226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801822a:	689b      	ldr	r3, [r3, #8]
 801822c:	6839      	ldr	r1, [r7, #0]
 801822e:	6878      	ldr	r0, [r7, #4]
 8018230:	4798      	blx	r3
 8018232:	4603      	mov	r3, r0
 8018234:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8018236:	e004      	b.n	8018242 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8018238:	6839      	ldr	r1, [r7, #0]
 801823a:	6878      	ldr	r0, [r7, #4]
 801823c:	f000 fc2d 	bl	8018a9a <USBD_CtlError>
              break;
 8018240:	e000      	b.n	8018244 <USBD_StdEPReq+0x1c8>
              break;
 8018242:	bf00      	nop
          }
          break;
 8018244:	e0ab      	b.n	801839e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801824c:	b2db      	uxtb	r3, r3
 801824e:	2b02      	cmp	r3, #2
 8018250:	d002      	beq.n	8018258 <USBD_StdEPReq+0x1dc>
 8018252:	2b03      	cmp	r3, #3
 8018254:	d032      	beq.n	80182bc <USBD_StdEPReq+0x240>
 8018256:	e097      	b.n	8018388 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8018258:	7bbb      	ldrb	r3, [r7, #14]
 801825a:	2b00      	cmp	r3, #0
 801825c:	d007      	beq.n	801826e <USBD_StdEPReq+0x1f2>
 801825e:	7bbb      	ldrb	r3, [r7, #14]
 8018260:	2b80      	cmp	r3, #128	@ 0x80
 8018262:	d004      	beq.n	801826e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8018264:	6839      	ldr	r1, [r7, #0]
 8018266:	6878      	ldr	r0, [r7, #4]
 8018268:	f000 fc17 	bl	8018a9a <USBD_CtlError>
                break;
 801826c:	e091      	b.n	8018392 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801826e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018272:	2b00      	cmp	r3, #0
 8018274:	da0b      	bge.n	801828e <USBD_StdEPReq+0x212>
 8018276:	7bbb      	ldrb	r3, [r7, #14]
 8018278:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801827c:	4613      	mov	r3, r2
 801827e:	009b      	lsls	r3, r3, #2
 8018280:	4413      	add	r3, r2
 8018282:	009b      	lsls	r3, r3, #2
 8018284:	3310      	adds	r3, #16
 8018286:	687a      	ldr	r2, [r7, #4]
 8018288:	4413      	add	r3, r2
 801828a:	3304      	adds	r3, #4
 801828c:	e00b      	b.n	80182a6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801828e:	7bbb      	ldrb	r3, [r7, #14]
 8018290:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8018294:	4613      	mov	r3, r2
 8018296:	009b      	lsls	r3, r3, #2
 8018298:	4413      	add	r3, r2
 801829a:	009b      	lsls	r3, r3, #2
 801829c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80182a0:	687a      	ldr	r2, [r7, #4]
 80182a2:	4413      	add	r3, r2
 80182a4:	3304      	adds	r3, #4
 80182a6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80182a8:	68bb      	ldr	r3, [r7, #8]
 80182aa:	2200      	movs	r2, #0
 80182ac:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80182ae:	68bb      	ldr	r3, [r7, #8]
 80182b0:	2202      	movs	r2, #2
 80182b2:	4619      	mov	r1, r3
 80182b4:	6878      	ldr	r0, [r7, #4]
 80182b6:	f000 fc6d 	bl	8018b94 <USBD_CtlSendData>
              break;
 80182ba:	e06a      	b.n	8018392 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80182bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80182c0:	2b00      	cmp	r3, #0
 80182c2:	da11      	bge.n	80182e8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80182c4:	7bbb      	ldrb	r3, [r7, #14]
 80182c6:	f003 020f 	and.w	r2, r3, #15
 80182ca:	6879      	ldr	r1, [r7, #4]
 80182cc:	4613      	mov	r3, r2
 80182ce:	009b      	lsls	r3, r3, #2
 80182d0:	4413      	add	r3, r2
 80182d2:	009b      	lsls	r3, r3, #2
 80182d4:	440b      	add	r3, r1
 80182d6:	3324      	adds	r3, #36	@ 0x24
 80182d8:	881b      	ldrh	r3, [r3, #0]
 80182da:	2b00      	cmp	r3, #0
 80182dc:	d117      	bne.n	801830e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80182de:	6839      	ldr	r1, [r7, #0]
 80182e0:	6878      	ldr	r0, [r7, #4]
 80182e2:	f000 fbda 	bl	8018a9a <USBD_CtlError>
                  break;
 80182e6:	e054      	b.n	8018392 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80182e8:	7bbb      	ldrb	r3, [r7, #14]
 80182ea:	f003 020f 	and.w	r2, r3, #15
 80182ee:	6879      	ldr	r1, [r7, #4]
 80182f0:	4613      	mov	r3, r2
 80182f2:	009b      	lsls	r3, r3, #2
 80182f4:	4413      	add	r3, r2
 80182f6:	009b      	lsls	r3, r3, #2
 80182f8:	440b      	add	r3, r1
 80182fa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80182fe:	881b      	ldrh	r3, [r3, #0]
 8018300:	2b00      	cmp	r3, #0
 8018302:	d104      	bne.n	801830e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8018304:	6839      	ldr	r1, [r7, #0]
 8018306:	6878      	ldr	r0, [r7, #4]
 8018308:	f000 fbc7 	bl	8018a9a <USBD_CtlError>
                  break;
 801830c:	e041      	b.n	8018392 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801830e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018312:	2b00      	cmp	r3, #0
 8018314:	da0b      	bge.n	801832e <USBD_StdEPReq+0x2b2>
 8018316:	7bbb      	ldrb	r3, [r7, #14]
 8018318:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801831c:	4613      	mov	r3, r2
 801831e:	009b      	lsls	r3, r3, #2
 8018320:	4413      	add	r3, r2
 8018322:	009b      	lsls	r3, r3, #2
 8018324:	3310      	adds	r3, #16
 8018326:	687a      	ldr	r2, [r7, #4]
 8018328:	4413      	add	r3, r2
 801832a:	3304      	adds	r3, #4
 801832c:	e00b      	b.n	8018346 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801832e:	7bbb      	ldrb	r3, [r7, #14]
 8018330:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8018334:	4613      	mov	r3, r2
 8018336:	009b      	lsls	r3, r3, #2
 8018338:	4413      	add	r3, r2
 801833a:	009b      	lsls	r3, r3, #2
 801833c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8018340:	687a      	ldr	r2, [r7, #4]
 8018342:	4413      	add	r3, r2
 8018344:	3304      	adds	r3, #4
 8018346:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8018348:	7bbb      	ldrb	r3, [r7, #14]
 801834a:	2b00      	cmp	r3, #0
 801834c:	d002      	beq.n	8018354 <USBD_StdEPReq+0x2d8>
 801834e:	7bbb      	ldrb	r3, [r7, #14]
 8018350:	2b80      	cmp	r3, #128	@ 0x80
 8018352:	d103      	bne.n	801835c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8018354:	68bb      	ldr	r3, [r7, #8]
 8018356:	2200      	movs	r2, #0
 8018358:	601a      	str	r2, [r3, #0]
 801835a:	e00e      	b.n	801837a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801835c:	7bbb      	ldrb	r3, [r7, #14]
 801835e:	4619      	mov	r1, r3
 8018360:	6878      	ldr	r0, [r7, #4]
 8018362:	f001 f903 	bl	801956c <USBD_LL_IsStallEP>
 8018366:	4603      	mov	r3, r0
 8018368:	2b00      	cmp	r3, #0
 801836a:	d003      	beq.n	8018374 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801836c:	68bb      	ldr	r3, [r7, #8]
 801836e:	2201      	movs	r2, #1
 8018370:	601a      	str	r2, [r3, #0]
 8018372:	e002      	b.n	801837a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8018374:	68bb      	ldr	r3, [r7, #8]
 8018376:	2200      	movs	r2, #0
 8018378:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801837a:	68bb      	ldr	r3, [r7, #8]
 801837c:	2202      	movs	r2, #2
 801837e:	4619      	mov	r1, r3
 8018380:	6878      	ldr	r0, [r7, #4]
 8018382:	f000 fc07 	bl	8018b94 <USBD_CtlSendData>
              break;
 8018386:	e004      	b.n	8018392 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8018388:	6839      	ldr	r1, [r7, #0]
 801838a:	6878      	ldr	r0, [r7, #4]
 801838c:	f000 fb85 	bl	8018a9a <USBD_CtlError>
              break;
 8018390:	bf00      	nop
          }
          break;
 8018392:	e004      	b.n	801839e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8018394:	6839      	ldr	r1, [r7, #0]
 8018396:	6878      	ldr	r0, [r7, #4]
 8018398:	f000 fb7f 	bl	8018a9a <USBD_CtlError>
          break;
 801839c:	bf00      	nop
      }
      break;
 801839e:	e005      	b.n	80183ac <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80183a0:	6839      	ldr	r1, [r7, #0]
 80183a2:	6878      	ldr	r0, [r7, #4]
 80183a4:	f000 fb79 	bl	8018a9a <USBD_CtlError>
      break;
 80183a8:	e000      	b.n	80183ac <USBD_StdEPReq+0x330>
      break;
 80183aa:	bf00      	nop
  }

  return ret;
 80183ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80183ae:	4618      	mov	r0, r3
 80183b0:	3710      	adds	r7, #16
 80183b2:	46bd      	mov	sp, r7
 80183b4:	bd80      	pop	{r7, pc}
	...

080183b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80183b8:	b580      	push	{r7, lr}
 80183ba:	b084      	sub	sp, #16
 80183bc:	af00      	add	r7, sp, #0
 80183be:	6078      	str	r0, [r7, #4]
 80183c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80183c2:	2300      	movs	r3, #0
 80183c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80183c6:	2300      	movs	r3, #0
 80183c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80183ca:	2300      	movs	r3, #0
 80183cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80183ce:	683b      	ldr	r3, [r7, #0]
 80183d0:	885b      	ldrh	r3, [r3, #2]
 80183d2:	0a1b      	lsrs	r3, r3, #8
 80183d4:	b29b      	uxth	r3, r3
 80183d6:	3b01      	subs	r3, #1
 80183d8:	2b0e      	cmp	r3, #14
 80183da:	f200 8152 	bhi.w	8018682 <USBD_GetDescriptor+0x2ca>
 80183de:	a201      	add	r2, pc, #4	@ (adr r2, 80183e4 <USBD_GetDescriptor+0x2c>)
 80183e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80183e4:	08018455 	.word	0x08018455
 80183e8:	0801846d 	.word	0x0801846d
 80183ec:	080184ad 	.word	0x080184ad
 80183f0:	08018683 	.word	0x08018683
 80183f4:	08018683 	.word	0x08018683
 80183f8:	08018623 	.word	0x08018623
 80183fc:	0801864f 	.word	0x0801864f
 8018400:	08018683 	.word	0x08018683
 8018404:	08018683 	.word	0x08018683
 8018408:	08018683 	.word	0x08018683
 801840c:	08018683 	.word	0x08018683
 8018410:	08018683 	.word	0x08018683
 8018414:	08018683 	.word	0x08018683
 8018418:	08018683 	.word	0x08018683
 801841c:	08018421 	.word	0x08018421
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018426:	69db      	ldr	r3, [r3, #28]
 8018428:	2b00      	cmp	r3, #0
 801842a:	d00b      	beq.n	8018444 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018432:	69db      	ldr	r3, [r3, #28]
 8018434:	687a      	ldr	r2, [r7, #4]
 8018436:	7c12      	ldrb	r2, [r2, #16]
 8018438:	f107 0108 	add.w	r1, r7, #8
 801843c:	4610      	mov	r0, r2
 801843e:	4798      	blx	r3
 8018440:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8018442:	e126      	b.n	8018692 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8018444:	6839      	ldr	r1, [r7, #0]
 8018446:	6878      	ldr	r0, [r7, #4]
 8018448:	f000 fb27 	bl	8018a9a <USBD_CtlError>
        err++;
 801844c:	7afb      	ldrb	r3, [r7, #11]
 801844e:	3301      	adds	r3, #1
 8018450:	72fb      	strb	r3, [r7, #11]
      break;
 8018452:	e11e      	b.n	8018692 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801845a:	681b      	ldr	r3, [r3, #0]
 801845c:	687a      	ldr	r2, [r7, #4]
 801845e:	7c12      	ldrb	r2, [r2, #16]
 8018460:	f107 0108 	add.w	r1, r7, #8
 8018464:	4610      	mov	r0, r2
 8018466:	4798      	blx	r3
 8018468:	60f8      	str	r0, [r7, #12]
      break;
 801846a:	e112      	b.n	8018692 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801846c:	687b      	ldr	r3, [r7, #4]
 801846e:	7c1b      	ldrb	r3, [r3, #16]
 8018470:	2b00      	cmp	r3, #0
 8018472:	d10d      	bne.n	8018490 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801847a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801847c:	f107 0208 	add.w	r2, r7, #8
 8018480:	4610      	mov	r0, r2
 8018482:	4798      	blx	r3
 8018484:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8018486:	68fb      	ldr	r3, [r7, #12]
 8018488:	3301      	adds	r3, #1
 801848a:	2202      	movs	r2, #2
 801848c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801848e:	e100      	b.n	8018692 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8018496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018498:	f107 0208 	add.w	r2, r7, #8
 801849c:	4610      	mov	r0, r2
 801849e:	4798      	blx	r3
 80184a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	3301      	adds	r3, #1
 80184a6:	2202      	movs	r2, #2
 80184a8:	701a      	strb	r2, [r3, #0]
      break;
 80184aa:	e0f2      	b.n	8018692 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80184ac:	683b      	ldr	r3, [r7, #0]
 80184ae:	885b      	ldrh	r3, [r3, #2]
 80184b0:	b2db      	uxtb	r3, r3
 80184b2:	2b05      	cmp	r3, #5
 80184b4:	f200 80ac 	bhi.w	8018610 <USBD_GetDescriptor+0x258>
 80184b8:	a201      	add	r2, pc, #4	@ (adr r2, 80184c0 <USBD_GetDescriptor+0x108>)
 80184ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80184be:	bf00      	nop
 80184c0:	080184d9 	.word	0x080184d9
 80184c4:	0801850d 	.word	0x0801850d
 80184c8:	08018541 	.word	0x08018541
 80184cc:	08018575 	.word	0x08018575
 80184d0:	080185a9 	.word	0x080185a9
 80184d4:	080185dd 	.word	0x080185dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80184de:	685b      	ldr	r3, [r3, #4]
 80184e0:	2b00      	cmp	r3, #0
 80184e2:	d00b      	beq.n	80184fc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80184ea:	685b      	ldr	r3, [r3, #4]
 80184ec:	687a      	ldr	r2, [r7, #4]
 80184ee:	7c12      	ldrb	r2, [r2, #16]
 80184f0:	f107 0108 	add.w	r1, r7, #8
 80184f4:	4610      	mov	r0, r2
 80184f6:	4798      	blx	r3
 80184f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80184fa:	e091      	b.n	8018620 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80184fc:	6839      	ldr	r1, [r7, #0]
 80184fe:	6878      	ldr	r0, [r7, #4]
 8018500:	f000 facb 	bl	8018a9a <USBD_CtlError>
            err++;
 8018504:	7afb      	ldrb	r3, [r7, #11]
 8018506:	3301      	adds	r3, #1
 8018508:	72fb      	strb	r3, [r7, #11]
          break;
 801850a:	e089      	b.n	8018620 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018512:	689b      	ldr	r3, [r3, #8]
 8018514:	2b00      	cmp	r3, #0
 8018516:	d00b      	beq.n	8018530 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8018518:	687b      	ldr	r3, [r7, #4]
 801851a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801851e:	689b      	ldr	r3, [r3, #8]
 8018520:	687a      	ldr	r2, [r7, #4]
 8018522:	7c12      	ldrb	r2, [r2, #16]
 8018524:	f107 0108 	add.w	r1, r7, #8
 8018528:	4610      	mov	r0, r2
 801852a:	4798      	blx	r3
 801852c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801852e:	e077      	b.n	8018620 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8018530:	6839      	ldr	r1, [r7, #0]
 8018532:	6878      	ldr	r0, [r7, #4]
 8018534:	f000 fab1 	bl	8018a9a <USBD_CtlError>
            err++;
 8018538:	7afb      	ldrb	r3, [r7, #11]
 801853a:	3301      	adds	r3, #1
 801853c:	72fb      	strb	r3, [r7, #11]
          break;
 801853e:	e06f      	b.n	8018620 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8018540:	687b      	ldr	r3, [r7, #4]
 8018542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018546:	68db      	ldr	r3, [r3, #12]
 8018548:	2b00      	cmp	r3, #0
 801854a:	d00b      	beq.n	8018564 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801854c:	687b      	ldr	r3, [r7, #4]
 801854e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018552:	68db      	ldr	r3, [r3, #12]
 8018554:	687a      	ldr	r2, [r7, #4]
 8018556:	7c12      	ldrb	r2, [r2, #16]
 8018558:	f107 0108 	add.w	r1, r7, #8
 801855c:	4610      	mov	r0, r2
 801855e:	4798      	blx	r3
 8018560:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8018562:	e05d      	b.n	8018620 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8018564:	6839      	ldr	r1, [r7, #0]
 8018566:	6878      	ldr	r0, [r7, #4]
 8018568:	f000 fa97 	bl	8018a9a <USBD_CtlError>
            err++;
 801856c:	7afb      	ldrb	r3, [r7, #11]
 801856e:	3301      	adds	r3, #1
 8018570:	72fb      	strb	r3, [r7, #11]
          break;
 8018572:	e055      	b.n	8018620 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8018574:	687b      	ldr	r3, [r7, #4]
 8018576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801857a:	691b      	ldr	r3, [r3, #16]
 801857c:	2b00      	cmp	r3, #0
 801857e:	d00b      	beq.n	8018598 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8018580:	687b      	ldr	r3, [r7, #4]
 8018582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8018586:	691b      	ldr	r3, [r3, #16]
 8018588:	687a      	ldr	r2, [r7, #4]
 801858a:	7c12      	ldrb	r2, [r2, #16]
 801858c:	f107 0108 	add.w	r1, r7, #8
 8018590:	4610      	mov	r0, r2
 8018592:	4798      	blx	r3
 8018594:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8018596:	e043      	b.n	8018620 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8018598:	6839      	ldr	r1, [r7, #0]
 801859a:	6878      	ldr	r0, [r7, #4]
 801859c:	f000 fa7d 	bl	8018a9a <USBD_CtlError>
            err++;
 80185a0:	7afb      	ldrb	r3, [r7, #11]
 80185a2:	3301      	adds	r3, #1
 80185a4:	72fb      	strb	r3, [r7, #11]
          break;
 80185a6:	e03b      	b.n	8018620 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80185ae:	695b      	ldr	r3, [r3, #20]
 80185b0:	2b00      	cmp	r3, #0
 80185b2:	d00b      	beq.n	80185cc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80185b4:	687b      	ldr	r3, [r7, #4]
 80185b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80185ba:	695b      	ldr	r3, [r3, #20]
 80185bc:	687a      	ldr	r2, [r7, #4]
 80185be:	7c12      	ldrb	r2, [r2, #16]
 80185c0:	f107 0108 	add.w	r1, r7, #8
 80185c4:	4610      	mov	r0, r2
 80185c6:	4798      	blx	r3
 80185c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80185ca:	e029      	b.n	8018620 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80185cc:	6839      	ldr	r1, [r7, #0]
 80185ce:	6878      	ldr	r0, [r7, #4]
 80185d0:	f000 fa63 	bl	8018a9a <USBD_CtlError>
            err++;
 80185d4:	7afb      	ldrb	r3, [r7, #11]
 80185d6:	3301      	adds	r3, #1
 80185d8:	72fb      	strb	r3, [r7, #11]
          break;
 80185da:	e021      	b.n	8018620 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80185dc:	687b      	ldr	r3, [r7, #4]
 80185de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80185e2:	699b      	ldr	r3, [r3, #24]
 80185e4:	2b00      	cmp	r3, #0
 80185e6:	d00b      	beq.n	8018600 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80185e8:	687b      	ldr	r3, [r7, #4]
 80185ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80185ee:	699b      	ldr	r3, [r3, #24]
 80185f0:	687a      	ldr	r2, [r7, #4]
 80185f2:	7c12      	ldrb	r2, [r2, #16]
 80185f4:	f107 0108 	add.w	r1, r7, #8
 80185f8:	4610      	mov	r0, r2
 80185fa:	4798      	blx	r3
 80185fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80185fe:	e00f      	b.n	8018620 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8018600:	6839      	ldr	r1, [r7, #0]
 8018602:	6878      	ldr	r0, [r7, #4]
 8018604:	f000 fa49 	bl	8018a9a <USBD_CtlError>
            err++;
 8018608:	7afb      	ldrb	r3, [r7, #11]
 801860a:	3301      	adds	r3, #1
 801860c:	72fb      	strb	r3, [r7, #11]
          break;
 801860e:	e007      	b.n	8018620 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8018610:	6839      	ldr	r1, [r7, #0]
 8018612:	6878      	ldr	r0, [r7, #4]
 8018614:	f000 fa41 	bl	8018a9a <USBD_CtlError>
          err++;
 8018618:	7afb      	ldrb	r3, [r7, #11]
 801861a:	3301      	adds	r3, #1
 801861c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801861e:	bf00      	nop
      }
      break;
 8018620:	e037      	b.n	8018692 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	7c1b      	ldrb	r3, [r3, #16]
 8018626:	2b00      	cmp	r3, #0
 8018628:	d109      	bne.n	801863e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8018630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018632:	f107 0208 	add.w	r2, r7, #8
 8018636:	4610      	mov	r0, r2
 8018638:	4798      	blx	r3
 801863a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801863c:	e029      	b.n	8018692 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801863e:	6839      	ldr	r1, [r7, #0]
 8018640:	6878      	ldr	r0, [r7, #4]
 8018642:	f000 fa2a 	bl	8018a9a <USBD_CtlError>
        err++;
 8018646:	7afb      	ldrb	r3, [r7, #11]
 8018648:	3301      	adds	r3, #1
 801864a:	72fb      	strb	r3, [r7, #11]
      break;
 801864c:	e021      	b.n	8018692 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801864e:	687b      	ldr	r3, [r7, #4]
 8018650:	7c1b      	ldrb	r3, [r3, #16]
 8018652:	2b00      	cmp	r3, #0
 8018654:	d10d      	bne.n	8018672 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8018656:	687b      	ldr	r3, [r7, #4]
 8018658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801865c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801865e:	f107 0208 	add.w	r2, r7, #8
 8018662:	4610      	mov	r0, r2
 8018664:	4798      	blx	r3
 8018666:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8018668:	68fb      	ldr	r3, [r7, #12]
 801866a:	3301      	adds	r3, #1
 801866c:	2207      	movs	r2, #7
 801866e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8018670:	e00f      	b.n	8018692 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8018672:	6839      	ldr	r1, [r7, #0]
 8018674:	6878      	ldr	r0, [r7, #4]
 8018676:	f000 fa10 	bl	8018a9a <USBD_CtlError>
        err++;
 801867a:	7afb      	ldrb	r3, [r7, #11]
 801867c:	3301      	adds	r3, #1
 801867e:	72fb      	strb	r3, [r7, #11]
      break;
 8018680:	e007      	b.n	8018692 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8018682:	6839      	ldr	r1, [r7, #0]
 8018684:	6878      	ldr	r0, [r7, #4]
 8018686:	f000 fa08 	bl	8018a9a <USBD_CtlError>
      err++;
 801868a:	7afb      	ldrb	r3, [r7, #11]
 801868c:	3301      	adds	r3, #1
 801868e:	72fb      	strb	r3, [r7, #11]
      break;
 8018690:	bf00      	nop
  }

  if (err != 0U)
 8018692:	7afb      	ldrb	r3, [r7, #11]
 8018694:	2b00      	cmp	r3, #0
 8018696:	d11e      	bne.n	80186d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8018698:	683b      	ldr	r3, [r7, #0]
 801869a:	88db      	ldrh	r3, [r3, #6]
 801869c:	2b00      	cmp	r3, #0
 801869e:	d016      	beq.n	80186ce <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80186a0:	893b      	ldrh	r3, [r7, #8]
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d00e      	beq.n	80186c4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80186a6:	683b      	ldr	r3, [r7, #0]
 80186a8:	88da      	ldrh	r2, [r3, #6]
 80186aa:	893b      	ldrh	r3, [r7, #8]
 80186ac:	4293      	cmp	r3, r2
 80186ae:	bf28      	it	cs
 80186b0:	4613      	movcs	r3, r2
 80186b2:	b29b      	uxth	r3, r3
 80186b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80186b6:	893b      	ldrh	r3, [r7, #8]
 80186b8:	461a      	mov	r2, r3
 80186ba:	68f9      	ldr	r1, [r7, #12]
 80186bc:	6878      	ldr	r0, [r7, #4]
 80186be:	f000 fa69 	bl	8018b94 <USBD_CtlSendData>
 80186c2:	e009      	b.n	80186d8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80186c4:	6839      	ldr	r1, [r7, #0]
 80186c6:	6878      	ldr	r0, [r7, #4]
 80186c8:	f000 f9e7 	bl	8018a9a <USBD_CtlError>
 80186cc:	e004      	b.n	80186d8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80186ce:	6878      	ldr	r0, [r7, #4]
 80186d0:	f000 faba 	bl	8018c48 <USBD_CtlSendStatus>
 80186d4:	e000      	b.n	80186d8 <USBD_GetDescriptor+0x320>
    return;
 80186d6:	bf00      	nop
  }
}
 80186d8:	3710      	adds	r7, #16
 80186da:	46bd      	mov	sp, r7
 80186dc:	bd80      	pop	{r7, pc}
 80186de:	bf00      	nop

080186e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	b084      	sub	sp, #16
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	6078      	str	r0, [r7, #4]
 80186e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80186ea:	683b      	ldr	r3, [r7, #0]
 80186ec:	889b      	ldrh	r3, [r3, #4]
 80186ee:	2b00      	cmp	r3, #0
 80186f0:	d131      	bne.n	8018756 <USBD_SetAddress+0x76>
 80186f2:	683b      	ldr	r3, [r7, #0]
 80186f4:	88db      	ldrh	r3, [r3, #6]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d12d      	bne.n	8018756 <USBD_SetAddress+0x76>
 80186fa:	683b      	ldr	r3, [r7, #0]
 80186fc:	885b      	ldrh	r3, [r3, #2]
 80186fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8018700:	d829      	bhi.n	8018756 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8018702:	683b      	ldr	r3, [r7, #0]
 8018704:	885b      	ldrh	r3, [r3, #2]
 8018706:	b2db      	uxtb	r3, r3
 8018708:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801870c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8018714:	b2db      	uxtb	r3, r3
 8018716:	2b03      	cmp	r3, #3
 8018718:	d104      	bne.n	8018724 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801871a:	6839      	ldr	r1, [r7, #0]
 801871c:	6878      	ldr	r0, [r7, #4]
 801871e:	f000 f9bc 	bl	8018a9a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018722:	e01d      	b.n	8018760 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	7bfa      	ldrb	r2, [r7, #15]
 8018728:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801872c:	7bfb      	ldrb	r3, [r7, #15]
 801872e:	4619      	mov	r1, r3
 8018730:	6878      	ldr	r0, [r7, #4]
 8018732:	f000 ff47 	bl	80195c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8018736:	6878      	ldr	r0, [r7, #4]
 8018738:	f000 fa86 	bl	8018c48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801873c:	7bfb      	ldrb	r3, [r7, #15]
 801873e:	2b00      	cmp	r3, #0
 8018740:	d004      	beq.n	801874c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8018742:	687b      	ldr	r3, [r7, #4]
 8018744:	2202      	movs	r2, #2
 8018746:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801874a:	e009      	b.n	8018760 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801874c:	687b      	ldr	r3, [r7, #4]
 801874e:	2201      	movs	r2, #1
 8018750:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018754:	e004      	b.n	8018760 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8018756:	6839      	ldr	r1, [r7, #0]
 8018758:	6878      	ldr	r0, [r7, #4]
 801875a:	f000 f99e 	bl	8018a9a <USBD_CtlError>
  }
}
 801875e:	bf00      	nop
 8018760:	bf00      	nop
 8018762:	3710      	adds	r7, #16
 8018764:	46bd      	mov	sp, r7
 8018766:	bd80      	pop	{r7, pc}

08018768 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018768:	b580      	push	{r7, lr}
 801876a:	b084      	sub	sp, #16
 801876c:	af00      	add	r7, sp, #0
 801876e:	6078      	str	r0, [r7, #4]
 8018770:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8018772:	2300      	movs	r3, #0
 8018774:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8018776:	683b      	ldr	r3, [r7, #0]
 8018778:	885b      	ldrh	r3, [r3, #2]
 801877a:	b2da      	uxtb	r2, r3
 801877c:	4b4e      	ldr	r3, [pc, #312]	@ (80188b8 <USBD_SetConfig+0x150>)
 801877e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8018780:	4b4d      	ldr	r3, [pc, #308]	@ (80188b8 <USBD_SetConfig+0x150>)
 8018782:	781b      	ldrb	r3, [r3, #0]
 8018784:	2b01      	cmp	r3, #1
 8018786:	d905      	bls.n	8018794 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8018788:	6839      	ldr	r1, [r7, #0]
 801878a:	6878      	ldr	r0, [r7, #4]
 801878c:	f000 f985 	bl	8018a9a <USBD_CtlError>
    return USBD_FAIL;
 8018790:	2303      	movs	r3, #3
 8018792:	e08c      	b.n	80188ae <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8018794:	687b      	ldr	r3, [r7, #4]
 8018796:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801879a:	b2db      	uxtb	r3, r3
 801879c:	2b02      	cmp	r3, #2
 801879e:	d002      	beq.n	80187a6 <USBD_SetConfig+0x3e>
 80187a0:	2b03      	cmp	r3, #3
 80187a2:	d029      	beq.n	80187f8 <USBD_SetConfig+0x90>
 80187a4:	e075      	b.n	8018892 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80187a6:	4b44      	ldr	r3, [pc, #272]	@ (80188b8 <USBD_SetConfig+0x150>)
 80187a8:	781b      	ldrb	r3, [r3, #0]
 80187aa:	2b00      	cmp	r3, #0
 80187ac:	d020      	beq.n	80187f0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80187ae:	4b42      	ldr	r3, [pc, #264]	@ (80188b8 <USBD_SetConfig+0x150>)
 80187b0:	781b      	ldrb	r3, [r3, #0]
 80187b2:	461a      	mov	r2, r3
 80187b4:	687b      	ldr	r3, [r7, #4]
 80187b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80187b8:	4b3f      	ldr	r3, [pc, #252]	@ (80188b8 <USBD_SetConfig+0x150>)
 80187ba:	781b      	ldrb	r3, [r3, #0]
 80187bc:	4619      	mov	r1, r3
 80187be:	6878      	ldr	r0, [r7, #4]
 80187c0:	f7fe ffb9 	bl	8017736 <USBD_SetClassConfig>
 80187c4:	4603      	mov	r3, r0
 80187c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80187c8:	7bfb      	ldrb	r3, [r7, #15]
 80187ca:	2b00      	cmp	r3, #0
 80187cc:	d008      	beq.n	80187e0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80187ce:	6839      	ldr	r1, [r7, #0]
 80187d0:	6878      	ldr	r0, [r7, #4]
 80187d2:	f000 f962 	bl	8018a9a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80187d6:	687b      	ldr	r3, [r7, #4]
 80187d8:	2202      	movs	r2, #2
 80187da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80187de:	e065      	b.n	80188ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80187e0:	6878      	ldr	r0, [r7, #4]
 80187e2:	f000 fa31 	bl	8018c48 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80187e6:	687b      	ldr	r3, [r7, #4]
 80187e8:	2203      	movs	r2, #3
 80187ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80187ee:	e05d      	b.n	80188ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80187f0:	6878      	ldr	r0, [r7, #4]
 80187f2:	f000 fa29 	bl	8018c48 <USBD_CtlSendStatus>
      break;
 80187f6:	e059      	b.n	80188ac <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80187f8:	4b2f      	ldr	r3, [pc, #188]	@ (80188b8 <USBD_SetConfig+0x150>)
 80187fa:	781b      	ldrb	r3, [r3, #0]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d112      	bne.n	8018826 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8018800:	687b      	ldr	r3, [r7, #4]
 8018802:	2202      	movs	r2, #2
 8018804:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8018808:	4b2b      	ldr	r3, [pc, #172]	@ (80188b8 <USBD_SetConfig+0x150>)
 801880a:	781b      	ldrb	r3, [r3, #0]
 801880c:	461a      	mov	r2, r3
 801880e:	687b      	ldr	r3, [r7, #4]
 8018810:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8018812:	4b29      	ldr	r3, [pc, #164]	@ (80188b8 <USBD_SetConfig+0x150>)
 8018814:	781b      	ldrb	r3, [r3, #0]
 8018816:	4619      	mov	r1, r3
 8018818:	6878      	ldr	r0, [r7, #4]
 801881a:	f7fe ffa8 	bl	801776e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801881e:	6878      	ldr	r0, [r7, #4]
 8018820:	f000 fa12 	bl	8018c48 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8018824:	e042      	b.n	80188ac <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8018826:	4b24      	ldr	r3, [pc, #144]	@ (80188b8 <USBD_SetConfig+0x150>)
 8018828:	781b      	ldrb	r3, [r3, #0]
 801882a:	461a      	mov	r2, r3
 801882c:	687b      	ldr	r3, [r7, #4]
 801882e:	685b      	ldr	r3, [r3, #4]
 8018830:	429a      	cmp	r2, r3
 8018832:	d02a      	beq.n	801888a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8018834:	687b      	ldr	r3, [r7, #4]
 8018836:	685b      	ldr	r3, [r3, #4]
 8018838:	b2db      	uxtb	r3, r3
 801883a:	4619      	mov	r1, r3
 801883c:	6878      	ldr	r0, [r7, #4]
 801883e:	f7fe ff96 	bl	801776e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8018842:	4b1d      	ldr	r3, [pc, #116]	@ (80188b8 <USBD_SetConfig+0x150>)
 8018844:	781b      	ldrb	r3, [r3, #0]
 8018846:	461a      	mov	r2, r3
 8018848:	687b      	ldr	r3, [r7, #4]
 801884a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801884c:	4b1a      	ldr	r3, [pc, #104]	@ (80188b8 <USBD_SetConfig+0x150>)
 801884e:	781b      	ldrb	r3, [r3, #0]
 8018850:	4619      	mov	r1, r3
 8018852:	6878      	ldr	r0, [r7, #4]
 8018854:	f7fe ff6f 	bl	8017736 <USBD_SetClassConfig>
 8018858:	4603      	mov	r3, r0
 801885a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801885c:	7bfb      	ldrb	r3, [r7, #15]
 801885e:	2b00      	cmp	r3, #0
 8018860:	d00f      	beq.n	8018882 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8018862:	6839      	ldr	r1, [r7, #0]
 8018864:	6878      	ldr	r0, [r7, #4]
 8018866:	f000 f918 	bl	8018a9a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801886a:	687b      	ldr	r3, [r7, #4]
 801886c:	685b      	ldr	r3, [r3, #4]
 801886e:	b2db      	uxtb	r3, r3
 8018870:	4619      	mov	r1, r3
 8018872:	6878      	ldr	r0, [r7, #4]
 8018874:	f7fe ff7b 	bl	801776e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8018878:	687b      	ldr	r3, [r7, #4]
 801887a:	2202      	movs	r2, #2
 801887c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8018880:	e014      	b.n	80188ac <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8018882:	6878      	ldr	r0, [r7, #4]
 8018884:	f000 f9e0 	bl	8018c48 <USBD_CtlSendStatus>
      break;
 8018888:	e010      	b.n	80188ac <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801888a:	6878      	ldr	r0, [r7, #4]
 801888c:	f000 f9dc 	bl	8018c48 <USBD_CtlSendStatus>
      break;
 8018890:	e00c      	b.n	80188ac <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8018892:	6839      	ldr	r1, [r7, #0]
 8018894:	6878      	ldr	r0, [r7, #4]
 8018896:	f000 f900 	bl	8018a9a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801889a:	4b07      	ldr	r3, [pc, #28]	@ (80188b8 <USBD_SetConfig+0x150>)
 801889c:	781b      	ldrb	r3, [r3, #0]
 801889e:	4619      	mov	r1, r3
 80188a0:	6878      	ldr	r0, [r7, #4]
 80188a2:	f7fe ff64 	bl	801776e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80188a6:	2303      	movs	r3, #3
 80188a8:	73fb      	strb	r3, [r7, #15]
      break;
 80188aa:	bf00      	nop
  }

  return ret;
 80188ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80188ae:	4618      	mov	r0, r3
 80188b0:	3710      	adds	r7, #16
 80188b2:	46bd      	mov	sp, r7
 80188b4:	bd80      	pop	{r7, pc}
 80188b6:	bf00      	nop
 80188b8:	240025ec 	.word	0x240025ec

080188bc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80188bc:	b580      	push	{r7, lr}
 80188be:	b082      	sub	sp, #8
 80188c0:	af00      	add	r7, sp, #0
 80188c2:	6078      	str	r0, [r7, #4]
 80188c4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80188c6:	683b      	ldr	r3, [r7, #0]
 80188c8:	88db      	ldrh	r3, [r3, #6]
 80188ca:	2b01      	cmp	r3, #1
 80188cc:	d004      	beq.n	80188d8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80188ce:	6839      	ldr	r1, [r7, #0]
 80188d0:	6878      	ldr	r0, [r7, #4]
 80188d2:	f000 f8e2 	bl	8018a9a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80188d6:	e023      	b.n	8018920 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80188d8:	687b      	ldr	r3, [r7, #4]
 80188da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80188de:	b2db      	uxtb	r3, r3
 80188e0:	2b02      	cmp	r3, #2
 80188e2:	dc02      	bgt.n	80188ea <USBD_GetConfig+0x2e>
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	dc03      	bgt.n	80188f0 <USBD_GetConfig+0x34>
 80188e8:	e015      	b.n	8018916 <USBD_GetConfig+0x5a>
 80188ea:	2b03      	cmp	r3, #3
 80188ec:	d00b      	beq.n	8018906 <USBD_GetConfig+0x4a>
 80188ee:	e012      	b.n	8018916 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80188f0:	687b      	ldr	r3, [r7, #4]
 80188f2:	2200      	movs	r2, #0
 80188f4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80188f6:	687b      	ldr	r3, [r7, #4]
 80188f8:	3308      	adds	r3, #8
 80188fa:	2201      	movs	r2, #1
 80188fc:	4619      	mov	r1, r3
 80188fe:	6878      	ldr	r0, [r7, #4]
 8018900:	f000 f948 	bl	8018b94 <USBD_CtlSendData>
        break;
 8018904:	e00c      	b.n	8018920 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8018906:	687b      	ldr	r3, [r7, #4]
 8018908:	3304      	adds	r3, #4
 801890a:	2201      	movs	r2, #1
 801890c:	4619      	mov	r1, r3
 801890e:	6878      	ldr	r0, [r7, #4]
 8018910:	f000 f940 	bl	8018b94 <USBD_CtlSendData>
        break;
 8018914:	e004      	b.n	8018920 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8018916:	6839      	ldr	r1, [r7, #0]
 8018918:	6878      	ldr	r0, [r7, #4]
 801891a:	f000 f8be 	bl	8018a9a <USBD_CtlError>
        break;
 801891e:	bf00      	nop
}
 8018920:	bf00      	nop
 8018922:	3708      	adds	r7, #8
 8018924:	46bd      	mov	sp, r7
 8018926:	bd80      	pop	{r7, pc}

08018928 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018928:	b580      	push	{r7, lr}
 801892a:	b082      	sub	sp, #8
 801892c:	af00      	add	r7, sp, #0
 801892e:	6078      	str	r0, [r7, #4]
 8018930:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8018932:	687b      	ldr	r3, [r7, #4]
 8018934:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8018938:	b2db      	uxtb	r3, r3
 801893a:	3b01      	subs	r3, #1
 801893c:	2b02      	cmp	r3, #2
 801893e:	d81e      	bhi.n	801897e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8018940:	683b      	ldr	r3, [r7, #0]
 8018942:	88db      	ldrh	r3, [r3, #6]
 8018944:	2b02      	cmp	r3, #2
 8018946:	d004      	beq.n	8018952 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8018948:	6839      	ldr	r1, [r7, #0]
 801894a:	6878      	ldr	r0, [r7, #4]
 801894c:	f000 f8a5 	bl	8018a9a <USBD_CtlError>
        break;
 8018950:	e01a      	b.n	8018988 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8018952:	687b      	ldr	r3, [r7, #4]
 8018954:	2201      	movs	r2, #1
 8018956:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8018958:	687b      	ldr	r3, [r7, #4]
 801895a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801895e:	2b00      	cmp	r3, #0
 8018960:	d005      	beq.n	801896e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8018962:	687b      	ldr	r3, [r7, #4]
 8018964:	68db      	ldr	r3, [r3, #12]
 8018966:	f043 0202 	orr.w	r2, r3, #2
 801896a:	687b      	ldr	r3, [r7, #4]
 801896c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	330c      	adds	r3, #12
 8018972:	2202      	movs	r2, #2
 8018974:	4619      	mov	r1, r3
 8018976:	6878      	ldr	r0, [r7, #4]
 8018978:	f000 f90c 	bl	8018b94 <USBD_CtlSendData>
      break;
 801897c:	e004      	b.n	8018988 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801897e:	6839      	ldr	r1, [r7, #0]
 8018980:	6878      	ldr	r0, [r7, #4]
 8018982:	f000 f88a 	bl	8018a9a <USBD_CtlError>
      break;
 8018986:	bf00      	nop
  }
}
 8018988:	bf00      	nop
 801898a:	3708      	adds	r7, #8
 801898c:	46bd      	mov	sp, r7
 801898e:	bd80      	pop	{r7, pc}

08018990 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018990:	b580      	push	{r7, lr}
 8018992:	b082      	sub	sp, #8
 8018994:	af00      	add	r7, sp, #0
 8018996:	6078      	str	r0, [r7, #4]
 8018998:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801899a:	683b      	ldr	r3, [r7, #0]
 801899c:	885b      	ldrh	r3, [r3, #2]
 801899e:	2b01      	cmp	r3, #1
 80189a0:	d107      	bne.n	80189b2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80189a2:	687b      	ldr	r3, [r7, #4]
 80189a4:	2201      	movs	r2, #1
 80189a6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80189aa:	6878      	ldr	r0, [r7, #4]
 80189ac:	f000 f94c 	bl	8018c48 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80189b0:	e013      	b.n	80189da <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80189b2:	683b      	ldr	r3, [r7, #0]
 80189b4:	885b      	ldrh	r3, [r3, #2]
 80189b6:	2b02      	cmp	r3, #2
 80189b8:	d10b      	bne.n	80189d2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80189ba:	683b      	ldr	r3, [r7, #0]
 80189bc:	889b      	ldrh	r3, [r3, #4]
 80189be:	0a1b      	lsrs	r3, r3, #8
 80189c0:	b29b      	uxth	r3, r3
 80189c2:	b2da      	uxtb	r2, r3
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80189ca:	6878      	ldr	r0, [r7, #4]
 80189cc:	f000 f93c 	bl	8018c48 <USBD_CtlSendStatus>
}
 80189d0:	e003      	b.n	80189da <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80189d2:	6839      	ldr	r1, [r7, #0]
 80189d4:	6878      	ldr	r0, [r7, #4]
 80189d6:	f000 f860 	bl	8018a9a <USBD_CtlError>
}
 80189da:	bf00      	nop
 80189dc:	3708      	adds	r7, #8
 80189de:	46bd      	mov	sp, r7
 80189e0:	bd80      	pop	{r7, pc}

080189e2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80189e2:	b580      	push	{r7, lr}
 80189e4:	b082      	sub	sp, #8
 80189e6:	af00      	add	r7, sp, #0
 80189e8:	6078      	str	r0, [r7, #4]
 80189ea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80189f2:	b2db      	uxtb	r3, r3
 80189f4:	3b01      	subs	r3, #1
 80189f6:	2b02      	cmp	r3, #2
 80189f8:	d80b      	bhi.n	8018a12 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80189fa:	683b      	ldr	r3, [r7, #0]
 80189fc:	885b      	ldrh	r3, [r3, #2]
 80189fe:	2b01      	cmp	r3, #1
 8018a00:	d10c      	bne.n	8018a1c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8018a02:	687b      	ldr	r3, [r7, #4]
 8018a04:	2200      	movs	r2, #0
 8018a06:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8018a0a:	6878      	ldr	r0, [r7, #4]
 8018a0c:	f000 f91c 	bl	8018c48 <USBD_CtlSendStatus>
      }
      break;
 8018a10:	e004      	b.n	8018a1c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8018a12:	6839      	ldr	r1, [r7, #0]
 8018a14:	6878      	ldr	r0, [r7, #4]
 8018a16:	f000 f840 	bl	8018a9a <USBD_CtlError>
      break;
 8018a1a:	e000      	b.n	8018a1e <USBD_ClrFeature+0x3c>
      break;
 8018a1c:	bf00      	nop
  }
}
 8018a1e:	bf00      	nop
 8018a20:	3708      	adds	r7, #8
 8018a22:	46bd      	mov	sp, r7
 8018a24:	bd80      	pop	{r7, pc}

08018a26 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8018a26:	b580      	push	{r7, lr}
 8018a28:	b084      	sub	sp, #16
 8018a2a:	af00      	add	r7, sp, #0
 8018a2c:	6078      	str	r0, [r7, #4]
 8018a2e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8018a30:	683b      	ldr	r3, [r7, #0]
 8018a32:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8018a34:	68fb      	ldr	r3, [r7, #12]
 8018a36:	781a      	ldrb	r2, [r3, #0]
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8018a3c:	68fb      	ldr	r3, [r7, #12]
 8018a3e:	3301      	adds	r3, #1
 8018a40:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8018a42:	68fb      	ldr	r3, [r7, #12]
 8018a44:	781a      	ldrb	r2, [r3, #0]
 8018a46:	687b      	ldr	r3, [r7, #4]
 8018a48:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8018a4a:	68fb      	ldr	r3, [r7, #12]
 8018a4c:	3301      	adds	r3, #1
 8018a4e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8018a50:	68f8      	ldr	r0, [r7, #12]
 8018a52:	f7ff fa16 	bl	8017e82 <SWAPBYTE>
 8018a56:	4603      	mov	r3, r0
 8018a58:	461a      	mov	r2, r3
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8018a5e:	68fb      	ldr	r3, [r7, #12]
 8018a60:	3301      	adds	r3, #1
 8018a62:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8018a64:	68fb      	ldr	r3, [r7, #12]
 8018a66:	3301      	adds	r3, #1
 8018a68:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8018a6a:	68f8      	ldr	r0, [r7, #12]
 8018a6c:	f7ff fa09 	bl	8017e82 <SWAPBYTE>
 8018a70:	4603      	mov	r3, r0
 8018a72:	461a      	mov	r2, r3
 8018a74:	687b      	ldr	r3, [r7, #4]
 8018a76:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8018a78:	68fb      	ldr	r3, [r7, #12]
 8018a7a:	3301      	adds	r3, #1
 8018a7c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8018a7e:	68fb      	ldr	r3, [r7, #12]
 8018a80:	3301      	adds	r3, #1
 8018a82:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8018a84:	68f8      	ldr	r0, [r7, #12]
 8018a86:	f7ff f9fc 	bl	8017e82 <SWAPBYTE>
 8018a8a:	4603      	mov	r3, r0
 8018a8c:	461a      	mov	r2, r3
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	80da      	strh	r2, [r3, #6]
}
 8018a92:	bf00      	nop
 8018a94:	3710      	adds	r7, #16
 8018a96:	46bd      	mov	sp, r7
 8018a98:	bd80      	pop	{r7, pc}

08018a9a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8018a9a:	b580      	push	{r7, lr}
 8018a9c:	b082      	sub	sp, #8
 8018a9e:	af00      	add	r7, sp, #0
 8018aa0:	6078      	str	r0, [r7, #4]
 8018aa2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8018aa4:	2180      	movs	r1, #128	@ 0x80
 8018aa6:	6878      	ldr	r0, [r7, #4]
 8018aa8:	f000 fd22 	bl	80194f0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8018aac:	2100      	movs	r1, #0
 8018aae:	6878      	ldr	r0, [r7, #4]
 8018ab0:	f000 fd1e 	bl	80194f0 <USBD_LL_StallEP>
}
 8018ab4:	bf00      	nop
 8018ab6:	3708      	adds	r7, #8
 8018ab8:	46bd      	mov	sp, r7
 8018aba:	bd80      	pop	{r7, pc}

08018abc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8018abc:	b580      	push	{r7, lr}
 8018abe:	b086      	sub	sp, #24
 8018ac0:	af00      	add	r7, sp, #0
 8018ac2:	60f8      	str	r0, [r7, #12]
 8018ac4:	60b9      	str	r1, [r7, #8]
 8018ac6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8018ac8:	2300      	movs	r3, #0
 8018aca:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8018acc:	68fb      	ldr	r3, [r7, #12]
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d042      	beq.n	8018b58 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8018ad2:	68fb      	ldr	r3, [r7, #12]
 8018ad4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8018ad6:	6938      	ldr	r0, [r7, #16]
 8018ad8:	f000 f842 	bl	8018b60 <USBD_GetLen>
 8018adc:	4603      	mov	r3, r0
 8018ade:	3301      	adds	r3, #1
 8018ae0:	005b      	lsls	r3, r3, #1
 8018ae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018ae6:	d808      	bhi.n	8018afa <USBD_GetString+0x3e>
 8018ae8:	6938      	ldr	r0, [r7, #16]
 8018aea:	f000 f839 	bl	8018b60 <USBD_GetLen>
 8018aee:	4603      	mov	r3, r0
 8018af0:	3301      	adds	r3, #1
 8018af2:	b29b      	uxth	r3, r3
 8018af4:	005b      	lsls	r3, r3, #1
 8018af6:	b29a      	uxth	r2, r3
 8018af8:	e001      	b.n	8018afe <USBD_GetString+0x42>
 8018afa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8018b02:	7dfb      	ldrb	r3, [r7, #23]
 8018b04:	68ba      	ldr	r2, [r7, #8]
 8018b06:	4413      	add	r3, r2
 8018b08:	687a      	ldr	r2, [r7, #4]
 8018b0a:	7812      	ldrb	r2, [r2, #0]
 8018b0c:	701a      	strb	r2, [r3, #0]
  idx++;
 8018b0e:	7dfb      	ldrb	r3, [r7, #23]
 8018b10:	3301      	adds	r3, #1
 8018b12:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8018b14:	7dfb      	ldrb	r3, [r7, #23]
 8018b16:	68ba      	ldr	r2, [r7, #8]
 8018b18:	4413      	add	r3, r2
 8018b1a:	2203      	movs	r2, #3
 8018b1c:	701a      	strb	r2, [r3, #0]
  idx++;
 8018b1e:	7dfb      	ldrb	r3, [r7, #23]
 8018b20:	3301      	adds	r3, #1
 8018b22:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8018b24:	e013      	b.n	8018b4e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8018b26:	7dfb      	ldrb	r3, [r7, #23]
 8018b28:	68ba      	ldr	r2, [r7, #8]
 8018b2a:	4413      	add	r3, r2
 8018b2c:	693a      	ldr	r2, [r7, #16]
 8018b2e:	7812      	ldrb	r2, [r2, #0]
 8018b30:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8018b32:	693b      	ldr	r3, [r7, #16]
 8018b34:	3301      	adds	r3, #1
 8018b36:	613b      	str	r3, [r7, #16]
    idx++;
 8018b38:	7dfb      	ldrb	r3, [r7, #23]
 8018b3a:	3301      	adds	r3, #1
 8018b3c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8018b3e:	7dfb      	ldrb	r3, [r7, #23]
 8018b40:	68ba      	ldr	r2, [r7, #8]
 8018b42:	4413      	add	r3, r2
 8018b44:	2200      	movs	r2, #0
 8018b46:	701a      	strb	r2, [r3, #0]
    idx++;
 8018b48:	7dfb      	ldrb	r3, [r7, #23]
 8018b4a:	3301      	adds	r3, #1
 8018b4c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8018b4e:	693b      	ldr	r3, [r7, #16]
 8018b50:	781b      	ldrb	r3, [r3, #0]
 8018b52:	2b00      	cmp	r3, #0
 8018b54:	d1e7      	bne.n	8018b26 <USBD_GetString+0x6a>
 8018b56:	e000      	b.n	8018b5a <USBD_GetString+0x9e>
    return;
 8018b58:	bf00      	nop
  }
}
 8018b5a:	3718      	adds	r7, #24
 8018b5c:	46bd      	mov	sp, r7
 8018b5e:	bd80      	pop	{r7, pc}

08018b60 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8018b60:	b480      	push	{r7}
 8018b62:	b085      	sub	sp, #20
 8018b64:	af00      	add	r7, sp, #0
 8018b66:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8018b68:	2300      	movs	r3, #0
 8018b6a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8018b6c:	687b      	ldr	r3, [r7, #4]
 8018b6e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8018b70:	e005      	b.n	8018b7e <USBD_GetLen+0x1e>
  {
    len++;
 8018b72:	7bfb      	ldrb	r3, [r7, #15]
 8018b74:	3301      	adds	r3, #1
 8018b76:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8018b78:	68bb      	ldr	r3, [r7, #8]
 8018b7a:	3301      	adds	r3, #1
 8018b7c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8018b7e:	68bb      	ldr	r3, [r7, #8]
 8018b80:	781b      	ldrb	r3, [r3, #0]
 8018b82:	2b00      	cmp	r3, #0
 8018b84:	d1f5      	bne.n	8018b72 <USBD_GetLen+0x12>
  }

  return len;
 8018b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8018b88:	4618      	mov	r0, r3
 8018b8a:	3714      	adds	r7, #20
 8018b8c:	46bd      	mov	sp, r7
 8018b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b92:	4770      	bx	lr

08018b94 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8018b94:	b580      	push	{r7, lr}
 8018b96:	b084      	sub	sp, #16
 8018b98:	af00      	add	r7, sp, #0
 8018b9a:	60f8      	str	r0, [r7, #12]
 8018b9c:	60b9      	str	r1, [r7, #8]
 8018b9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	2202      	movs	r2, #2
 8018ba4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8018ba8:	68fb      	ldr	r3, [r7, #12]
 8018baa:	687a      	ldr	r2, [r7, #4]
 8018bac:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	687a      	ldr	r2, [r7, #4]
 8018bb2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8018bb4:	687b      	ldr	r3, [r7, #4]
 8018bb6:	68ba      	ldr	r2, [r7, #8]
 8018bb8:	2100      	movs	r1, #0
 8018bba:	68f8      	ldr	r0, [r7, #12]
 8018bbc:	f000 fd21 	bl	8019602 <USBD_LL_Transmit>

  return USBD_OK;
 8018bc0:	2300      	movs	r3, #0
}
 8018bc2:	4618      	mov	r0, r3
 8018bc4:	3710      	adds	r7, #16
 8018bc6:	46bd      	mov	sp, r7
 8018bc8:	bd80      	pop	{r7, pc}

08018bca <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8018bca:	b580      	push	{r7, lr}
 8018bcc:	b084      	sub	sp, #16
 8018bce:	af00      	add	r7, sp, #0
 8018bd0:	60f8      	str	r0, [r7, #12]
 8018bd2:	60b9      	str	r1, [r7, #8]
 8018bd4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8018bd6:	687b      	ldr	r3, [r7, #4]
 8018bd8:	68ba      	ldr	r2, [r7, #8]
 8018bda:	2100      	movs	r1, #0
 8018bdc:	68f8      	ldr	r0, [r7, #12]
 8018bde:	f000 fd10 	bl	8019602 <USBD_LL_Transmit>

  return USBD_OK;
 8018be2:	2300      	movs	r3, #0
}
 8018be4:	4618      	mov	r0, r3
 8018be6:	3710      	adds	r7, #16
 8018be8:	46bd      	mov	sp, r7
 8018bea:	bd80      	pop	{r7, pc}

08018bec <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8018bec:	b580      	push	{r7, lr}
 8018bee:	b084      	sub	sp, #16
 8018bf0:	af00      	add	r7, sp, #0
 8018bf2:	60f8      	str	r0, [r7, #12]
 8018bf4:	60b9      	str	r1, [r7, #8]
 8018bf6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8018bf8:	68fb      	ldr	r3, [r7, #12]
 8018bfa:	2203      	movs	r2, #3
 8018bfc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8018c00:	68fb      	ldr	r3, [r7, #12]
 8018c02:	687a      	ldr	r2, [r7, #4]
 8018c04:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8018c08:	68fb      	ldr	r3, [r7, #12]
 8018c0a:	687a      	ldr	r2, [r7, #4]
 8018c0c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8018c10:	687b      	ldr	r3, [r7, #4]
 8018c12:	68ba      	ldr	r2, [r7, #8]
 8018c14:	2100      	movs	r1, #0
 8018c16:	68f8      	ldr	r0, [r7, #12]
 8018c18:	f000 fd14 	bl	8019644 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8018c1c:	2300      	movs	r3, #0
}
 8018c1e:	4618      	mov	r0, r3
 8018c20:	3710      	adds	r7, #16
 8018c22:	46bd      	mov	sp, r7
 8018c24:	bd80      	pop	{r7, pc}

08018c26 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8018c26:	b580      	push	{r7, lr}
 8018c28:	b084      	sub	sp, #16
 8018c2a:	af00      	add	r7, sp, #0
 8018c2c:	60f8      	str	r0, [r7, #12]
 8018c2e:	60b9      	str	r1, [r7, #8]
 8018c30:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8018c32:	687b      	ldr	r3, [r7, #4]
 8018c34:	68ba      	ldr	r2, [r7, #8]
 8018c36:	2100      	movs	r1, #0
 8018c38:	68f8      	ldr	r0, [r7, #12]
 8018c3a:	f000 fd03 	bl	8019644 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8018c3e:	2300      	movs	r3, #0
}
 8018c40:	4618      	mov	r0, r3
 8018c42:	3710      	adds	r7, #16
 8018c44:	46bd      	mov	sp, r7
 8018c46:	bd80      	pop	{r7, pc}

08018c48 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8018c48:	b580      	push	{r7, lr}
 8018c4a:	b082      	sub	sp, #8
 8018c4c:	af00      	add	r7, sp, #0
 8018c4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	2204      	movs	r2, #4
 8018c54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8018c58:	2300      	movs	r3, #0
 8018c5a:	2200      	movs	r2, #0
 8018c5c:	2100      	movs	r1, #0
 8018c5e:	6878      	ldr	r0, [r7, #4]
 8018c60:	f000 fccf 	bl	8019602 <USBD_LL_Transmit>

  return USBD_OK;
 8018c64:	2300      	movs	r3, #0
}
 8018c66:	4618      	mov	r0, r3
 8018c68:	3708      	adds	r7, #8
 8018c6a:	46bd      	mov	sp, r7
 8018c6c:	bd80      	pop	{r7, pc}

08018c6e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8018c6e:	b580      	push	{r7, lr}
 8018c70:	b082      	sub	sp, #8
 8018c72:	af00      	add	r7, sp, #0
 8018c74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	2205      	movs	r2, #5
 8018c7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8018c7e:	2300      	movs	r3, #0
 8018c80:	2200      	movs	r2, #0
 8018c82:	2100      	movs	r1, #0
 8018c84:	6878      	ldr	r0, [r7, #4]
 8018c86:	f000 fcdd 	bl	8019644 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8018c8a:	2300      	movs	r3, #0
}
 8018c8c:	4618      	mov	r0, r3
 8018c8e:	3708      	adds	r7, #8
 8018c90:	46bd      	mov	sp, r7
 8018c92:	bd80      	pop	{r7, pc}

08018c94 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8018c94:	b580      	push	{r7, lr}
 8018c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8018c98:	2200      	movs	r2, #0
 8018c9a:	4913      	ldr	r1, [pc, #76]	@ (8018ce8 <MX_USB_DEVICE_Init+0x54>)
 8018c9c:	4813      	ldr	r0, [pc, #76]	@ (8018cec <MX_USB_DEVICE_Init+0x58>)
 8018c9e:	f7fe fccd 	bl	801763c <USBD_Init>
 8018ca2:	4603      	mov	r3, r0
 8018ca4:	2b00      	cmp	r3, #0
 8018ca6:	d001      	beq.n	8018cac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8018ca8:	f7e9 fad9 	bl	800225e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8018cac:	4910      	ldr	r1, [pc, #64]	@ (8018cf0 <MX_USB_DEVICE_Init+0x5c>)
 8018cae:	480f      	ldr	r0, [pc, #60]	@ (8018cec <MX_USB_DEVICE_Init+0x58>)
 8018cb0:	f7fe fcf4 	bl	801769c <USBD_RegisterClass>
 8018cb4:	4603      	mov	r3, r0
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d001      	beq.n	8018cbe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8018cba:	f7e9 fad0 	bl	800225e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8018cbe:	490d      	ldr	r1, [pc, #52]	@ (8018cf4 <MX_USB_DEVICE_Init+0x60>)
 8018cc0:	480a      	ldr	r0, [pc, #40]	@ (8018cec <MX_USB_DEVICE_Init+0x58>)
 8018cc2:	f7fe fbeb 	bl	801749c <USBD_CDC_RegisterInterface>
 8018cc6:	4603      	mov	r3, r0
 8018cc8:	2b00      	cmp	r3, #0
 8018cca:	d001      	beq.n	8018cd0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8018ccc:	f7e9 fac7 	bl	800225e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8018cd0:	4806      	ldr	r0, [pc, #24]	@ (8018cec <MX_USB_DEVICE_Init+0x58>)
 8018cd2:	f7fe fd19 	bl	8017708 <USBD_Start>
 8018cd6:	4603      	mov	r3, r0
 8018cd8:	2b00      	cmp	r3, #0
 8018cda:	d001      	beq.n	8018ce0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8018cdc:	f7e9 fabf 	bl	800225e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8018ce0:	f7f5 fcc6 	bl	800e670 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8018ce4:	bf00      	nop
 8018ce6:	bd80      	pop	{r7, pc}
 8018ce8:	240000e8 	.word	0x240000e8
 8018cec:	240025f0 	.word	0x240025f0
 8018cf0:	24000054 	.word	0x24000054
 8018cf4:	240000d4 	.word	0x240000d4

08018cf8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8018cf8:	b580      	push	{r7, lr}
 8018cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8018cfc:	2200      	movs	r2, #0
 8018cfe:	4905      	ldr	r1, [pc, #20]	@ (8018d14 <CDC_Init_FS+0x1c>)
 8018d00:	4805      	ldr	r0, [pc, #20]	@ (8018d18 <CDC_Init_FS+0x20>)
 8018d02:	f7fe fbe5 	bl	80174d0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018d06:	4905      	ldr	r1, [pc, #20]	@ (8018d1c <CDC_Init_FS+0x24>)
 8018d08:	4803      	ldr	r0, [pc, #12]	@ (8018d18 <CDC_Init_FS+0x20>)
 8018d0a:	f7fe fc03 	bl	8017514 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8018d0e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8018d10:	4618      	mov	r0, r3
 8018d12:	bd80      	pop	{r7, pc}
 8018d14:	240030cc 	.word	0x240030cc
 8018d18:	240025f0 	.word	0x240025f0
 8018d1c:	240028cc 	.word	0x240028cc

08018d20 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8018d20:	b480      	push	{r7}
 8018d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8018d24:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8018d26:	4618      	mov	r0, r3
 8018d28:	46bd      	mov	sp, r7
 8018d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d2e:	4770      	bx	lr

08018d30 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8018d30:	b480      	push	{r7}
 8018d32:	b083      	sub	sp, #12
 8018d34:	af00      	add	r7, sp, #0
 8018d36:	4603      	mov	r3, r0
 8018d38:	6039      	str	r1, [r7, #0]
 8018d3a:	71fb      	strb	r3, [r7, #7]
 8018d3c:	4613      	mov	r3, r2
 8018d3e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8018d40:	79fb      	ldrb	r3, [r7, #7]
 8018d42:	2b23      	cmp	r3, #35	@ 0x23
 8018d44:	d84a      	bhi.n	8018ddc <CDC_Control_FS+0xac>
 8018d46:	a201      	add	r2, pc, #4	@ (adr r2, 8018d4c <CDC_Control_FS+0x1c>)
 8018d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d4c:	08018ddd 	.word	0x08018ddd
 8018d50:	08018ddd 	.word	0x08018ddd
 8018d54:	08018ddd 	.word	0x08018ddd
 8018d58:	08018ddd 	.word	0x08018ddd
 8018d5c:	08018ddd 	.word	0x08018ddd
 8018d60:	08018ddd 	.word	0x08018ddd
 8018d64:	08018ddd 	.word	0x08018ddd
 8018d68:	08018ddd 	.word	0x08018ddd
 8018d6c:	08018ddd 	.word	0x08018ddd
 8018d70:	08018ddd 	.word	0x08018ddd
 8018d74:	08018ddd 	.word	0x08018ddd
 8018d78:	08018ddd 	.word	0x08018ddd
 8018d7c:	08018ddd 	.word	0x08018ddd
 8018d80:	08018ddd 	.word	0x08018ddd
 8018d84:	08018ddd 	.word	0x08018ddd
 8018d88:	08018ddd 	.word	0x08018ddd
 8018d8c:	08018ddd 	.word	0x08018ddd
 8018d90:	08018ddd 	.word	0x08018ddd
 8018d94:	08018ddd 	.word	0x08018ddd
 8018d98:	08018ddd 	.word	0x08018ddd
 8018d9c:	08018ddd 	.word	0x08018ddd
 8018da0:	08018ddd 	.word	0x08018ddd
 8018da4:	08018ddd 	.word	0x08018ddd
 8018da8:	08018ddd 	.word	0x08018ddd
 8018dac:	08018ddd 	.word	0x08018ddd
 8018db0:	08018ddd 	.word	0x08018ddd
 8018db4:	08018ddd 	.word	0x08018ddd
 8018db8:	08018ddd 	.word	0x08018ddd
 8018dbc:	08018ddd 	.word	0x08018ddd
 8018dc0:	08018ddd 	.word	0x08018ddd
 8018dc4:	08018ddd 	.word	0x08018ddd
 8018dc8:	08018ddd 	.word	0x08018ddd
 8018dcc:	08018ddd 	.word	0x08018ddd
 8018dd0:	08018ddd 	.word	0x08018ddd
 8018dd4:	08018ddd 	.word	0x08018ddd
 8018dd8:	08018ddd 	.word	0x08018ddd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8018ddc:	bf00      	nop
  }

  return (USBD_OK);
 8018dde:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8018de0:	4618      	mov	r0, r3
 8018de2:	370c      	adds	r7, #12
 8018de4:	46bd      	mov	sp, r7
 8018de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dea:	4770      	bx	lr

08018dec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8018dec:	b580      	push	{r7, lr}
 8018dee:	b082      	sub	sp, #8
 8018df0:	af00      	add	r7, sp, #0
 8018df2:	6078      	str	r0, [r7, #4]
 8018df4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018df6:	6879      	ldr	r1, [r7, #4]
 8018df8:	4805      	ldr	r0, [pc, #20]	@ (8018e10 <CDC_Receive_FS+0x24>)
 8018dfa:	f7fe fb8b 	bl	8017514 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8018dfe:	4804      	ldr	r0, [pc, #16]	@ (8018e10 <CDC_Receive_FS+0x24>)
 8018e00:	f7fe fbe6 	bl	80175d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8018e04:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8018e06:	4618      	mov	r0, r3
 8018e08:	3708      	adds	r7, #8
 8018e0a:	46bd      	mov	sp, r7
 8018e0c:	bd80      	pop	{r7, pc}
 8018e0e:	bf00      	nop
 8018e10:	240025f0 	.word	0x240025f0

08018e14 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8018e14:	b580      	push	{r7, lr}
 8018e16:	b084      	sub	sp, #16
 8018e18:	af00      	add	r7, sp, #0
 8018e1a:	6078      	str	r0, [r7, #4]
 8018e1c:	460b      	mov	r3, r1
 8018e1e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8018e20:	2300      	movs	r3, #0
 8018e22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8018e24:	4b0d      	ldr	r3, [pc, #52]	@ (8018e5c <CDC_Transmit_FS+0x48>)
 8018e26:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8018e2a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8018e2c:	68bb      	ldr	r3, [r7, #8]
 8018e2e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8018e32:	2b00      	cmp	r3, #0
 8018e34:	d001      	beq.n	8018e3a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8018e36:	2301      	movs	r3, #1
 8018e38:	e00b      	b.n	8018e52 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8018e3a:	887b      	ldrh	r3, [r7, #2]
 8018e3c:	461a      	mov	r2, r3
 8018e3e:	6879      	ldr	r1, [r7, #4]
 8018e40:	4806      	ldr	r0, [pc, #24]	@ (8018e5c <CDC_Transmit_FS+0x48>)
 8018e42:	f7fe fb45 	bl	80174d0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8018e46:	4805      	ldr	r0, [pc, #20]	@ (8018e5c <CDC_Transmit_FS+0x48>)
 8018e48:	f7fe fb82 	bl	8017550 <USBD_CDC_TransmitPacket>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8018e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8018e52:	4618      	mov	r0, r3
 8018e54:	3710      	adds	r7, #16
 8018e56:	46bd      	mov	sp, r7
 8018e58:	bd80      	pop	{r7, pc}
 8018e5a:	bf00      	nop
 8018e5c:	240025f0 	.word	0x240025f0

08018e60 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018e60:	b580      	push	{r7, lr}
 8018e62:	b086      	sub	sp, #24
 8018e64:	af00      	add	r7, sp, #0
 8018e66:	60f8      	str	r0, [r7, #12]
 8018e68:	60b9      	str	r1, [r7, #8]
 8018e6a:	4613      	mov	r3, r2
 8018e6c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8018e6e:	2300      	movs	r3, #0
 8018e70:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 8018e72:	f7e7 ff0b 	bl	8000c8c <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 8018e76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018e7a:	4618      	mov	r0, r3
 8018e7c:	3718      	adds	r7, #24
 8018e7e:	46bd      	mov	sp, r7
 8018e80:	bd80      	pop	{r7, pc}
	...

08018e84 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018e84:	b480      	push	{r7}
 8018e86:	b083      	sub	sp, #12
 8018e88:	af00      	add	r7, sp, #0
 8018e8a:	4603      	mov	r3, r0
 8018e8c:	6039      	str	r1, [r7, #0]
 8018e8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8018e90:	683b      	ldr	r3, [r7, #0]
 8018e92:	2212      	movs	r2, #18
 8018e94:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8018e96:	4b03      	ldr	r3, [pc, #12]	@ (8018ea4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8018e98:	4618      	mov	r0, r3
 8018e9a:	370c      	adds	r7, #12
 8018e9c:	46bd      	mov	sp, r7
 8018e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ea2:	4770      	bx	lr
 8018ea4:	24000108 	.word	0x24000108

08018ea8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018ea8:	b480      	push	{r7}
 8018eaa:	b083      	sub	sp, #12
 8018eac:	af00      	add	r7, sp, #0
 8018eae:	4603      	mov	r3, r0
 8018eb0:	6039      	str	r1, [r7, #0]
 8018eb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018eb4:	683b      	ldr	r3, [r7, #0]
 8018eb6:	2204      	movs	r2, #4
 8018eb8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018eba:	4b03      	ldr	r3, [pc, #12]	@ (8018ec8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8018ebc:	4618      	mov	r0, r3
 8018ebe:	370c      	adds	r7, #12
 8018ec0:	46bd      	mov	sp, r7
 8018ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ec6:	4770      	bx	lr
 8018ec8:	2400011c 	.word	0x2400011c

08018ecc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018ecc:	b580      	push	{r7, lr}
 8018ece:	b082      	sub	sp, #8
 8018ed0:	af00      	add	r7, sp, #0
 8018ed2:	4603      	mov	r3, r0
 8018ed4:	6039      	str	r1, [r7, #0]
 8018ed6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018ed8:	79fb      	ldrb	r3, [r7, #7]
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d105      	bne.n	8018eea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8018ede:	683a      	ldr	r2, [r7, #0]
 8018ee0:	4907      	ldr	r1, [pc, #28]	@ (8018f00 <USBD_FS_ProductStrDescriptor+0x34>)
 8018ee2:	4808      	ldr	r0, [pc, #32]	@ (8018f04 <USBD_FS_ProductStrDescriptor+0x38>)
 8018ee4:	f7ff fdea 	bl	8018abc <USBD_GetString>
 8018ee8:	e004      	b.n	8018ef4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8018eea:	683a      	ldr	r2, [r7, #0]
 8018eec:	4904      	ldr	r1, [pc, #16]	@ (8018f00 <USBD_FS_ProductStrDescriptor+0x34>)
 8018eee:	4805      	ldr	r0, [pc, #20]	@ (8018f04 <USBD_FS_ProductStrDescriptor+0x38>)
 8018ef0:	f7ff fde4 	bl	8018abc <USBD_GetString>
  }
  return USBD_StrDesc;
 8018ef4:	4b02      	ldr	r3, [pc, #8]	@ (8018f00 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8018ef6:	4618      	mov	r0, r3
 8018ef8:	3708      	adds	r7, #8
 8018efa:	46bd      	mov	sp, r7
 8018efc:	bd80      	pop	{r7, pc}
 8018efe:	bf00      	nop
 8018f00:	240038cc 	.word	0x240038cc
 8018f04:	0801a87c 	.word	0x0801a87c

08018f08 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018f08:	b580      	push	{r7, lr}
 8018f0a:	b082      	sub	sp, #8
 8018f0c:	af00      	add	r7, sp, #0
 8018f0e:	4603      	mov	r3, r0
 8018f10:	6039      	str	r1, [r7, #0]
 8018f12:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018f14:	683a      	ldr	r2, [r7, #0]
 8018f16:	4904      	ldr	r1, [pc, #16]	@ (8018f28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8018f18:	4804      	ldr	r0, [pc, #16]	@ (8018f2c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8018f1a:	f7ff fdcf 	bl	8018abc <USBD_GetString>
  return USBD_StrDesc;
 8018f1e:	4b02      	ldr	r3, [pc, #8]	@ (8018f28 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8018f20:	4618      	mov	r0, r3
 8018f22:	3708      	adds	r7, #8
 8018f24:	46bd      	mov	sp, r7
 8018f26:	bd80      	pop	{r7, pc}
 8018f28:	240038cc 	.word	0x240038cc
 8018f2c:	0801a894 	.word	0x0801a894

08018f30 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018f30:	b580      	push	{r7, lr}
 8018f32:	b082      	sub	sp, #8
 8018f34:	af00      	add	r7, sp, #0
 8018f36:	4603      	mov	r3, r0
 8018f38:	6039      	str	r1, [r7, #0]
 8018f3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018f3c:	683b      	ldr	r3, [r7, #0]
 8018f3e:	221a      	movs	r2, #26
 8018f40:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018f42:	f000 f843 	bl	8018fcc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8018f46:	4b02      	ldr	r3, [pc, #8]	@ (8018f50 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018f48:	4618      	mov	r0, r3
 8018f4a:	3708      	adds	r7, #8
 8018f4c:	46bd      	mov	sp, r7
 8018f4e:	bd80      	pop	{r7, pc}
 8018f50:	24000120 	.word	0x24000120

08018f54 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018f54:	b580      	push	{r7, lr}
 8018f56:	b082      	sub	sp, #8
 8018f58:	af00      	add	r7, sp, #0
 8018f5a:	4603      	mov	r3, r0
 8018f5c:	6039      	str	r1, [r7, #0]
 8018f5e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018f60:	79fb      	ldrb	r3, [r7, #7]
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d105      	bne.n	8018f72 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018f66:	683a      	ldr	r2, [r7, #0]
 8018f68:	4907      	ldr	r1, [pc, #28]	@ (8018f88 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018f6a:	4808      	ldr	r0, [pc, #32]	@ (8018f8c <USBD_FS_ConfigStrDescriptor+0x38>)
 8018f6c:	f7ff fda6 	bl	8018abc <USBD_GetString>
 8018f70:	e004      	b.n	8018f7c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018f72:	683a      	ldr	r2, [r7, #0]
 8018f74:	4904      	ldr	r1, [pc, #16]	@ (8018f88 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018f76:	4805      	ldr	r0, [pc, #20]	@ (8018f8c <USBD_FS_ConfigStrDescriptor+0x38>)
 8018f78:	f7ff fda0 	bl	8018abc <USBD_GetString>
  }
  return USBD_StrDesc;
 8018f7c:	4b02      	ldr	r3, [pc, #8]	@ (8018f88 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8018f7e:	4618      	mov	r0, r3
 8018f80:	3708      	adds	r7, #8
 8018f82:	46bd      	mov	sp, r7
 8018f84:	bd80      	pop	{r7, pc}
 8018f86:	bf00      	nop
 8018f88:	240038cc 	.word	0x240038cc
 8018f8c:	0801a8a8 	.word	0x0801a8a8

08018f90 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018f90:	b580      	push	{r7, lr}
 8018f92:	b082      	sub	sp, #8
 8018f94:	af00      	add	r7, sp, #0
 8018f96:	4603      	mov	r3, r0
 8018f98:	6039      	str	r1, [r7, #0]
 8018f9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018f9c:	79fb      	ldrb	r3, [r7, #7]
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d105      	bne.n	8018fae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018fa2:	683a      	ldr	r2, [r7, #0]
 8018fa4:	4907      	ldr	r1, [pc, #28]	@ (8018fc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018fa6:	4808      	ldr	r0, [pc, #32]	@ (8018fc8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018fa8:	f7ff fd88 	bl	8018abc <USBD_GetString>
 8018fac:	e004      	b.n	8018fb8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018fae:	683a      	ldr	r2, [r7, #0]
 8018fb0:	4904      	ldr	r1, [pc, #16]	@ (8018fc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018fb2:	4805      	ldr	r0, [pc, #20]	@ (8018fc8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018fb4:	f7ff fd82 	bl	8018abc <USBD_GetString>
  }
  return USBD_StrDesc;
 8018fb8:	4b02      	ldr	r3, [pc, #8]	@ (8018fc4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8018fba:	4618      	mov	r0, r3
 8018fbc:	3708      	adds	r7, #8
 8018fbe:	46bd      	mov	sp, r7
 8018fc0:	bd80      	pop	{r7, pc}
 8018fc2:	bf00      	nop
 8018fc4:	240038cc 	.word	0x240038cc
 8018fc8:	0801a8b4 	.word	0x0801a8b4

08018fcc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018fcc:	b580      	push	{r7, lr}
 8018fce:	b084      	sub	sp, #16
 8018fd0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8019010 <Get_SerialNum+0x44>)
 8018fd4:	681b      	ldr	r3, [r3, #0]
 8018fd6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8019014 <Get_SerialNum+0x48>)
 8018fda:	681b      	ldr	r3, [r3, #0]
 8018fdc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8018fde:	4b0e      	ldr	r3, [pc, #56]	@ (8019018 <Get_SerialNum+0x4c>)
 8018fe0:	681b      	ldr	r3, [r3, #0]
 8018fe2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018fe4:	68fa      	ldr	r2, [r7, #12]
 8018fe6:	687b      	ldr	r3, [r7, #4]
 8018fe8:	4413      	add	r3, r2
 8018fea:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018fec:	68fb      	ldr	r3, [r7, #12]
 8018fee:	2b00      	cmp	r3, #0
 8018ff0:	d009      	beq.n	8019006 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018ff2:	2208      	movs	r2, #8
 8018ff4:	4909      	ldr	r1, [pc, #36]	@ (801901c <Get_SerialNum+0x50>)
 8018ff6:	68f8      	ldr	r0, [r7, #12]
 8018ff8:	f000 f814 	bl	8019024 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018ffc:	2204      	movs	r2, #4
 8018ffe:	4908      	ldr	r1, [pc, #32]	@ (8019020 <Get_SerialNum+0x54>)
 8019000:	68b8      	ldr	r0, [r7, #8]
 8019002:	f000 f80f 	bl	8019024 <IntToUnicode>
  }
}
 8019006:	bf00      	nop
 8019008:	3710      	adds	r7, #16
 801900a:	46bd      	mov	sp, r7
 801900c:	bd80      	pop	{r7, pc}
 801900e:	bf00      	nop
 8019010:	1ff1e800 	.word	0x1ff1e800
 8019014:	1ff1e804 	.word	0x1ff1e804
 8019018:	1ff1e808 	.word	0x1ff1e808
 801901c:	24000122 	.word	0x24000122
 8019020:	24000132 	.word	0x24000132

08019024 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8019024:	b480      	push	{r7}
 8019026:	b087      	sub	sp, #28
 8019028:	af00      	add	r7, sp, #0
 801902a:	60f8      	str	r0, [r7, #12]
 801902c:	60b9      	str	r1, [r7, #8]
 801902e:	4613      	mov	r3, r2
 8019030:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8019032:	2300      	movs	r3, #0
 8019034:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8019036:	2300      	movs	r3, #0
 8019038:	75fb      	strb	r3, [r7, #23]
 801903a:	e027      	b.n	801908c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801903c:	68fb      	ldr	r3, [r7, #12]
 801903e:	0f1b      	lsrs	r3, r3, #28
 8019040:	2b09      	cmp	r3, #9
 8019042:	d80b      	bhi.n	801905c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8019044:	68fb      	ldr	r3, [r7, #12]
 8019046:	0f1b      	lsrs	r3, r3, #28
 8019048:	b2da      	uxtb	r2, r3
 801904a:	7dfb      	ldrb	r3, [r7, #23]
 801904c:	005b      	lsls	r3, r3, #1
 801904e:	4619      	mov	r1, r3
 8019050:	68bb      	ldr	r3, [r7, #8]
 8019052:	440b      	add	r3, r1
 8019054:	3230      	adds	r2, #48	@ 0x30
 8019056:	b2d2      	uxtb	r2, r2
 8019058:	701a      	strb	r2, [r3, #0]
 801905a:	e00a      	b.n	8019072 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801905c:	68fb      	ldr	r3, [r7, #12]
 801905e:	0f1b      	lsrs	r3, r3, #28
 8019060:	b2da      	uxtb	r2, r3
 8019062:	7dfb      	ldrb	r3, [r7, #23]
 8019064:	005b      	lsls	r3, r3, #1
 8019066:	4619      	mov	r1, r3
 8019068:	68bb      	ldr	r3, [r7, #8]
 801906a:	440b      	add	r3, r1
 801906c:	3237      	adds	r2, #55	@ 0x37
 801906e:	b2d2      	uxtb	r2, r2
 8019070:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8019072:	68fb      	ldr	r3, [r7, #12]
 8019074:	011b      	lsls	r3, r3, #4
 8019076:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8019078:	7dfb      	ldrb	r3, [r7, #23]
 801907a:	005b      	lsls	r3, r3, #1
 801907c:	3301      	adds	r3, #1
 801907e:	68ba      	ldr	r2, [r7, #8]
 8019080:	4413      	add	r3, r2
 8019082:	2200      	movs	r2, #0
 8019084:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8019086:	7dfb      	ldrb	r3, [r7, #23]
 8019088:	3301      	adds	r3, #1
 801908a:	75fb      	strb	r3, [r7, #23]
 801908c:	7dfa      	ldrb	r2, [r7, #23]
 801908e:	79fb      	ldrb	r3, [r7, #7]
 8019090:	429a      	cmp	r2, r3
 8019092:	d3d3      	bcc.n	801903c <IntToUnicode+0x18>
  }
}
 8019094:	bf00      	nop
 8019096:	bf00      	nop
 8019098:	371c      	adds	r7, #28
 801909a:	46bd      	mov	sp, r7
 801909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190a0:	4770      	bx	lr
	...

080190a4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80190a4:	b580      	push	{r7, lr}
 80190a6:	b0ba      	sub	sp, #232	@ 0xe8
 80190a8:	af00      	add	r7, sp, #0
 80190aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80190ac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80190b0:	2200      	movs	r2, #0
 80190b2:	601a      	str	r2, [r3, #0]
 80190b4:	605a      	str	r2, [r3, #4]
 80190b6:	609a      	str	r2, [r3, #8]
 80190b8:	60da      	str	r2, [r3, #12]
 80190ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80190bc:	f107 0310 	add.w	r3, r7, #16
 80190c0:	22c0      	movs	r2, #192	@ 0xc0
 80190c2:	2100      	movs	r1, #0
 80190c4:	4618      	mov	r0, r3
 80190c6:	f000 fb6b 	bl	80197a0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	681b      	ldr	r3, [r3, #0]
 80190ce:	4a34      	ldr	r2, [pc, #208]	@ (80191a0 <HAL_PCD_MspInit+0xfc>)
 80190d0:	4293      	cmp	r3, r2
 80190d2:	d161      	bne.n	8019198 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80190d4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80190d8:	f04f 0300 	mov.w	r3, #0
 80190dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80190e0:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80190e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80190e8:	f107 0310 	add.w	r3, r7, #16
 80190ec:	4618      	mov	r0, r3
 80190ee:	f7f6 fab5 	bl	800f65c <HAL_RCCEx_PeriphCLKConfig>
 80190f2:	4603      	mov	r3, r0
 80190f4:	2b00      	cmp	r3, #0
 80190f6:	d001      	beq.n	80190fc <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80190f8:	f7e9 f8b1 	bl	800225e <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80190fc:	f7f5 fab8 	bl	800e670 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8019100:	4b28      	ldr	r3, [pc, #160]	@ (80191a4 <HAL_PCD_MspInit+0x100>)
 8019102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019106:	4a27      	ldr	r2, [pc, #156]	@ (80191a4 <HAL_PCD_MspInit+0x100>)
 8019108:	f043 0301 	orr.w	r3, r3, #1
 801910c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8019110:	4b24      	ldr	r3, [pc, #144]	@ (80191a4 <HAL_PCD_MspInit+0x100>)
 8019112:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8019116:	f003 0301 	and.w	r3, r3, #1
 801911a:	60fb      	str	r3, [r7, #12]
 801911c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801911e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8019122:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8019126:	2302      	movs	r3, #2
 8019128:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801912c:	2300      	movs	r3, #0
 801912e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8019132:	2302      	movs	r3, #2
 8019134:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8019138:	230a      	movs	r3, #10
 801913a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801913e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8019142:	4619      	mov	r1, r3
 8019144:	4818      	ldr	r0, [pc, #96]	@ (80191a8 <HAL_PCD_MspInit+0x104>)
 8019146:	f7f1 fa65 	bl	800a614 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801914a:	4b16      	ldr	r3, [pc, #88]	@ (80191a4 <HAL_PCD_MspInit+0x100>)
 801914c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8019150:	4a14      	ldr	r2, [pc, #80]	@ (80191a4 <HAL_PCD_MspInit+0x100>)
 8019152:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8019156:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801915a:	4b12      	ldr	r3, [pc, #72]	@ (80191a4 <HAL_PCD_MspInit+0x100>)
 801915c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8019160:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8019164:	60bb      	str	r3, [r7, #8]
 8019166:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8019168:	2200      	movs	r2, #0
 801916a:	2105      	movs	r1, #5
 801916c:	2062      	movs	r0, #98	@ 0x62
 801916e:	f7ee fb4e 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8019172:	2062      	movs	r0, #98	@ 0x62
 8019174:	f7ee fb65 	bl	8007842 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8019178:	2200      	movs	r2, #0
 801917a:	2105      	movs	r1, #5
 801917c:	2063      	movs	r0, #99	@ 0x63
 801917e:	f7ee fb46 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8019182:	2063      	movs	r0, #99	@ 0x63
 8019184:	f7ee fb5d 	bl	8007842 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8019188:	2200      	movs	r2, #0
 801918a:	2105      	movs	r1, #5
 801918c:	2065      	movs	r0, #101	@ 0x65
 801918e:	f7ee fb3e 	bl	800780e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019192:	2065      	movs	r0, #101	@ 0x65
 8019194:	f7ee fb55 	bl	8007842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8019198:	bf00      	nop
 801919a:	37e8      	adds	r7, #232	@ 0xe8
 801919c:	46bd      	mov	sp, r7
 801919e:	bd80      	pop	{r7, pc}
 80191a0:	40080000 	.word	0x40080000
 80191a4:	58024400 	.word	0x58024400
 80191a8:	58020000 	.word	0x58020000

080191ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80191ac:	b580      	push	{r7, lr}
 80191ae:	b082      	sub	sp, #8
 80191b0:	af00      	add	r7, sp, #0
 80191b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80191b4:	687b      	ldr	r3, [r7, #4]
 80191b6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80191c0:	4619      	mov	r1, r3
 80191c2:	4610      	mov	r0, r2
 80191c4:	f7fe faed 	bl	80177a2 <USBD_LL_SetupStage>
}
 80191c8:	bf00      	nop
 80191ca:	3708      	adds	r7, #8
 80191cc:	46bd      	mov	sp, r7
 80191ce:	bd80      	pop	{r7, pc}

080191d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80191d0:	b580      	push	{r7, lr}
 80191d2:	b082      	sub	sp, #8
 80191d4:	af00      	add	r7, sp, #0
 80191d6:	6078      	str	r0, [r7, #4]
 80191d8:	460b      	mov	r3, r1
 80191da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80191dc:	687b      	ldr	r3, [r7, #4]
 80191de:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80191e2:	78fa      	ldrb	r2, [r7, #3]
 80191e4:	6879      	ldr	r1, [r7, #4]
 80191e6:	4613      	mov	r3, r2
 80191e8:	00db      	lsls	r3, r3, #3
 80191ea:	4413      	add	r3, r2
 80191ec:	009b      	lsls	r3, r3, #2
 80191ee:	440b      	add	r3, r1
 80191f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80191f4:	681a      	ldr	r2, [r3, #0]
 80191f6:	78fb      	ldrb	r3, [r7, #3]
 80191f8:	4619      	mov	r1, r3
 80191fa:	f7fe fb27 	bl	801784c <USBD_LL_DataOutStage>
}
 80191fe:	bf00      	nop
 8019200:	3708      	adds	r7, #8
 8019202:	46bd      	mov	sp, r7
 8019204:	bd80      	pop	{r7, pc}

08019206 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019206:	b580      	push	{r7, lr}
 8019208:	b082      	sub	sp, #8
 801920a:	af00      	add	r7, sp, #0
 801920c:	6078      	str	r0, [r7, #4]
 801920e:	460b      	mov	r3, r1
 8019210:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8019218:	78fa      	ldrb	r2, [r7, #3]
 801921a:	6879      	ldr	r1, [r7, #4]
 801921c:	4613      	mov	r3, r2
 801921e:	00db      	lsls	r3, r3, #3
 8019220:	4413      	add	r3, r2
 8019222:	009b      	lsls	r3, r3, #2
 8019224:	440b      	add	r3, r1
 8019226:	3320      	adds	r3, #32
 8019228:	681a      	ldr	r2, [r3, #0]
 801922a:	78fb      	ldrb	r3, [r7, #3]
 801922c:	4619      	mov	r1, r3
 801922e:	f7fe fbc0 	bl	80179b2 <USBD_LL_DataInStage>
}
 8019232:	bf00      	nop
 8019234:	3708      	adds	r7, #8
 8019236:	46bd      	mov	sp, r7
 8019238:	bd80      	pop	{r7, pc}

0801923a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801923a:	b580      	push	{r7, lr}
 801923c:	b082      	sub	sp, #8
 801923e:	af00      	add	r7, sp, #0
 8019240:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8019242:	687b      	ldr	r3, [r7, #4]
 8019244:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019248:	4618      	mov	r0, r3
 801924a:	f7fe fcfa 	bl	8017c42 <USBD_LL_SOF>
}
 801924e:	bf00      	nop
 8019250:	3708      	adds	r7, #8
 8019252:	46bd      	mov	sp, r7
 8019254:	bd80      	pop	{r7, pc}

08019256 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019256:	b580      	push	{r7, lr}
 8019258:	b084      	sub	sp, #16
 801925a:	af00      	add	r7, sp, #0
 801925c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801925e:	2301      	movs	r3, #1
 8019260:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019262:	687b      	ldr	r3, [r7, #4]
 8019264:	79db      	ldrb	r3, [r3, #7]
 8019266:	2b00      	cmp	r3, #0
 8019268:	d102      	bne.n	8019270 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801926a:	2300      	movs	r3, #0
 801926c:	73fb      	strb	r3, [r7, #15]
 801926e:	e008      	b.n	8019282 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019270:	687b      	ldr	r3, [r7, #4]
 8019272:	79db      	ldrb	r3, [r3, #7]
 8019274:	2b02      	cmp	r3, #2
 8019276:	d102      	bne.n	801927e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8019278:	2301      	movs	r3, #1
 801927a:	73fb      	strb	r3, [r7, #15]
 801927c:	e001      	b.n	8019282 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801927e:	f7e8 ffee 	bl	800225e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019282:	687b      	ldr	r3, [r7, #4]
 8019284:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019288:	7bfa      	ldrb	r2, [r7, #15]
 801928a:	4611      	mov	r1, r2
 801928c:	4618      	mov	r0, r3
 801928e:	f7fe fc94 	bl	8017bba <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019292:	687b      	ldr	r3, [r7, #4]
 8019294:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019298:	4618      	mov	r0, r3
 801929a:	f7fe fc3c 	bl	8017b16 <USBD_LL_Reset>
}
 801929e:	bf00      	nop
 80192a0:	3710      	adds	r7, #16
 80192a2:	46bd      	mov	sp, r7
 80192a4:	bd80      	pop	{r7, pc}
	...

080192a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80192a8:	b580      	push	{r7, lr}
 80192aa:	b082      	sub	sp, #8
 80192ac:	af00      	add	r7, sp, #0
 80192ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80192b0:	687b      	ldr	r3, [r7, #4]
 80192b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80192b6:	4618      	mov	r0, r3
 80192b8:	f7fe fc8f 	bl	8017bda <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	681b      	ldr	r3, [r3, #0]
 80192c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80192c4:	681b      	ldr	r3, [r3, #0]
 80192c6:	687a      	ldr	r2, [r7, #4]
 80192c8:	6812      	ldr	r2, [r2, #0]
 80192ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80192ce:	f043 0301 	orr.w	r3, r3, #1
 80192d2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80192d4:	687b      	ldr	r3, [r7, #4]
 80192d6:	7adb      	ldrb	r3, [r3, #11]
 80192d8:	2b00      	cmp	r3, #0
 80192da:	d005      	beq.n	80192e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80192dc:	4b04      	ldr	r3, [pc, #16]	@ (80192f0 <HAL_PCD_SuspendCallback+0x48>)
 80192de:	691b      	ldr	r3, [r3, #16]
 80192e0:	4a03      	ldr	r2, [pc, #12]	@ (80192f0 <HAL_PCD_SuspendCallback+0x48>)
 80192e2:	f043 0306 	orr.w	r3, r3, #6
 80192e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80192e8:	bf00      	nop
 80192ea:	3708      	adds	r7, #8
 80192ec:	46bd      	mov	sp, r7
 80192ee:	bd80      	pop	{r7, pc}
 80192f0:	e000ed00 	.word	0xe000ed00

080192f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80192f4:	b580      	push	{r7, lr}
 80192f6:	b082      	sub	sp, #8
 80192f8:	af00      	add	r7, sp, #0
 80192fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80192fc:	687b      	ldr	r3, [r7, #4]
 80192fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019302:	4618      	mov	r0, r3
 8019304:	f7fe fc85 	bl	8017c12 <USBD_LL_Resume>
}
 8019308:	bf00      	nop
 801930a:	3708      	adds	r7, #8
 801930c:	46bd      	mov	sp, r7
 801930e:	bd80      	pop	{r7, pc}

08019310 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019310:	b580      	push	{r7, lr}
 8019312:	b082      	sub	sp, #8
 8019314:	af00      	add	r7, sp, #0
 8019316:	6078      	str	r0, [r7, #4]
 8019318:	460b      	mov	r3, r1
 801931a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801931c:	687b      	ldr	r3, [r7, #4]
 801931e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019322:	78fa      	ldrb	r2, [r7, #3]
 8019324:	4611      	mov	r1, r2
 8019326:	4618      	mov	r0, r3
 8019328:	f7fe fcdd 	bl	8017ce6 <USBD_LL_IsoOUTIncomplete>
}
 801932c:	bf00      	nop
 801932e:	3708      	adds	r7, #8
 8019330:	46bd      	mov	sp, r7
 8019332:	bd80      	pop	{r7, pc}

08019334 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019334:	b580      	push	{r7, lr}
 8019336:	b082      	sub	sp, #8
 8019338:	af00      	add	r7, sp, #0
 801933a:	6078      	str	r0, [r7, #4]
 801933c:	460b      	mov	r3, r1
 801933e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019340:	687b      	ldr	r3, [r7, #4]
 8019342:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019346:	78fa      	ldrb	r2, [r7, #3]
 8019348:	4611      	mov	r1, r2
 801934a:	4618      	mov	r0, r3
 801934c:	f7fe fc99 	bl	8017c82 <USBD_LL_IsoINIncomplete>
}
 8019350:	bf00      	nop
 8019352:	3708      	adds	r7, #8
 8019354:	46bd      	mov	sp, r7
 8019356:	bd80      	pop	{r7, pc}

08019358 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019358:	b580      	push	{r7, lr}
 801935a:	b082      	sub	sp, #8
 801935c:	af00      	add	r7, sp, #0
 801935e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019366:	4618      	mov	r0, r3
 8019368:	f7fe fcef 	bl	8017d4a <USBD_LL_DevConnected>
}
 801936c:	bf00      	nop
 801936e:	3708      	adds	r7, #8
 8019370:	46bd      	mov	sp, r7
 8019372:	bd80      	pop	{r7, pc}

08019374 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019374:	b580      	push	{r7, lr}
 8019376:	b082      	sub	sp, #8
 8019378:	af00      	add	r7, sp, #0
 801937a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8019382:	4618      	mov	r0, r3
 8019384:	f7fe fcec 	bl	8017d60 <USBD_LL_DevDisconnected>
}
 8019388:	bf00      	nop
 801938a:	3708      	adds	r7, #8
 801938c:	46bd      	mov	sp, r7
 801938e:	bd80      	pop	{r7, pc}

08019390 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019390:	b580      	push	{r7, lr}
 8019392:	b082      	sub	sp, #8
 8019394:	af00      	add	r7, sp, #0
 8019396:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8019398:	687b      	ldr	r3, [r7, #4]
 801939a:	781b      	ldrb	r3, [r3, #0]
 801939c:	2b00      	cmp	r3, #0
 801939e:	d13e      	bne.n	801941e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80193a0:	4a21      	ldr	r2, [pc, #132]	@ (8019428 <USBD_LL_Init+0x98>)
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	4a1f      	ldr	r2, [pc, #124]	@ (8019428 <USBD_LL_Init+0x98>)
 80193ac:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80193b0:	4b1d      	ldr	r3, [pc, #116]	@ (8019428 <USBD_LL_Init+0x98>)
 80193b2:	4a1e      	ldr	r2, [pc, #120]	@ (801942c <USBD_LL_Init+0x9c>)
 80193b4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80193b6:	4b1c      	ldr	r3, [pc, #112]	@ (8019428 <USBD_LL_Init+0x98>)
 80193b8:	2209      	movs	r2, #9
 80193ba:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80193bc:	4b1a      	ldr	r3, [pc, #104]	@ (8019428 <USBD_LL_Init+0x98>)
 80193be:	2202      	movs	r2, #2
 80193c0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80193c2:	4b19      	ldr	r3, [pc, #100]	@ (8019428 <USBD_LL_Init+0x98>)
 80193c4:	2200      	movs	r2, #0
 80193c6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80193c8:	4b17      	ldr	r3, [pc, #92]	@ (8019428 <USBD_LL_Init+0x98>)
 80193ca:	2202      	movs	r2, #2
 80193cc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80193ce:	4b16      	ldr	r3, [pc, #88]	@ (8019428 <USBD_LL_Init+0x98>)
 80193d0:	2200      	movs	r2, #0
 80193d2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80193d4:	4b14      	ldr	r3, [pc, #80]	@ (8019428 <USBD_LL_Init+0x98>)
 80193d6:	2200      	movs	r2, #0
 80193d8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80193da:	4b13      	ldr	r3, [pc, #76]	@ (8019428 <USBD_LL_Init+0x98>)
 80193dc:	2200      	movs	r2, #0
 80193de:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80193e0:	4b11      	ldr	r3, [pc, #68]	@ (8019428 <USBD_LL_Init+0x98>)
 80193e2:	2200      	movs	r2, #0
 80193e4:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80193e6:	4b10      	ldr	r3, [pc, #64]	@ (8019428 <USBD_LL_Init+0x98>)
 80193e8:	2200      	movs	r2, #0
 80193ea:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80193ec:	4b0e      	ldr	r3, [pc, #56]	@ (8019428 <USBD_LL_Init+0x98>)
 80193ee:	2200      	movs	r2, #0
 80193f0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80193f2:	480d      	ldr	r0, [pc, #52]	@ (8019428 <USBD_LL_Init+0x98>)
 80193f4:	f7f3 fe62 	bl	800d0bc <HAL_PCD_Init>
 80193f8:	4603      	mov	r3, r0
 80193fa:	2b00      	cmp	r3, #0
 80193fc:	d001      	beq.n	8019402 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80193fe:	f7e8 ff2e 	bl	800225e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8019402:	2180      	movs	r1, #128	@ 0x80
 8019404:	4808      	ldr	r0, [pc, #32]	@ (8019428 <USBD_LL_Init+0x98>)
 8019406:	f7f5 f8b8 	bl	800e57a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801940a:	2240      	movs	r2, #64	@ 0x40
 801940c:	2100      	movs	r1, #0
 801940e:	4806      	ldr	r0, [pc, #24]	@ (8019428 <USBD_LL_Init+0x98>)
 8019410:	f7f5 f86c 	bl	800e4ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8019414:	2280      	movs	r2, #128	@ 0x80
 8019416:	2101      	movs	r1, #1
 8019418:	4803      	ldr	r0, [pc, #12]	@ (8019428 <USBD_LL_Init+0x98>)
 801941a:	f7f5 f867 	bl	800e4ec <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 801941e:	2300      	movs	r3, #0
}
 8019420:	4618      	mov	r0, r3
 8019422:	3708      	adds	r7, #8
 8019424:	46bd      	mov	sp, r7
 8019426:	bd80      	pop	{r7, pc}
 8019428:	24003acc 	.word	0x24003acc
 801942c:	40080000 	.word	0x40080000

08019430 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8019430:	b580      	push	{r7, lr}
 8019432:	b084      	sub	sp, #16
 8019434:	af00      	add	r7, sp, #0
 8019436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019438:	2300      	movs	r3, #0
 801943a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801943c:	2300      	movs	r3, #0
 801943e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8019440:	687b      	ldr	r3, [r7, #4]
 8019442:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8019446:	4618      	mov	r0, r3
 8019448:	f7f3 ff44 	bl	800d2d4 <HAL_PCD_Start>
 801944c:	4603      	mov	r3, r0
 801944e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019450:	7bfb      	ldrb	r3, [r7, #15]
 8019452:	4618      	mov	r0, r3
 8019454:	f000 f942 	bl	80196dc <USBD_Get_USB_Status>
 8019458:	4603      	mov	r3, r0
 801945a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801945c:	7bbb      	ldrb	r3, [r7, #14]
}
 801945e:	4618      	mov	r0, r3
 8019460:	3710      	adds	r7, #16
 8019462:	46bd      	mov	sp, r7
 8019464:	bd80      	pop	{r7, pc}

08019466 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019466:	b580      	push	{r7, lr}
 8019468:	b084      	sub	sp, #16
 801946a:	af00      	add	r7, sp, #0
 801946c:	6078      	str	r0, [r7, #4]
 801946e:	4608      	mov	r0, r1
 8019470:	4611      	mov	r1, r2
 8019472:	461a      	mov	r2, r3
 8019474:	4603      	mov	r3, r0
 8019476:	70fb      	strb	r3, [r7, #3]
 8019478:	460b      	mov	r3, r1
 801947a:	70bb      	strb	r3, [r7, #2]
 801947c:	4613      	mov	r3, r2
 801947e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019480:	2300      	movs	r3, #0
 8019482:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019484:	2300      	movs	r3, #0
 8019486:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019488:	687b      	ldr	r3, [r7, #4]
 801948a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801948e:	78bb      	ldrb	r3, [r7, #2]
 8019490:	883a      	ldrh	r2, [r7, #0]
 8019492:	78f9      	ldrb	r1, [r7, #3]
 8019494:	f7f4 fc45 	bl	800dd22 <HAL_PCD_EP_Open>
 8019498:	4603      	mov	r3, r0
 801949a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801949c:	7bfb      	ldrb	r3, [r7, #15]
 801949e:	4618      	mov	r0, r3
 80194a0:	f000 f91c 	bl	80196dc <USBD_Get_USB_Status>
 80194a4:	4603      	mov	r3, r0
 80194a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80194a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80194aa:	4618      	mov	r0, r3
 80194ac:	3710      	adds	r7, #16
 80194ae:	46bd      	mov	sp, r7
 80194b0:	bd80      	pop	{r7, pc}

080194b2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80194b2:	b580      	push	{r7, lr}
 80194b4:	b084      	sub	sp, #16
 80194b6:	af00      	add	r7, sp, #0
 80194b8:	6078      	str	r0, [r7, #4]
 80194ba:	460b      	mov	r3, r1
 80194bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80194be:	2300      	movs	r3, #0
 80194c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80194c2:	2300      	movs	r3, #0
 80194c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80194c6:	687b      	ldr	r3, [r7, #4]
 80194c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80194cc:	78fa      	ldrb	r2, [r7, #3]
 80194ce:	4611      	mov	r1, r2
 80194d0:	4618      	mov	r0, r3
 80194d2:	f7f4 fc90 	bl	800ddf6 <HAL_PCD_EP_Close>
 80194d6:	4603      	mov	r3, r0
 80194d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80194da:	7bfb      	ldrb	r3, [r7, #15]
 80194dc:	4618      	mov	r0, r3
 80194de:	f000 f8fd 	bl	80196dc <USBD_Get_USB_Status>
 80194e2:	4603      	mov	r3, r0
 80194e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80194e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80194e8:	4618      	mov	r0, r3
 80194ea:	3710      	adds	r7, #16
 80194ec:	46bd      	mov	sp, r7
 80194ee:	bd80      	pop	{r7, pc}

080194f0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80194f0:	b580      	push	{r7, lr}
 80194f2:	b084      	sub	sp, #16
 80194f4:	af00      	add	r7, sp, #0
 80194f6:	6078      	str	r0, [r7, #4]
 80194f8:	460b      	mov	r3, r1
 80194fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80194fc:	2300      	movs	r3, #0
 80194fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019500:	2300      	movs	r3, #0
 8019502:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801950a:	78fa      	ldrb	r2, [r7, #3]
 801950c:	4611      	mov	r1, r2
 801950e:	4618      	mov	r0, r3
 8019510:	f7f4 fd48 	bl	800dfa4 <HAL_PCD_EP_SetStall>
 8019514:	4603      	mov	r3, r0
 8019516:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019518:	7bfb      	ldrb	r3, [r7, #15]
 801951a:	4618      	mov	r0, r3
 801951c:	f000 f8de 	bl	80196dc <USBD_Get_USB_Status>
 8019520:	4603      	mov	r3, r0
 8019522:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019524:	7bbb      	ldrb	r3, [r7, #14]
}
 8019526:	4618      	mov	r0, r3
 8019528:	3710      	adds	r7, #16
 801952a:	46bd      	mov	sp, r7
 801952c:	bd80      	pop	{r7, pc}

0801952e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801952e:	b580      	push	{r7, lr}
 8019530:	b084      	sub	sp, #16
 8019532:	af00      	add	r7, sp, #0
 8019534:	6078      	str	r0, [r7, #4]
 8019536:	460b      	mov	r3, r1
 8019538:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801953a:	2300      	movs	r3, #0
 801953c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801953e:	2300      	movs	r3, #0
 8019540:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8019542:	687b      	ldr	r3, [r7, #4]
 8019544:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8019548:	78fa      	ldrb	r2, [r7, #3]
 801954a:	4611      	mov	r1, r2
 801954c:	4618      	mov	r0, r3
 801954e:	f7f4 fd8c 	bl	800e06a <HAL_PCD_EP_ClrStall>
 8019552:	4603      	mov	r3, r0
 8019554:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019556:	7bfb      	ldrb	r3, [r7, #15]
 8019558:	4618      	mov	r0, r3
 801955a:	f000 f8bf 	bl	80196dc <USBD_Get_USB_Status>
 801955e:	4603      	mov	r3, r0
 8019560:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019562:	7bbb      	ldrb	r3, [r7, #14]
}
 8019564:	4618      	mov	r0, r3
 8019566:	3710      	adds	r7, #16
 8019568:	46bd      	mov	sp, r7
 801956a:	bd80      	pop	{r7, pc}

0801956c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801956c:	b480      	push	{r7}
 801956e:	b085      	sub	sp, #20
 8019570:	af00      	add	r7, sp, #0
 8019572:	6078      	str	r0, [r7, #4]
 8019574:	460b      	mov	r3, r1
 8019576:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019578:	687b      	ldr	r3, [r7, #4]
 801957a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801957e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8019580:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019584:	2b00      	cmp	r3, #0
 8019586:	da0b      	bge.n	80195a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8019588:	78fb      	ldrb	r3, [r7, #3]
 801958a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801958e:	68f9      	ldr	r1, [r7, #12]
 8019590:	4613      	mov	r3, r2
 8019592:	00db      	lsls	r3, r3, #3
 8019594:	4413      	add	r3, r2
 8019596:	009b      	lsls	r3, r3, #2
 8019598:	440b      	add	r3, r1
 801959a:	3316      	adds	r3, #22
 801959c:	781b      	ldrb	r3, [r3, #0]
 801959e:	e00b      	b.n	80195b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80195a0:	78fb      	ldrb	r3, [r7, #3]
 80195a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80195a6:	68f9      	ldr	r1, [r7, #12]
 80195a8:	4613      	mov	r3, r2
 80195aa:	00db      	lsls	r3, r3, #3
 80195ac:	4413      	add	r3, r2
 80195ae:	009b      	lsls	r3, r3, #2
 80195b0:	440b      	add	r3, r1
 80195b2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80195b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80195b8:	4618      	mov	r0, r3
 80195ba:	3714      	adds	r7, #20
 80195bc:	46bd      	mov	sp, r7
 80195be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195c2:	4770      	bx	lr

080195c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80195c4:	b580      	push	{r7, lr}
 80195c6:	b084      	sub	sp, #16
 80195c8:	af00      	add	r7, sp, #0
 80195ca:	6078      	str	r0, [r7, #4]
 80195cc:	460b      	mov	r3, r1
 80195ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80195d0:	2300      	movs	r3, #0
 80195d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80195d4:	2300      	movs	r3, #0
 80195d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80195d8:	687b      	ldr	r3, [r7, #4]
 80195da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80195de:	78fa      	ldrb	r2, [r7, #3]
 80195e0:	4611      	mov	r1, r2
 80195e2:	4618      	mov	r0, r3
 80195e4:	f7f4 fb79 	bl	800dcda <HAL_PCD_SetAddress>
 80195e8:	4603      	mov	r3, r0
 80195ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80195ec:	7bfb      	ldrb	r3, [r7, #15]
 80195ee:	4618      	mov	r0, r3
 80195f0:	f000 f874 	bl	80196dc <USBD_Get_USB_Status>
 80195f4:	4603      	mov	r3, r0
 80195f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80195f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80195fa:	4618      	mov	r0, r3
 80195fc:	3710      	adds	r7, #16
 80195fe:	46bd      	mov	sp, r7
 8019600:	bd80      	pop	{r7, pc}

08019602 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019602:	b580      	push	{r7, lr}
 8019604:	b086      	sub	sp, #24
 8019606:	af00      	add	r7, sp, #0
 8019608:	60f8      	str	r0, [r7, #12]
 801960a:	607a      	str	r2, [r7, #4]
 801960c:	603b      	str	r3, [r7, #0]
 801960e:	460b      	mov	r3, r1
 8019610:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019612:	2300      	movs	r3, #0
 8019614:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019616:	2300      	movs	r3, #0
 8019618:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801961a:	68fb      	ldr	r3, [r7, #12]
 801961c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8019620:	7af9      	ldrb	r1, [r7, #11]
 8019622:	683b      	ldr	r3, [r7, #0]
 8019624:	687a      	ldr	r2, [r7, #4]
 8019626:	f7f4 fc83 	bl	800df30 <HAL_PCD_EP_Transmit>
 801962a:	4603      	mov	r3, r0
 801962c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801962e:	7dfb      	ldrb	r3, [r7, #23]
 8019630:	4618      	mov	r0, r3
 8019632:	f000 f853 	bl	80196dc <USBD_Get_USB_Status>
 8019636:	4603      	mov	r3, r0
 8019638:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801963a:	7dbb      	ldrb	r3, [r7, #22]
}
 801963c:	4618      	mov	r0, r3
 801963e:	3718      	adds	r7, #24
 8019640:	46bd      	mov	sp, r7
 8019642:	bd80      	pop	{r7, pc}

08019644 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019644:	b580      	push	{r7, lr}
 8019646:	b086      	sub	sp, #24
 8019648:	af00      	add	r7, sp, #0
 801964a:	60f8      	str	r0, [r7, #12]
 801964c:	607a      	str	r2, [r7, #4]
 801964e:	603b      	str	r3, [r7, #0]
 8019650:	460b      	mov	r3, r1
 8019652:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019654:	2300      	movs	r3, #0
 8019656:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019658:	2300      	movs	r3, #0
 801965a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801965c:	68fb      	ldr	r3, [r7, #12]
 801965e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8019662:	7af9      	ldrb	r1, [r7, #11]
 8019664:	683b      	ldr	r3, [r7, #0]
 8019666:	687a      	ldr	r2, [r7, #4]
 8019668:	f7f4 fc0f 	bl	800de8a <HAL_PCD_EP_Receive>
 801966c:	4603      	mov	r3, r0
 801966e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019670:	7dfb      	ldrb	r3, [r7, #23]
 8019672:	4618      	mov	r0, r3
 8019674:	f000 f832 	bl	80196dc <USBD_Get_USB_Status>
 8019678:	4603      	mov	r3, r0
 801967a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801967c:	7dbb      	ldrb	r3, [r7, #22]
}
 801967e:	4618      	mov	r0, r3
 8019680:	3718      	adds	r7, #24
 8019682:	46bd      	mov	sp, r7
 8019684:	bd80      	pop	{r7, pc}

08019686 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019686:	b580      	push	{r7, lr}
 8019688:	b082      	sub	sp, #8
 801968a:	af00      	add	r7, sp, #0
 801968c:	6078      	str	r0, [r7, #4]
 801968e:	460b      	mov	r3, r1
 8019690:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8019698:	78fa      	ldrb	r2, [r7, #3]
 801969a:	4611      	mov	r1, r2
 801969c:	4618      	mov	r0, r3
 801969e:	f7f4 fc2f 	bl	800df00 <HAL_PCD_EP_GetRxCount>
 80196a2:	4603      	mov	r3, r0
}
 80196a4:	4618      	mov	r0, r3
 80196a6:	3708      	adds	r7, #8
 80196a8:	46bd      	mov	sp, r7
 80196aa:	bd80      	pop	{r7, pc}

080196ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80196ac:	b480      	push	{r7}
 80196ae:	b083      	sub	sp, #12
 80196b0:	af00      	add	r7, sp, #0
 80196b2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80196b4:	4b03      	ldr	r3, [pc, #12]	@ (80196c4 <USBD_static_malloc+0x18>)
}
 80196b6:	4618      	mov	r0, r3
 80196b8:	370c      	adds	r7, #12
 80196ba:	46bd      	mov	sp, r7
 80196bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196c0:	4770      	bx	lr
 80196c2:	bf00      	nop
 80196c4:	24003fb0 	.word	0x24003fb0

080196c8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80196c8:	b480      	push	{r7}
 80196ca:	b083      	sub	sp, #12
 80196cc:	af00      	add	r7, sp, #0
 80196ce:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80196d0:	bf00      	nop
 80196d2:	370c      	adds	r7, #12
 80196d4:	46bd      	mov	sp, r7
 80196d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196da:	4770      	bx	lr

080196dc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80196dc:	b480      	push	{r7}
 80196de:	b085      	sub	sp, #20
 80196e0:	af00      	add	r7, sp, #0
 80196e2:	4603      	mov	r3, r0
 80196e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80196e6:	2300      	movs	r3, #0
 80196e8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80196ea:	79fb      	ldrb	r3, [r7, #7]
 80196ec:	2b03      	cmp	r3, #3
 80196ee:	d817      	bhi.n	8019720 <USBD_Get_USB_Status+0x44>
 80196f0:	a201      	add	r2, pc, #4	@ (adr r2, 80196f8 <USBD_Get_USB_Status+0x1c>)
 80196f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80196f6:	bf00      	nop
 80196f8:	08019709 	.word	0x08019709
 80196fc:	0801970f 	.word	0x0801970f
 8019700:	08019715 	.word	0x08019715
 8019704:	0801971b 	.word	0x0801971b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8019708:	2300      	movs	r3, #0
 801970a:	73fb      	strb	r3, [r7, #15]
    break;
 801970c:	e00b      	b.n	8019726 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801970e:	2303      	movs	r3, #3
 8019710:	73fb      	strb	r3, [r7, #15]
    break;
 8019712:	e008      	b.n	8019726 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019714:	2301      	movs	r3, #1
 8019716:	73fb      	strb	r3, [r7, #15]
    break;
 8019718:	e005      	b.n	8019726 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801971a:	2303      	movs	r3, #3
 801971c:	73fb      	strb	r3, [r7, #15]
    break;
 801971e:	e002      	b.n	8019726 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8019720:	2303      	movs	r3, #3
 8019722:	73fb      	strb	r3, [r7, #15]
    break;
 8019724:	bf00      	nop
  }
  return usb_status;
 8019726:	7bfb      	ldrb	r3, [r7, #15]
}
 8019728:	4618      	mov	r0, r3
 801972a:	3714      	adds	r7, #20
 801972c:	46bd      	mov	sp, r7
 801972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019732:	4770      	bx	lr

08019734 <sniprintf>:
 8019734:	b40c      	push	{r2, r3}
 8019736:	b530      	push	{r4, r5, lr}
 8019738:	4b18      	ldr	r3, [pc, #96]	@ (801979c <sniprintf+0x68>)
 801973a:	1e0c      	subs	r4, r1, #0
 801973c:	681d      	ldr	r5, [r3, #0]
 801973e:	b09d      	sub	sp, #116	@ 0x74
 8019740:	da08      	bge.n	8019754 <sniprintf+0x20>
 8019742:	238b      	movs	r3, #139	@ 0x8b
 8019744:	602b      	str	r3, [r5, #0]
 8019746:	f04f 30ff 	mov.w	r0, #4294967295
 801974a:	b01d      	add	sp, #116	@ 0x74
 801974c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019750:	b002      	add	sp, #8
 8019752:	4770      	bx	lr
 8019754:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019758:	f8ad 3014 	strh.w	r3, [sp, #20]
 801975c:	f04f 0300 	mov.w	r3, #0
 8019760:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019762:	bf14      	ite	ne
 8019764:	f104 33ff 	addne.w	r3, r4, #4294967295
 8019768:	4623      	moveq	r3, r4
 801976a:	9304      	str	r3, [sp, #16]
 801976c:	9307      	str	r3, [sp, #28]
 801976e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019772:	9002      	str	r0, [sp, #8]
 8019774:	9006      	str	r0, [sp, #24]
 8019776:	f8ad 3016 	strh.w	r3, [sp, #22]
 801977a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801977c:	ab21      	add	r3, sp, #132	@ 0x84
 801977e:	a902      	add	r1, sp, #8
 8019780:	4628      	mov	r0, r5
 8019782:	9301      	str	r3, [sp, #4]
 8019784:	f000 f9b6 	bl	8019af4 <_svfiprintf_r>
 8019788:	1c43      	adds	r3, r0, #1
 801978a:	bfbc      	itt	lt
 801978c:	238b      	movlt	r3, #139	@ 0x8b
 801978e:	602b      	strlt	r3, [r5, #0]
 8019790:	2c00      	cmp	r4, #0
 8019792:	d0da      	beq.n	801974a <sniprintf+0x16>
 8019794:	9b02      	ldr	r3, [sp, #8]
 8019796:	2200      	movs	r2, #0
 8019798:	701a      	strb	r2, [r3, #0]
 801979a:	e7d6      	b.n	801974a <sniprintf+0x16>
 801979c:	2400013c 	.word	0x2400013c

080197a0 <memset>:
 80197a0:	4402      	add	r2, r0
 80197a2:	4603      	mov	r3, r0
 80197a4:	4293      	cmp	r3, r2
 80197a6:	d100      	bne.n	80197aa <memset+0xa>
 80197a8:	4770      	bx	lr
 80197aa:	f803 1b01 	strb.w	r1, [r3], #1
 80197ae:	e7f9      	b.n	80197a4 <memset+0x4>

080197b0 <strncpy>:
 80197b0:	b510      	push	{r4, lr}
 80197b2:	3901      	subs	r1, #1
 80197b4:	4603      	mov	r3, r0
 80197b6:	b132      	cbz	r2, 80197c6 <strncpy+0x16>
 80197b8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80197bc:	f803 4b01 	strb.w	r4, [r3], #1
 80197c0:	3a01      	subs	r2, #1
 80197c2:	2c00      	cmp	r4, #0
 80197c4:	d1f7      	bne.n	80197b6 <strncpy+0x6>
 80197c6:	441a      	add	r2, r3
 80197c8:	2100      	movs	r1, #0
 80197ca:	4293      	cmp	r3, r2
 80197cc:	d100      	bne.n	80197d0 <strncpy+0x20>
 80197ce:	bd10      	pop	{r4, pc}
 80197d0:	f803 1b01 	strb.w	r1, [r3], #1
 80197d4:	e7f9      	b.n	80197ca <strncpy+0x1a>
	...

080197d8 <__errno>:
 80197d8:	4b01      	ldr	r3, [pc, #4]	@ (80197e0 <__errno+0x8>)
 80197da:	6818      	ldr	r0, [r3, #0]
 80197dc:	4770      	bx	lr
 80197de:	bf00      	nop
 80197e0:	2400013c 	.word	0x2400013c

080197e4 <__libc_init_array>:
 80197e4:	b570      	push	{r4, r5, r6, lr}
 80197e6:	4d0d      	ldr	r5, [pc, #52]	@ (801981c <__libc_init_array+0x38>)
 80197e8:	4c0d      	ldr	r4, [pc, #52]	@ (8019820 <__libc_init_array+0x3c>)
 80197ea:	1b64      	subs	r4, r4, r5
 80197ec:	10a4      	asrs	r4, r4, #2
 80197ee:	2600      	movs	r6, #0
 80197f0:	42a6      	cmp	r6, r4
 80197f2:	d109      	bne.n	8019808 <__libc_init_array+0x24>
 80197f4:	4d0b      	ldr	r5, [pc, #44]	@ (8019824 <__libc_init_array+0x40>)
 80197f6:	4c0c      	ldr	r4, [pc, #48]	@ (8019828 <__libc_init_array+0x44>)
 80197f8:	f000 fc64 	bl	801a0c4 <_init>
 80197fc:	1b64      	subs	r4, r4, r5
 80197fe:	10a4      	asrs	r4, r4, #2
 8019800:	2600      	movs	r6, #0
 8019802:	42a6      	cmp	r6, r4
 8019804:	d105      	bne.n	8019812 <__libc_init_array+0x2e>
 8019806:	bd70      	pop	{r4, r5, r6, pc}
 8019808:	f855 3b04 	ldr.w	r3, [r5], #4
 801980c:	4798      	blx	r3
 801980e:	3601      	adds	r6, #1
 8019810:	e7ee      	b.n	80197f0 <__libc_init_array+0xc>
 8019812:	f855 3b04 	ldr.w	r3, [r5], #4
 8019816:	4798      	blx	r3
 8019818:	3601      	adds	r6, #1
 801981a:	e7f2      	b.n	8019802 <__libc_init_array+0x1e>
 801981c:	0801ab58 	.word	0x0801ab58
 8019820:	0801ab58 	.word	0x0801ab58
 8019824:	0801ab58 	.word	0x0801ab58
 8019828:	0801ab5c 	.word	0x0801ab5c

0801982c <__retarget_lock_acquire_recursive>:
 801982c:	4770      	bx	lr

0801982e <__retarget_lock_release_recursive>:
 801982e:	4770      	bx	lr

08019830 <memcpy>:
 8019830:	440a      	add	r2, r1
 8019832:	4291      	cmp	r1, r2
 8019834:	f100 33ff 	add.w	r3, r0, #4294967295
 8019838:	d100      	bne.n	801983c <memcpy+0xc>
 801983a:	4770      	bx	lr
 801983c:	b510      	push	{r4, lr}
 801983e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019842:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019846:	4291      	cmp	r1, r2
 8019848:	d1f9      	bne.n	801983e <memcpy+0xe>
 801984a:	bd10      	pop	{r4, pc}

0801984c <_free_r>:
 801984c:	b538      	push	{r3, r4, r5, lr}
 801984e:	4605      	mov	r5, r0
 8019850:	2900      	cmp	r1, #0
 8019852:	d041      	beq.n	80198d8 <_free_r+0x8c>
 8019854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019858:	1f0c      	subs	r4, r1, #4
 801985a:	2b00      	cmp	r3, #0
 801985c:	bfb8      	it	lt
 801985e:	18e4      	addlt	r4, r4, r3
 8019860:	f000 f8e0 	bl	8019a24 <__malloc_lock>
 8019864:	4a1d      	ldr	r2, [pc, #116]	@ (80198dc <_free_r+0x90>)
 8019866:	6813      	ldr	r3, [r2, #0]
 8019868:	b933      	cbnz	r3, 8019878 <_free_r+0x2c>
 801986a:	6063      	str	r3, [r4, #4]
 801986c:	6014      	str	r4, [r2, #0]
 801986e:	4628      	mov	r0, r5
 8019870:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019874:	f000 b8dc 	b.w	8019a30 <__malloc_unlock>
 8019878:	42a3      	cmp	r3, r4
 801987a:	d908      	bls.n	801988e <_free_r+0x42>
 801987c:	6820      	ldr	r0, [r4, #0]
 801987e:	1821      	adds	r1, r4, r0
 8019880:	428b      	cmp	r3, r1
 8019882:	bf01      	itttt	eq
 8019884:	6819      	ldreq	r1, [r3, #0]
 8019886:	685b      	ldreq	r3, [r3, #4]
 8019888:	1809      	addeq	r1, r1, r0
 801988a:	6021      	streq	r1, [r4, #0]
 801988c:	e7ed      	b.n	801986a <_free_r+0x1e>
 801988e:	461a      	mov	r2, r3
 8019890:	685b      	ldr	r3, [r3, #4]
 8019892:	b10b      	cbz	r3, 8019898 <_free_r+0x4c>
 8019894:	42a3      	cmp	r3, r4
 8019896:	d9fa      	bls.n	801988e <_free_r+0x42>
 8019898:	6811      	ldr	r1, [r2, #0]
 801989a:	1850      	adds	r0, r2, r1
 801989c:	42a0      	cmp	r0, r4
 801989e:	d10b      	bne.n	80198b8 <_free_r+0x6c>
 80198a0:	6820      	ldr	r0, [r4, #0]
 80198a2:	4401      	add	r1, r0
 80198a4:	1850      	adds	r0, r2, r1
 80198a6:	4283      	cmp	r3, r0
 80198a8:	6011      	str	r1, [r2, #0]
 80198aa:	d1e0      	bne.n	801986e <_free_r+0x22>
 80198ac:	6818      	ldr	r0, [r3, #0]
 80198ae:	685b      	ldr	r3, [r3, #4]
 80198b0:	6053      	str	r3, [r2, #4]
 80198b2:	4408      	add	r0, r1
 80198b4:	6010      	str	r0, [r2, #0]
 80198b6:	e7da      	b.n	801986e <_free_r+0x22>
 80198b8:	d902      	bls.n	80198c0 <_free_r+0x74>
 80198ba:	230c      	movs	r3, #12
 80198bc:	602b      	str	r3, [r5, #0]
 80198be:	e7d6      	b.n	801986e <_free_r+0x22>
 80198c0:	6820      	ldr	r0, [r4, #0]
 80198c2:	1821      	adds	r1, r4, r0
 80198c4:	428b      	cmp	r3, r1
 80198c6:	bf04      	itt	eq
 80198c8:	6819      	ldreq	r1, [r3, #0]
 80198ca:	685b      	ldreq	r3, [r3, #4]
 80198cc:	6063      	str	r3, [r4, #4]
 80198ce:	bf04      	itt	eq
 80198d0:	1809      	addeq	r1, r1, r0
 80198d2:	6021      	streq	r1, [r4, #0]
 80198d4:	6054      	str	r4, [r2, #4]
 80198d6:	e7ca      	b.n	801986e <_free_r+0x22>
 80198d8:	bd38      	pop	{r3, r4, r5, pc}
 80198da:	bf00      	nop
 80198dc:	24004314 	.word	0x24004314

080198e0 <sbrk_aligned>:
 80198e0:	b570      	push	{r4, r5, r6, lr}
 80198e2:	4e0f      	ldr	r6, [pc, #60]	@ (8019920 <sbrk_aligned+0x40>)
 80198e4:	460c      	mov	r4, r1
 80198e6:	6831      	ldr	r1, [r6, #0]
 80198e8:	4605      	mov	r5, r0
 80198ea:	b911      	cbnz	r1, 80198f2 <sbrk_aligned+0x12>
 80198ec:	f000 fba4 	bl	801a038 <_sbrk_r>
 80198f0:	6030      	str	r0, [r6, #0]
 80198f2:	4621      	mov	r1, r4
 80198f4:	4628      	mov	r0, r5
 80198f6:	f000 fb9f 	bl	801a038 <_sbrk_r>
 80198fa:	1c43      	adds	r3, r0, #1
 80198fc:	d103      	bne.n	8019906 <sbrk_aligned+0x26>
 80198fe:	f04f 34ff 	mov.w	r4, #4294967295
 8019902:	4620      	mov	r0, r4
 8019904:	bd70      	pop	{r4, r5, r6, pc}
 8019906:	1cc4      	adds	r4, r0, #3
 8019908:	f024 0403 	bic.w	r4, r4, #3
 801990c:	42a0      	cmp	r0, r4
 801990e:	d0f8      	beq.n	8019902 <sbrk_aligned+0x22>
 8019910:	1a21      	subs	r1, r4, r0
 8019912:	4628      	mov	r0, r5
 8019914:	f000 fb90 	bl	801a038 <_sbrk_r>
 8019918:	3001      	adds	r0, #1
 801991a:	d1f2      	bne.n	8019902 <sbrk_aligned+0x22>
 801991c:	e7ef      	b.n	80198fe <sbrk_aligned+0x1e>
 801991e:	bf00      	nop
 8019920:	24004310 	.word	0x24004310

08019924 <_malloc_r>:
 8019924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019928:	1ccd      	adds	r5, r1, #3
 801992a:	f025 0503 	bic.w	r5, r5, #3
 801992e:	3508      	adds	r5, #8
 8019930:	2d0c      	cmp	r5, #12
 8019932:	bf38      	it	cc
 8019934:	250c      	movcc	r5, #12
 8019936:	2d00      	cmp	r5, #0
 8019938:	4606      	mov	r6, r0
 801993a:	db01      	blt.n	8019940 <_malloc_r+0x1c>
 801993c:	42a9      	cmp	r1, r5
 801993e:	d904      	bls.n	801994a <_malloc_r+0x26>
 8019940:	230c      	movs	r3, #12
 8019942:	6033      	str	r3, [r6, #0]
 8019944:	2000      	movs	r0, #0
 8019946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801994a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019a20 <_malloc_r+0xfc>
 801994e:	f000 f869 	bl	8019a24 <__malloc_lock>
 8019952:	f8d8 3000 	ldr.w	r3, [r8]
 8019956:	461c      	mov	r4, r3
 8019958:	bb44      	cbnz	r4, 80199ac <_malloc_r+0x88>
 801995a:	4629      	mov	r1, r5
 801995c:	4630      	mov	r0, r6
 801995e:	f7ff ffbf 	bl	80198e0 <sbrk_aligned>
 8019962:	1c43      	adds	r3, r0, #1
 8019964:	4604      	mov	r4, r0
 8019966:	d158      	bne.n	8019a1a <_malloc_r+0xf6>
 8019968:	f8d8 4000 	ldr.w	r4, [r8]
 801996c:	4627      	mov	r7, r4
 801996e:	2f00      	cmp	r7, #0
 8019970:	d143      	bne.n	80199fa <_malloc_r+0xd6>
 8019972:	2c00      	cmp	r4, #0
 8019974:	d04b      	beq.n	8019a0e <_malloc_r+0xea>
 8019976:	6823      	ldr	r3, [r4, #0]
 8019978:	4639      	mov	r1, r7
 801997a:	4630      	mov	r0, r6
 801997c:	eb04 0903 	add.w	r9, r4, r3
 8019980:	f000 fb5a 	bl	801a038 <_sbrk_r>
 8019984:	4581      	cmp	r9, r0
 8019986:	d142      	bne.n	8019a0e <_malloc_r+0xea>
 8019988:	6821      	ldr	r1, [r4, #0]
 801998a:	1a6d      	subs	r5, r5, r1
 801998c:	4629      	mov	r1, r5
 801998e:	4630      	mov	r0, r6
 8019990:	f7ff ffa6 	bl	80198e0 <sbrk_aligned>
 8019994:	3001      	adds	r0, #1
 8019996:	d03a      	beq.n	8019a0e <_malloc_r+0xea>
 8019998:	6823      	ldr	r3, [r4, #0]
 801999a:	442b      	add	r3, r5
 801999c:	6023      	str	r3, [r4, #0]
 801999e:	f8d8 3000 	ldr.w	r3, [r8]
 80199a2:	685a      	ldr	r2, [r3, #4]
 80199a4:	bb62      	cbnz	r2, 8019a00 <_malloc_r+0xdc>
 80199a6:	f8c8 7000 	str.w	r7, [r8]
 80199aa:	e00f      	b.n	80199cc <_malloc_r+0xa8>
 80199ac:	6822      	ldr	r2, [r4, #0]
 80199ae:	1b52      	subs	r2, r2, r5
 80199b0:	d420      	bmi.n	80199f4 <_malloc_r+0xd0>
 80199b2:	2a0b      	cmp	r2, #11
 80199b4:	d917      	bls.n	80199e6 <_malloc_r+0xc2>
 80199b6:	1961      	adds	r1, r4, r5
 80199b8:	42a3      	cmp	r3, r4
 80199ba:	6025      	str	r5, [r4, #0]
 80199bc:	bf18      	it	ne
 80199be:	6059      	strne	r1, [r3, #4]
 80199c0:	6863      	ldr	r3, [r4, #4]
 80199c2:	bf08      	it	eq
 80199c4:	f8c8 1000 	streq.w	r1, [r8]
 80199c8:	5162      	str	r2, [r4, r5]
 80199ca:	604b      	str	r3, [r1, #4]
 80199cc:	4630      	mov	r0, r6
 80199ce:	f000 f82f 	bl	8019a30 <__malloc_unlock>
 80199d2:	f104 000b 	add.w	r0, r4, #11
 80199d6:	1d23      	adds	r3, r4, #4
 80199d8:	f020 0007 	bic.w	r0, r0, #7
 80199dc:	1ac2      	subs	r2, r0, r3
 80199de:	bf1c      	itt	ne
 80199e0:	1a1b      	subne	r3, r3, r0
 80199e2:	50a3      	strne	r3, [r4, r2]
 80199e4:	e7af      	b.n	8019946 <_malloc_r+0x22>
 80199e6:	6862      	ldr	r2, [r4, #4]
 80199e8:	42a3      	cmp	r3, r4
 80199ea:	bf0c      	ite	eq
 80199ec:	f8c8 2000 	streq.w	r2, [r8]
 80199f0:	605a      	strne	r2, [r3, #4]
 80199f2:	e7eb      	b.n	80199cc <_malloc_r+0xa8>
 80199f4:	4623      	mov	r3, r4
 80199f6:	6864      	ldr	r4, [r4, #4]
 80199f8:	e7ae      	b.n	8019958 <_malloc_r+0x34>
 80199fa:	463c      	mov	r4, r7
 80199fc:	687f      	ldr	r7, [r7, #4]
 80199fe:	e7b6      	b.n	801996e <_malloc_r+0x4a>
 8019a00:	461a      	mov	r2, r3
 8019a02:	685b      	ldr	r3, [r3, #4]
 8019a04:	42a3      	cmp	r3, r4
 8019a06:	d1fb      	bne.n	8019a00 <_malloc_r+0xdc>
 8019a08:	2300      	movs	r3, #0
 8019a0a:	6053      	str	r3, [r2, #4]
 8019a0c:	e7de      	b.n	80199cc <_malloc_r+0xa8>
 8019a0e:	230c      	movs	r3, #12
 8019a10:	6033      	str	r3, [r6, #0]
 8019a12:	4630      	mov	r0, r6
 8019a14:	f000 f80c 	bl	8019a30 <__malloc_unlock>
 8019a18:	e794      	b.n	8019944 <_malloc_r+0x20>
 8019a1a:	6005      	str	r5, [r0, #0]
 8019a1c:	e7d6      	b.n	80199cc <_malloc_r+0xa8>
 8019a1e:	bf00      	nop
 8019a20:	24004314 	.word	0x24004314

08019a24 <__malloc_lock>:
 8019a24:	4801      	ldr	r0, [pc, #4]	@ (8019a2c <__malloc_lock+0x8>)
 8019a26:	f7ff bf01 	b.w	801982c <__retarget_lock_acquire_recursive>
 8019a2a:	bf00      	nop
 8019a2c:	2400430c 	.word	0x2400430c

08019a30 <__malloc_unlock>:
 8019a30:	4801      	ldr	r0, [pc, #4]	@ (8019a38 <__malloc_unlock+0x8>)
 8019a32:	f7ff befc 	b.w	801982e <__retarget_lock_release_recursive>
 8019a36:	bf00      	nop
 8019a38:	2400430c 	.word	0x2400430c

08019a3c <__ssputs_r>:
 8019a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a40:	688e      	ldr	r6, [r1, #8]
 8019a42:	461f      	mov	r7, r3
 8019a44:	42be      	cmp	r6, r7
 8019a46:	680b      	ldr	r3, [r1, #0]
 8019a48:	4682      	mov	sl, r0
 8019a4a:	460c      	mov	r4, r1
 8019a4c:	4690      	mov	r8, r2
 8019a4e:	d82d      	bhi.n	8019aac <__ssputs_r+0x70>
 8019a50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019a54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019a58:	d026      	beq.n	8019aa8 <__ssputs_r+0x6c>
 8019a5a:	6965      	ldr	r5, [r4, #20]
 8019a5c:	6909      	ldr	r1, [r1, #16]
 8019a5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019a62:	eba3 0901 	sub.w	r9, r3, r1
 8019a66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019a6a:	1c7b      	adds	r3, r7, #1
 8019a6c:	444b      	add	r3, r9
 8019a6e:	106d      	asrs	r5, r5, #1
 8019a70:	429d      	cmp	r5, r3
 8019a72:	bf38      	it	cc
 8019a74:	461d      	movcc	r5, r3
 8019a76:	0553      	lsls	r3, r2, #21
 8019a78:	d527      	bpl.n	8019aca <__ssputs_r+0x8e>
 8019a7a:	4629      	mov	r1, r5
 8019a7c:	f7ff ff52 	bl	8019924 <_malloc_r>
 8019a80:	4606      	mov	r6, r0
 8019a82:	b360      	cbz	r0, 8019ade <__ssputs_r+0xa2>
 8019a84:	6921      	ldr	r1, [r4, #16]
 8019a86:	464a      	mov	r2, r9
 8019a88:	f7ff fed2 	bl	8019830 <memcpy>
 8019a8c:	89a3      	ldrh	r3, [r4, #12]
 8019a8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019a96:	81a3      	strh	r3, [r4, #12]
 8019a98:	6126      	str	r6, [r4, #16]
 8019a9a:	6165      	str	r5, [r4, #20]
 8019a9c:	444e      	add	r6, r9
 8019a9e:	eba5 0509 	sub.w	r5, r5, r9
 8019aa2:	6026      	str	r6, [r4, #0]
 8019aa4:	60a5      	str	r5, [r4, #8]
 8019aa6:	463e      	mov	r6, r7
 8019aa8:	42be      	cmp	r6, r7
 8019aaa:	d900      	bls.n	8019aae <__ssputs_r+0x72>
 8019aac:	463e      	mov	r6, r7
 8019aae:	6820      	ldr	r0, [r4, #0]
 8019ab0:	4632      	mov	r2, r6
 8019ab2:	4641      	mov	r1, r8
 8019ab4:	f000 faa6 	bl	801a004 <memmove>
 8019ab8:	68a3      	ldr	r3, [r4, #8]
 8019aba:	1b9b      	subs	r3, r3, r6
 8019abc:	60a3      	str	r3, [r4, #8]
 8019abe:	6823      	ldr	r3, [r4, #0]
 8019ac0:	4433      	add	r3, r6
 8019ac2:	6023      	str	r3, [r4, #0]
 8019ac4:	2000      	movs	r0, #0
 8019ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019aca:	462a      	mov	r2, r5
 8019acc:	f000 fac4 	bl	801a058 <_realloc_r>
 8019ad0:	4606      	mov	r6, r0
 8019ad2:	2800      	cmp	r0, #0
 8019ad4:	d1e0      	bne.n	8019a98 <__ssputs_r+0x5c>
 8019ad6:	6921      	ldr	r1, [r4, #16]
 8019ad8:	4650      	mov	r0, sl
 8019ada:	f7ff feb7 	bl	801984c <_free_r>
 8019ade:	230c      	movs	r3, #12
 8019ae0:	f8ca 3000 	str.w	r3, [sl]
 8019ae4:	89a3      	ldrh	r3, [r4, #12]
 8019ae6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019aea:	81a3      	strh	r3, [r4, #12]
 8019aec:	f04f 30ff 	mov.w	r0, #4294967295
 8019af0:	e7e9      	b.n	8019ac6 <__ssputs_r+0x8a>
	...

08019af4 <_svfiprintf_r>:
 8019af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019af8:	4698      	mov	r8, r3
 8019afa:	898b      	ldrh	r3, [r1, #12]
 8019afc:	061b      	lsls	r3, r3, #24
 8019afe:	b09d      	sub	sp, #116	@ 0x74
 8019b00:	4607      	mov	r7, r0
 8019b02:	460d      	mov	r5, r1
 8019b04:	4614      	mov	r4, r2
 8019b06:	d510      	bpl.n	8019b2a <_svfiprintf_r+0x36>
 8019b08:	690b      	ldr	r3, [r1, #16]
 8019b0a:	b973      	cbnz	r3, 8019b2a <_svfiprintf_r+0x36>
 8019b0c:	2140      	movs	r1, #64	@ 0x40
 8019b0e:	f7ff ff09 	bl	8019924 <_malloc_r>
 8019b12:	6028      	str	r0, [r5, #0]
 8019b14:	6128      	str	r0, [r5, #16]
 8019b16:	b930      	cbnz	r0, 8019b26 <_svfiprintf_r+0x32>
 8019b18:	230c      	movs	r3, #12
 8019b1a:	603b      	str	r3, [r7, #0]
 8019b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8019b20:	b01d      	add	sp, #116	@ 0x74
 8019b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b26:	2340      	movs	r3, #64	@ 0x40
 8019b28:	616b      	str	r3, [r5, #20]
 8019b2a:	2300      	movs	r3, #0
 8019b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b2e:	2320      	movs	r3, #32
 8019b30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019b34:	f8cd 800c 	str.w	r8, [sp, #12]
 8019b38:	2330      	movs	r3, #48	@ 0x30
 8019b3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019cd8 <_svfiprintf_r+0x1e4>
 8019b3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019b42:	f04f 0901 	mov.w	r9, #1
 8019b46:	4623      	mov	r3, r4
 8019b48:	469a      	mov	sl, r3
 8019b4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019b4e:	b10a      	cbz	r2, 8019b54 <_svfiprintf_r+0x60>
 8019b50:	2a25      	cmp	r2, #37	@ 0x25
 8019b52:	d1f9      	bne.n	8019b48 <_svfiprintf_r+0x54>
 8019b54:	ebba 0b04 	subs.w	fp, sl, r4
 8019b58:	d00b      	beq.n	8019b72 <_svfiprintf_r+0x7e>
 8019b5a:	465b      	mov	r3, fp
 8019b5c:	4622      	mov	r2, r4
 8019b5e:	4629      	mov	r1, r5
 8019b60:	4638      	mov	r0, r7
 8019b62:	f7ff ff6b 	bl	8019a3c <__ssputs_r>
 8019b66:	3001      	adds	r0, #1
 8019b68:	f000 80a7 	beq.w	8019cba <_svfiprintf_r+0x1c6>
 8019b6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019b6e:	445a      	add	r2, fp
 8019b70:	9209      	str	r2, [sp, #36]	@ 0x24
 8019b72:	f89a 3000 	ldrb.w	r3, [sl]
 8019b76:	2b00      	cmp	r3, #0
 8019b78:	f000 809f 	beq.w	8019cba <_svfiprintf_r+0x1c6>
 8019b7c:	2300      	movs	r3, #0
 8019b7e:	f04f 32ff 	mov.w	r2, #4294967295
 8019b82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019b86:	f10a 0a01 	add.w	sl, sl, #1
 8019b8a:	9304      	str	r3, [sp, #16]
 8019b8c:	9307      	str	r3, [sp, #28]
 8019b8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019b92:	931a      	str	r3, [sp, #104]	@ 0x68
 8019b94:	4654      	mov	r4, sl
 8019b96:	2205      	movs	r2, #5
 8019b98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019b9c:	484e      	ldr	r0, [pc, #312]	@ (8019cd8 <_svfiprintf_r+0x1e4>)
 8019b9e:	f7e6 fba7 	bl	80002f0 <memchr>
 8019ba2:	9a04      	ldr	r2, [sp, #16]
 8019ba4:	b9d8      	cbnz	r0, 8019bde <_svfiprintf_r+0xea>
 8019ba6:	06d0      	lsls	r0, r2, #27
 8019ba8:	bf44      	itt	mi
 8019baa:	2320      	movmi	r3, #32
 8019bac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019bb0:	0711      	lsls	r1, r2, #28
 8019bb2:	bf44      	itt	mi
 8019bb4:	232b      	movmi	r3, #43	@ 0x2b
 8019bb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019bba:	f89a 3000 	ldrb.w	r3, [sl]
 8019bbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8019bc0:	d015      	beq.n	8019bee <_svfiprintf_r+0xfa>
 8019bc2:	9a07      	ldr	r2, [sp, #28]
 8019bc4:	4654      	mov	r4, sl
 8019bc6:	2000      	movs	r0, #0
 8019bc8:	f04f 0c0a 	mov.w	ip, #10
 8019bcc:	4621      	mov	r1, r4
 8019bce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019bd2:	3b30      	subs	r3, #48	@ 0x30
 8019bd4:	2b09      	cmp	r3, #9
 8019bd6:	d94b      	bls.n	8019c70 <_svfiprintf_r+0x17c>
 8019bd8:	b1b0      	cbz	r0, 8019c08 <_svfiprintf_r+0x114>
 8019bda:	9207      	str	r2, [sp, #28]
 8019bdc:	e014      	b.n	8019c08 <_svfiprintf_r+0x114>
 8019bde:	eba0 0308 	sub.w	r3, r0, r8
 8019be2:	fa09 f303 	lsl.w	r3, r9, r3
 8019be6:	4313      	orrs	r3, r2
 8019be8:	9304      	str	r3, [sp, #16]
 8019bea:	46a2      	mov	sl, r4
 8019bec:	e7d2      	b.n	8019b94 <_svfiprintf_r+0xa0>
 8019bee:	9b03      	ldr	r3, [sp, #12]
 8019bf0:	1d19      	adds	r1, r3, #4
 8019bf2:	681b      	ldr	r3, [r3, #0]
 8019bf4:	9103      	str	r1, [sp, #12]
 8019bf6:	2b00      	cmp	r3, #0
 8019bf8:	bfbb      	ittet	lt
 8019bfa:	425b      	neglt	r3, r3
 8019bfc:	f042 0202 	orrlt.w	r2, r2, #2
 8019c00:	9307      	strge	r3, [sp, #28]
 8019c02:	9307      	strlt	r3, [sp, #28]
 8019c04:	bfb8      	it	lt
 8019c06:	9204      	strlt	r2, [sp, #16]
 8019c08:	7823      	ldrb	r3, [r4, #0]
 8019c0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8019c0c:	d10a      	bne.n	8019c24 <_svfiprintf_r+0x130>
 8019c0e:	7863      	ldrb	r3, [r4, #1]
 8019c10:	2b2a      	cmp	r3, #42	@ 0x2a
 8019c12:	d132      	bne.n	8019c7a <_svfiprintf_r+0x186>
 8019c14:	9b03      	ldr	r3, [sp, #12]
 8019c16:	1d1a      	adds	r2, r3, #4
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	9203      	str	r2, [sp, #12]
 8019c1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019c20:	3402      	adds	r4, #2
 8019c22:	9305      	str	r3, [sp, #20]
 8019c24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019ce8 <_svfiprintf_r+0x1f4>
 8019c28:	7821      	ldrb	r1, [r4, #0]
 8019c2a:	2203      	movs	r2, #3
 8019c2c:	4650      	mov	r0, sl
 8019c2e:	f7e6 fb5f 	bl	80002f0 <memchr>
 8019c32:	b138      	cbz	r0, 8019c44 <_svfiprintf_r+0x150>
 8019c34:	9b04      	ldr	r3, [sp, #16]
 8019c36:	eba0 000a 	sub.w	r0, r0, sl
 8019c3a:	2240      	movs	r2, #64	@ 0x40
 8019c3c:	4082      	lsls	r2, r0
 8019c3e:	4313      	orrs	r3, r2
 8019c40:	3401      	adds	r4, #1
 8019c42:	9304      	str	r3, [sp, #16]
 8019c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c48:	4824      	ldr	r0, [pc, #144]	@ (8019cdc <_svfiprintf_r+0x1e8>)
 8019c4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019c4e:	2206      	movs	r2, #6
 8019c50:	f7e6 fb4e 	bl	80002f0 <memchr>
 8019c54:	2800      	cmp	r0, #0
 8019c56:	d036      	beq.n	8019cc6 <_svfiprintf_r+0x1d2>
 8019c58:	4b21      	ldr	r3, [pc, #132]	@ (8019ce0 <_svfiprintf_r+0x1ec>)
 8019c5a:	bb1b      	cbnz	r3, 8019ca4 <_svfiprintf_r+0x1b0>
 8019c5c:	9b03      	ldr	r3, [sp, #12]
 8019c5e:	3307      	adds	r3, #7
 8019c60:	f023 0307 	bic.w	r3, r3, #7
 8019c64:	3308      	adds	r3, #8
 8019c66:	9303      	str	r3, [sp, #12]
 8019c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019c6a:	4433      	add	r3, r6
 8019c6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019c6e:	e76a      	b.n	8019b46 <_svfiprintf_r+0x52>
 8019c70:	fb0c 3202 	mla	r2, ip, r2, r3
 8019c74:	460c      	mov	r4, r1
 8019c76:	2001      	movs	r0, #1
 8019c78:	e7a8      	b.n	8019bcc <_svfiprintf_r+0xd8>
 8019c7a:	2300      	movs	r3, #0
 8019c7c:	3401      	adds	r4, #1
 8019c7e:	9305      	str	r3, [sp, #20]
 8019c80:	4619      	mov	r1, r3
 8019c82:	f04f 0c0a 	mov.w	ip, #10
 8019c86:	4620      	mov	r0, r4
 8019c88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019c8c:	3a30      	subs	r2, #48	@ 0x30
 8019c8e:	2a09      	cmp	r2, #9
 8019c90:	d903      	bls.n	8019c9a <_svfiprintf_r+0x1a6>
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d0c6      	beq.n	8019c24 <_svfiprintf_r+0x130>
 8019c96:	9105      	str	r1, [sp, #20]
 8019c98:	e7c4      	b.n	8019c24 <_svfiprintf_r+0x130>
 8019c9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8019c9e:	4604      	mov	r4, r0
 8019ca0:	2301      	movs	r3, #1
 8019ca2:	e7f0      	b.n	8019c86 <_svfiprintf_r+0x192>
 8019ca4:	ab03      	add	r3, sp, #12
 8019ca6:	9300      	str	r3, [sp, #0]
 8019ca8:	462a      	mov	r2, r5
 8019caa:	4b0e      	ldr	r3, [pc, #56]	@ (8019ce4 <_svfiprintf_r+0x1f0>)
 8019cac:	a904      	add	r1, sp, #16
 8019cae:	4638      	mov	r0, r7
 8019cb0:	f3af 8000 	nop.w
 8019cb4:	1c42      	adds	r2, r0, #1
 8019cb6:	4606      	mov	r6, r0
 8019cb8:	d1d6      	bne.n	8019c68 <_svfiprintf_r+0x174>
 8019cba:	89ab      	ldrh	r3, [r5, #12]
 8019cbc:	065b      	lsls	r3, r3, #25
 8019cbe:	f53f af2d 	bmi.w	8019b1c <_svfiprintf_r+0x28>
 8019cc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019cc4:	e72c      	b.n	8019b20 <_svfiprintf_r+0x2c>
 8019cc6:	ab03      	add	r3, sp, #12
 8019cc8:	9300      	str	r3, [sp, #0]
 8019cca:	462a      	mov	r2, r5
 8019ccc:	4b05      	ldr	r3, [pc, #20]	@ (8019ce4 <_svfiprintf_r+0x1f0>)
 8019cce:	a904      	add	r1, sp, #16
 8019cd0:	4638      	mov	r0, r7
 8019cd2:	f000 f879 	bl	8019dc8 <_printf_i>
 8019cd6:	e7ed      	b.n	8019cb4 <_svfiprintf_r+0x1c0>
 8019cd8:	0801ab1c 	.word	0x0801ab1c
 8019cdc:	0801ab26 	.word	0x0801ab26
 8019ce0:	00000000 	.word	0x00000000
 8019ce4:	08019a3d 	.word	0x08019a3d
 8019ce8:	0801ab22 	.word	0x0801ab22

08019cec <_printf_common>:
 8019cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019cf0:	4616      	mov	r6, r2
 8019cf2:	4698      	mov	r8, r3
 8019cf4:	688a      	ldr	r2, [r1, #8]
 8019cf6:	690b      	ldr	r3, [r1, #16]
 8019cf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019cfc:	4293      	cmp	r3, r2
 8019cfe:	bfb8      	it	lt
 8019d00:	4613      	movlt	r3, r2
 8019d02:	6033      	str	r3, [r6, #0]
 8019d04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019d08:	4607      	mov	r7, r0
 8019d0a:	460c      	mov	r4, r1
 8019d0c:	b10a      	cbz	r2, 8019d12 <_printf_common+0x26>
 8019d0e:	3301      	adds	r3, #1
 8019d10:	6033      	str	r3, [r6, #0]
 8019d12:	6823      	ldr	r3, [r4, #0]
 8019d14:	0699      	lsls	r1, r3, #26
 8019d16:	bf42      	ittt	mi
 8019d18:	6833      	ldrmi	r3, [r6, #0]
 8019d1a:	3302      	addmi	r3, #2
 8019d1c:	6033      	strmi	r3, [r6, #0]
 8019d1e:	6825      	ldr	r5, [r4, #0]
 8019d20:	f015 0506 	ands.w	r5, r5, #6
 8019d24:	d106      	bne.n	8019d34 <_printf_common+0x48>
 8019d26:	f104 0a19 	add.w	sl, r4, #25
 8019d2a:	68e3      	ldr	r3, [r4, #12]
 8019d2c:	6832      	ldr	r2, [r6, #0]
 8019d2e:	1a9b      	subs	r3, r3, r2
 8019d30:	42ab      	cmp	r3, r5
 8019d32:	dc26      	bgt.n	8019d82 <_printf_common+0x96>
 8019d34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019d38:	6822      	ldr	r2, [r4, #0]
 8019d3a:	3b00      	subs	r3, #0
 8019d3c:	bf18      	it	ne
 8019d3e:	2301      	movne	r3, #1
 8019d40:	0692      	lsls	r2, r2, #26
 8019d42:	d42b      	bmi.n	8019d9c <_printf_common+0xb0>
 8019d44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019d48:	4641      	mov	r1, r8
 8019d4a:	4638      	mov	r0, r7
 8019d4c:	47c8      	blx	r9
 8019d4e:	3001      	adds	r0, #1
 8019d50:	d01e      	beq.n	8019d90 <_printf_common+0xa4>
 8019d52:	6823      	ldr	r3, [r4, #0]
 8019d54:	6922      	ldr	r2, [r4, #16]
 8019d56:	f003 0306 	and.w	r3, r3, #6
 8019d5a:	2b04      	cmp	r3, #4
 8019d5c:	bf02      	ittt	eq
 8019d5e:	68e5      	ldreq	r5, [r4, #12]
 8019d60:	6833      	ldreq	r3, [r6, #0]
 8019d62:	1aed      	subeq	r5, r5, r3
 8019d64:	68a3      	ldr	r3, [r4, #8]
 8019d66:	bf0c      	ite	eq
 8019d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019d6c:	2500      	movne	r5, #0
 8019d6e:	4293      	cmp	r3, r2
 8019d70:	bfc4      	itt	gt
 8019d72:	1a9b      	subgt	r3, r3, r2
 8019d74:	18ed      	addgt	r5, r5, r3
 8019d76:	2600      	movs	r6, #0
 8019d78:	341a      	adds	r4, #26
 8019d7a:	42b5      	cmp	r5, r6
 8019d7c:	d11a      	bne.n	8019db4 <_printf_common+0xc8>
 8019d7e:	2000      	movs	r0, #0
 8019d80:	e008      	b.n	8019d94 <_printf_common+0xa8>
 8019d82:	2301      	movs	r3, #1
 8019d84:	4652      	mov	r2, sl
 8019d86:	4641      	mov	r1, r8
 8019d88:	4638      	mov	r0, r7
 8019d8a:	47c8      	blx	r9
 8019d8c:	3001      	adds	r0, #1
 8019d8e:	d103      	bne.n	8019d98 <_printf_common+0xac>
 8019d90:	f04f 30ff 	mov.w	r0, #4294967295
 8019d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d98:	3501      	adds	r5, #1
 8019d9a:	e7c6      	b.n	8019d2a <_printf_common+0x3e>
 8019d9c:	18e1      	adds	r1, r4, r3
 8019d9e:	1c5a      	adds	r2, r3, #1
 8019da0:	2030      	movs	r0, #48	@ 0x30
 8019da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019da6:	4422      	add	r2, r4
 8019da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019dac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019db0:	3302      	adds	r3, #2
 8019db2:	e7c7      	b.n	8019d44 <_printf_common+0x58>
 8019db4:	2301      	movs	r3, #1
 8019db6:	4622      	mov	r2, r4
 8019db8:	4641      	mov	r1, r8
 8019dba:	4638      	mov	r0, r7
 8019dbc:	47c8      	blx	r9
 8019dbe:	3001      	adds	r0, #1
 8019dc0:	d0e6      	beq.n	8019d90 <_printf_common+0xa4>
 8019dc2:	3601      	adds	r6, #1
 8019dc4:	e7d9      	b.n	8019d7a <_printf_common+0x8e>
	...

08019dc8 <_printf_i>:
 8019dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019dcc:	7e0f      	ldrb	r7, [r1, #24]
 8019dce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019dd0:	2f78      	cmp	r7, #120	@ 0x78
 8019dd2:	4691      	mov	r9, r2
 8019dd4:	4680      	mov	r8, r0
 8019dd6:	460c      	mov	r4, r1
 8019dd8:	469a      	mov	sl, r3
 8019dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019dde:	d807      	bhi.n	8019df0 <_printf_i+0x28>
 8019de0:	2f62      	cmp	r7, #98	@ 0x62
 8019de2:	d80a      	bhi.n	8019dfa <_printf_i+0x32>
 8019de4:	2f00      	cmp	r7, #0
 8019de6:	f000 80d1 	beq.w	8019f8c <_printf_i+0x1c4>
 8019dea:	2f58      	cmp	r7, #88	@ 0x58
 8019dec:	f000 80b8 	beq.w	8019f60 <_printf_i+0x198>
 8019df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019df8:	e03a      	b.n	8019e70 <_printf_i+0xa8>
 8019dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019dfe:	2b15      	cmp	r3, #21
 8019e00:	d8f6      	bhi.n	8019df0 <_printf_i+0x28>
 8019e02:	a101      	add	r1, pc, #4	@ (adr r1, 8019e08 <_printf_i+0x40>)
 8019e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019e08:	08019e61 	.word	0x08019e61
 8019e0c:	08019e75 	.word	0x08019e75
 8019e10:	08019df1 	.word	0x08019df1
 8019e14:	08019df1 	.word	0x08019df1
 8019e18:	08019df1 	.word	0x08019df1
 8019e1c:	08019df1 	.word	0x08019df1
 8019e20:	08019e75 	.word	0x08019e75
 8019e24:	08019df1 	.word	0x08019df1
 8019e28:	08019df1 	.word	0x08019df1
 8019e2c:	08019df1 	.word	0x08019df1
 8019e30:	08019df1 	.word	0x08019df1
 8019e34:	08019f73 	.word	0x08019f73
 8019e38:	08019e9f 	.word	0x08019e9f
 8019e3c:	08019f2d 	.word	0x08019f2d
 8019e40:	08019df1 	.word	0x08019df1
 8019e44:	08019df1 	.word	0x08019df1
 8019e48:	08019f95 	.word	0x08019f95
 8019e4c:	08019df1 	.word	0x08019df1
 8019e50:	08019e9f 	.word	0x08019e9f
 8019e54:	08019df1 	.word	0x08019df1
 8019e58:	08019df1 	.word	0x08019df1
 8019e5c:	08019f35 	.word	0x08019f35
 8019e60:	6833      	ldr	r3, [r6, #0]
 8019e62:	1d1a      	adds	r2, r3, #4
 8019e64:	681b      	ldr	r3, [r3, #0]
 8019e66:	6032      	str	r2, [r6, #0]
 8019e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019e70:	2301      	movs	r3, #1
 8019e72:	e09c      	b.n	8019fae <_printf_i+0x1e6>
 8019e74:	6833      	ldr	r3, [r6, #0]
 8019e76:	6820      	ldr	r0, [r4, #0]
 8019e78:	1d19      	adds	r1, r3, #4
 8019e7a:	6031      	str	r1, [r6, #0]
 8019e7c:	0606      	lsls	r6, r0, #24
 8019e7e:	d501      	bpl.n	8019e84 <_printf_i+0xbc>
 8019e80:	681d      	ldr	r5, [r3, #0]
 8019e82:	e003      	b.n	8019e8c <_printf_i+0xc4>
 8019e84:	0645      	lsls	r5, r0, #25
 8019e86:	d5fb      	bpl.n	8019e80 <_printf_i+0xb8>
 8019e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019e8c:	2d00      	cmp	r5, #0
 8019e8e:	da03      	bge.n	8019e98 <_printf_i+0xd0>
 8019e90:	232d      	movs	r3, #45	@ 0x2d
 8019e92:	426d      	negs	r5, r5
 8019e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019e98:	4858      	ldr	r0, [pc, #352]	@ (8019ffc <_printf_i+0x234>)
 8019e9a:	230a      	movs	r3, #10
 8019e9c:	e011      	b.n	8019ec2 <_printf_i+0xfa>
 8019e9e:	6821      	ldr	r1, [r4, #0]
 8019ea0:	6833      	ldr	r3, [r6, #0]
 8019ea2:	0608      	lsls	r0, r1, #24
 8019ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8019ea8:	d402      	bmi.n	8019eb0 <_printf_i+0xe8>
 8019eaa:	0649      	lsls	r1, r1, #25
 8019eac:	bf48      	it	mi
 8019eae:	b2ad      	uxthmi	r5, r5
 8019eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8019eb2:	4852      	ldr	r0, [pc, #328]	@ (8019ffc <_printf_i+0x234>)
 8019eb4:	6033      	str	r3, [r6, #0]
 8019eb6:	bf14      	ite	ne
 8019eb8:	230a      	movne	r3, #10
 8019eba:	2308      	moveq	r3, #8
 8019ebc:	2100      	movs	r1, #0
 8019ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019ec2:	6866      	ldr	r6, [r4, #4]
 8019ec4:	60a6      	str	r6, [r4, #8]
 8019ec6:	2e00      	cmp	r6, #0
 8019ec8:	db05      	blt.n	8019ed6 <_printf_i+0x10e>
 8019eca:	6821      	ldr	r1, [r4, #0]
 8019ecc:	432e      	orrs	r6, r5
 8019ece:	f021 0104 	bic.w	r1, r1, #4
 8019ed2:	6021      	str	r1, [r4, #0]
 8019ed4:	d04b      	beq.n	8019f6e <_printf_i+0x1a6>
 8019ed6:	4616      	mov	r6, r2
 8019ed8:	fbb5 f1f3 	udiv	r1, r5, r3
 8019edc:	fb03 5711 	mls	r7, r3, r1, r5
 8019ee0:	5dc7      	ldrb	r7, [r0, r7]
 8019ee2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019ee6:	462f      	mov	r7, r5
 8019ee8:	42bb      	cmp	r3, r7
 8019eea:	460d      	mov	r5, r1
 8019eec:	d9f4      	bls.n	8019ed8 <_printf_i+0x110>
 8019eee:	2b08      	cmp	r3, #8
 8019ef0:	d10b      	bne.n	8019f0a <_printf_i+0x142>
 8019ef2:	6823      	ldr	r3, [r4, #0]
 8019ef4:	07df      	lsls	r7, r3, #31
 8019ef6:	d508      	bpl.n	8019f0a <_printf_i+0x142>
 8019ef8:	6923      	ldr	r3, [r4, #16]
 8019efa:	6861      	ldr	r1, [r4, #4]
 8019efc:	4299      	cmp	r1, r3
 8019efe:	bfde      	ittt	le
 8019f00:	2330      	movle	r3, #48	@ 0x30
 8019f02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019f06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019f0a:	1b92      	subs	r2, r2, r6
 8019f0c:	6122      	str	r2, [r4, #16]
 8019f0e:	f8cd a000 	str.w	sl, [sp]
 8019f12:	464b      	mov	r3, r9
 8019f14:	aa03      	add	r2, sp, #12
 8019f16:	4621      	mov	r1, r4
 8019f18:	4640      	mov	r0, r8
 8019f1a:	f7ff fee7 	bl	8019cec <_printf_common>
 8019f1e:	3001      	adds	r0, #1
 8019f20:	d14a      	bne.n	8019fb8 <_printf_i+0x1f0>
 8019f22:	f04f 30ff 	mov.w	r0, #4294967295
 8019f26:	b004      	add	sp, #16
 8019f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f2c:	6823      	ldr	r3, [r4, #0]
 8019f2e:	f043 0320 	orr.w	r3, r3, #32
 8019f32:	6023      	str	r3, [r4, #0]
 8019f34:	4832      	ldr	r0, [pc, #200]	@ (801a000 <_printf_i+0x238>)
 8019f36:	2778      	movs	r7, #120	@ 0x78
 8019f38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019f3c:	6823      	ldr	r3, [r4, #0]
 8019f3e:	6831      	ldr	r1, [r6, #0]
 8019f40:	061f      	lsls	r7, r3, #24
 8019f42:	f851 5b04 	ldr.w	r5, [r1], #4
 8019f46:	d402      	bmi.n	8019f4e <_printf_i+0x186>
 8019f48:	065f      	lsls	r7, r3, #25
 8019f4a:	bf48      	it	mi
 8019f4c:	b2ad      	uxthmi	r5, r5
 8019f4e:	6031      	str	r1, [r6, #0]
 8019f50:	07d9      	lsls	r1, r3, #31
 8019f52:	bf44      	itt	mi
 8019f54:	f043 0320 	orrmi.w	r3, r3, #32
 8019f58:	6023      	strmi	r3, [r4, #0]
 8019f5a:	b11d      	cbz	r5, 8019f64 <_printf_i+0x19c>
 8019f5c:	2310      	movs	r3, #16
 8019f5e:	e7ad      	b.n	8019ebc <_printf_i+0xf4>
 8019f60:	4826      	ldr	r0, [pc, #152]	@ (8019ffc <_printf_i+0x234>)
 8019f62:	e7e9      	b.n	8019f38 <_printf_i+0x170>
 8019f64:	6823      	ldr	r3, [r4, #0]
 8019f66:	f023 0320 	bic.w	r3, r3, #32
 8019f6a:	6023      	str	r3, [r4, #0]
 8019f6c:	e7f6      	b.n	8019f5c <_printf_i+0x194>
 8019f6e:	4616      	mov	r6, r2
 8019f70:	e7bd      	b.n	8019eee <_printf_i+0x126>
 8019f72:	6833      	ldr	r3, [r6, #0]
 8019f74:	6825      	ldr	r5, [r4, #0]
 8019f76:	6961      	ldr	r1, [r4, #20]
 8019f78:	1d18      	adds	r0, r3, #4
 8019f7a:	6030      	str	r0, [r6, #0]
 8019f7c:	062e      	lsls	r6, r5, #24
 8019f7e:	681b      	ldr	r3, [r3, #0]
 8019f80:	d501      	bpl.n	8019f86 <_printf_i+0x1be>
 8019f82:	6019      	str	r1, [r3, #0]
 8019f84:	e002      	b.n	8019f8c <_printf_i+0x1c4>
 8019f86:	0668      	lsls	r0, r5, #25
 8019f88:	d5fb      	bpl.n	8019f82 <_printf_i+0x1ba>
 8019f8a:	8019      	strh	r1, [r3, #0]
 8019f8c:	2300      	movs	r3, #0
 8019f8e:	6123      	str	r3, [r4, #16]
 8019f90:	4616      	mov	r6, r2
 8019f92:	e7bc      	b.n	8019f0e <_printf_i+0x146>
 8019f94:	6833      	ldr	r3, [r6, #0]
 8019f96:	1d1a      	adds	r2, r3, #4
 8019f98:	6032      	str	r2, [r6, #0]
 8019f9a:	681e      	ldr	r6, [r3, #0]
 8019f9c:	6862      	ldr	r2, [r4, #4]
 8019f9e:	2100      	movs	r1, #0
 8019fa0:	4630      	mov	r0, r6
 8019fa2:	f7e6 f9a5 	bl	80002f0 <memchr>
 8019fa6:	b108      	cbz	r0, 8019fac <_printf_i+0x1e4>
 8019fa8:	1b80      	subs	r0, r0, r6
 8019faa:	6060      	str	r0, [r4, #4]
 8019fac:	6863      	ldr	r3, [r4, #4]
 8019fae:	6123      	str	r3, [r4, #16]
 8019fb0:	2300      	movs	r3, #0
 8019fb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019fb6:	e7aa      	b.n	8019f0e <_printf_i+0x146>
 8019fb8:	6923      	ldr	r3, [r4, #16]
 8019fba:	4632      	mov	r2, r6
 8019fbc:	4649      	mov	r1, r9
 8019fbe:	4640      	mov	r0, r8
 8019fc0:	47d0      	blx	sl
 8019fc2:	3001      	adds	r0, #1
 8019fc4:	d0ad      	beq.n	8019f22 <_printf_i+0x15a>
 8019fc6:	6823      	ldr	r3, [r4, #0]
 8019fc8:	079b      	lsls	r3, r3, #30
 8019fca:	d413      	bmi.n	8019ff4 <_printf_i+0x22c>
 8019fcc:	68e0      	ldr	r0, [r4, #12]
 8019fce:	9b03      	ldr	r3, [sp, #12]
 8019fd0:	4298      	cmp	r0, r3
 8019fd2:	bfb8      	it	lt
 8019fd4:	4618      	movlt	r0, r3
 8019fd6:	e7a6      	b.n	8019f26 <_printf_i+0x15e>
 8019fd8:	2301      	movs	r3, #1
 8019fda:	4632      	mov	r2, r6
 8019fdc:	4649      	mov	r1, r9
 8019fde:	4640      	mov	r0, r8
 8019fe0:	47d0      	blx	sl
 8019fe2:	3001      	adds	r0, #1
 8019fe4:	d09d      	beq.n	8019f22 <_printf_i+0x15a>
 8019fe6:	3501      	adds	r5, #1
 8019fe8:	68e3      	ldr	r3, [r4, #12]
 8019fea:	9903      	ldr	r1, [sp, #12]
 8019fec:	1a5b      	subs	r3, r3, r1
 8019fee:	42ab      	cmp	r3, r5
 8019ff0:	dcf2      	bgt.n	8019fd8 <_printf_i+0x210>
 8019ff2:	e7eb      	b.n	8019fcc <_printf_i+0x204>
 8019ff4:	2500      	movs	r5, #0
 8019ff6:	f104 0619 	add.w	r6, r4, #25
 8019ffa:	e7f5      	b.n	8019fe8 <_printf_i+0x220>
 8019ffc:	0801ab2d 	.word	0x0801ab2d
 801a000:	0801ab3e 	.word	0x0801ab3e

0801a004 <memmove>:
 801a004:	4288      	cmp	r0, r1
 801a006:	b510      	push	{r4, lr}
 801a008:	eb01 0402 	add.w	r4, r1, r2
 801a00c:	d902      	bls.n	801a014 <memmove+0x10>
 801a00e:	4284      	cmp	r4, r0
 801a010:	4623      	mov	r3, r4
 801a012:	d807      	bhi.n	801a024 <memmove+0x20>
 801a014:	1e43      	subs	r3, r0, #1
 801a016:	42a1      	cmp	r1, r4
 801a018:	d008      	beq.n	801a02c <memmove+0x28>
 801a01a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a01e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a022:	e7f8      	b.n	801a016 <memmove+0x12>
 801a024:	4402      	add	r2, r0
 801a026:	4601      	mov	r1, r0
 801a028:	428a      	cmp	r2, r1
 801a02a:	d100      	bne.n	801a02e <memmove+0x2a>
 801a02c:	bd10      	pop	{r4, pc}
 801a02e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a032:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a036:	e7f7      	b.n	801a028 <memmove+0x24>

0801a038 <_sbrk_r>:
 801a038:	b538      	push	{r3, r4, r5, lr}
 801a03a:	4d06      	ldr	r5, [pc, #24]	@ (801a054 <_sbrk_r+0x1c>)
 801a03c:	2300      	movs	r3, #0
 801a03e:	4604      	mov	r4, r0
 801a040:	4608      	mov	r0, r1
 801a042:	602b      	str	r3, [r5, #0]
 801a044:	f7eb fad6 	bl	80055f4 <_sbrk>
 801a048:	1c43      	adds	r3, r0, #1
 801a04a:	d102      	bne.n	801a052 <_sbrk_r+0x1a>
 801a04c:	682b      	ldr	r3, [r5, #0]
 801a04e:	b103      	cbz	r3, 801a052 <_sbrk_r+0x1a>
 801a050:	6023      	str	r3, [r4, #0]
 801a052:	bd38      	pop	{r3, r4, r5, pc}
 801a054:	24004308 	.word	0x24004308

0801a058 <_realloc_r>:
 801a058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a05c:	4607      	mov	r7, r0
 801a05e:	4614      	mov	r4, r2
 801a060:	460d      	mov	r5, r1
 801a062:	b921      	cbnz	r1, 801a06e <_realloc_r+0x16>
 801a064:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a068:	4611      	mov	r1, r2
 801a06a:	f7ff bc5b 	b.w	8019924 <_malloc_r>
 801a06e:	b92a      	cbnz	r2, 801a07c <_realloc_r+0x24>
 801a070:	f7ff fbec 	bl	801984c <_free_r>
 801a074:	4625      	mov	r5, r4
 801a076:	4628      	mov	r0, r5
 801a078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a07c:	f000 f81a 	bl	801a0b4 <_malloc_usable_size_r>
 801a080:	4284      	cmp	r4, r0
 801a082:	4606      	mov	r6, r0
 801a084:	d802      	bhi.n	801a08c <_realloc_r+0x34>
 801a086:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a08a:	d8f4      	bhi.n	801a076 <_realloc_r+0x1e>
 801a08c:	4621      	mov	r1, r4
 801a08e:	4638      	mov	r0, r7
 801a090:	f7ff fc48 	bl	8019924 <_malloc_r>
 801a094:	4680      	mov	r8, r0
 801a096:	b908      	cbnz	r0, 801a09c <_realloc_r+0x44>
 801a098:	4645      	mov	r5, r8
 801a09a:	e7ec      	b.n	801a076 <_realloc_r+0x1e>
 801a09c:	42b4      	cmp	r4, r6
 801a09e:	4622      	mov	r2, r4
 801a0a0:	4629      	mov	r1, r5
 801a0a2:	bf28      	it	cs
 801a0a4:	4632      	movcs	r2, r6
 801a0a6:	f7ff fbc3 	bl	8019830 <memcpy>
 801a0aa:	4629      	mov	r1, r5
 801a0ac:	4638      	mov	r0, r7
 801a0ae:	f7ff fbcd 	bl	801984c <_free_r>
 801a0b2:	e7f1      	b.n	801a098 <_realloc_r+0x40>

0801a0b4 <_malloc_usable_size_r>:
 801a0b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a0b8:	1f18      	subs	r0, r3, #4
 801a0ba:	2b00      	cmp	r3, #0
 801a0bc:	bfbc      	itt	lt
 801a0be:	580b      	ldrlt	r3, [r1, r0]
 801a0c0:	18c0      	addlt	r0, r0, r3
 801a0c2:	4770      	bx	lr

0801a0c4 <_init>:
 801a0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0c6:	bf00      	nop
 801a0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a0ca:	bc08      	pop	{r3}
 801a0cc:	469e      	mov	lr, r3
 801a0ce:	4770      	bx	lr

0801a0d0 <_fini>:
 801a0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0d2:	bf00      	nop
 801a0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a0d6:	bc08      	pop	{r3}
 801a0d8:	469e      	mov	lr, r3
 801a0da:	4770      	bx	lr
