{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651760057382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651760057382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:44:17 2022 " "Processing started: Thu May  5 19:44:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651760057382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760057382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760057382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651760057473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651760057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit4to1-mux4to1_select " "Found design unit 1: Multiplexer16bit4to1-mux4to1_select" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit4to1 " "Found entity 1: Multiplexer16bit4to1" {  } { { "Multiplexer16bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BitShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitShifter-shift " "Found design unit 1: BitShifter-shift" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/BitShifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062198 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitShifter " "Found entity 1: BitShifter" {  } { { "BitShifter.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/BitShifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9Bit-extend6Bits " "Found design unit 1: SignExtender9Bit-extend6Bits" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062198 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9Bit " "Found entity 1: SignExtender9Bit" {  } { { "SignExtender9.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit4to1-mux4to1_select " "Found design unit 1: Multiplexer3bit4to1-mux4to1_select" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit4to1 " "Found entity 1: Multiplexer3bit4to1" {  } { { "Multiplexer3bit4to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6Bit-extend9Bits " "Found design unit 1: SignExtender6Bit-extend9Bits" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062199 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6Bit " "Found entity 1: SignExtender6Bit" {  } { { "SignExtender6.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer3bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer3bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer3bit2to1-mux2to1_select " "Found design unit 1: Multiplexer3bit2to1-mux2to1_select" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer3bit2to1 " "Found entity 1: Multiplexer3bit2to1" {  } { { "Multiplexer3bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer3bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlagRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlagRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagRegister-behaviour " "Found design unit 1: FlagRegister-behaviour" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/FlagRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062199 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagRegister " "Found entity 1: FlagRegister" {  } { { "FlagRegister.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/FlagRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroAppender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ZeroAppender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ZeroAppender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer16bit2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexer16bit2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer16bit2to1-mux2to1_select " "Found design unit 1: Multiplexer16bit2to1-mux2to1_select" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer16bit2to1 " "Found entity 1: Multiplexer16bit2to1" {  } { { "Multiplexer16bit2to1.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Multiplexer16bit2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM128-ROM " "Found design unit 1: ROM128-ROM" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ROM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062201 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM128 " "Found entity 1: ROM128" {  } { { "ROM.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062201 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaviour " "Found design unit 1: RegisterBank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RegisterBank.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062202 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RegisterBank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SingleCycleDatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SingleCycleDatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleCycleDatapath-run " "Found design unit 1: SingleCycleDatapath-run" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062202 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleDatapath " "Found entity 1: SingleCycleDatapath" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651760062226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleCycleDatapath SingleCycleDatapath:add_instance " "Elaborating entity \"SingleCycleDatapath\" for hierarchy \"SingleCycleDatapath:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_increment_flags SingleCycleDatapath.vhd(146) " "Verilog HDL or VHDL warning at SingleCycleDatapath.vhd(146): object \"pc_increment_flags\" assigned a value but never read" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651760062228 "|DUT|SingleCycleDatapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_plus_imm_flags SingleCycleDatapath.vhd(150) " "Verilog HDL or VHDL warning at SingleCycleDatapath.vhd(150): object \"pc_plus_imm_flags\" assigned a value but never read" {  } { { "SingleCycleDatapath.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651760062228 "|DUT|SingleCycleDatapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM128 SingleCycleDatapath:add_instance\|ROM128:rom_unit " "Elaborating entity \"ROM128\" for hierarchy \"SingleCycleDatapath:add_instance\|ROM128:rom_unit\"" {  } { { "SingleCycleDatapath.vhd" "rom_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit2to1 SingleCycleDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux " "Elaborating entity \"Multiplexer3bit2to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer3bit2to1:rf_a1_mux\"" {  } { { "SingleCycleDatapath.vhd" "rf_a1_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer3bit4to1 SingleCycleDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux " "Elaborating entity \"Multiplexer3bit4to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer3bit4to1:rf_a3_mux\"" {  } { { "SingleCycleDatapath.vhd" "rf_a3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit4to1 SingleCycleDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux " "Elaborating entity \"Multiplexer16bit4to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer16bit4to1:rf_d3_mux\"" {  } { { "SingleCycleDatapath.vhd" "rf_d3_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank SingleCycleDatapath:add_instance\|RegisterBank:rf " "Elaborating entity \"RegisterBank\" for hierarchy \"SingleCycleDatapath:add_instance\|RegisterBank:rf\"" {  } { { "SingleCycleDatapath.vhd" "rf" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SingleCycleDatapath:add_instance\|ALU:main_alu " "Elaborating entity \"ALU\" for hierarchy \"SingleCycleDatapath:add_instance\|ALU:main_alu\"" {  } { { "SingleCycleDatapath.vhd" "main_alu" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(71) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(71) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(71) " "Inferred latch for \"C\[0\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(71) " "Inferred latch for \"C\[1\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(71) " "Inferred latch for \"C\[2\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(71) " "Inferred latch for \"C\[3\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(71) " "Inferred latch for \"C\[4\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(71) " "Inferred latch for \"C\[5\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(71) " "Inferred latch for \"C\[6\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(71) " "Inferred latch for \"C\[7\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(71) " "Inferred latch for \"C\[8\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(71) " "Inferred latch for \"C\[9\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(71) " "Inferred latch for \"C\[10\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(71) " "Inferred latch for \"C\[11\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(71) " "Inferred latch for \"C\[12\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(71) " "Inferred latch for \"C\[13\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(71) " "Inferred latch for \"C\[14\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(71) " "Inferred latch for \"C\[15\]\" at ALU.vhd(71)" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760062239 "|DUT|SingleCycleDatapath:add_instance|ALU:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagRegister SingleCycleDatapath:add_instance\|FlagRegister:cc " "Elaborating entity \"FlagRegister\" for hierarchy \"SingleCycleDatapath:add_instance\|FlagRegister:cc\"" {  } { { "SingleCycleDatapath.vhd" "cc" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM SingleCycleDatapath:add_instance\|RAM:ram_unit " "Elaborating entity \"RAM\" for hierarchy \"SingleCycleDatapath:add_instance\|RAM:ram_unit\"" {  } { { "SingleCycleDatapath.vhd" "ram_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitShifter SingleCycleDatapath:add_instance\|BitShifter:shifter " "Elaborating entity \"BitShifter\" for hierarchy \"SingleCycleDatapath:add_instance\|BitShifter:shifter\"" {  } { { "SingleCycleDatapath.vhd" "shifter" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroAppender SingleCycleDatapath:add_instance\|ZeroAppender:za " "Elaborating entity \"ZeroAppender\" for hierarchy \"SingleCycleDatapath:add_instance\|ZeroAppender:za\"" {  } { { "SingleCycleDatapath.vhd" "za" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6Bit SingleCycleDatapath:add_instance\|SignExtender6Bit:se6 " "Elaborating entity \"SignExtender6Bit\" for hierarchy \"SingleCycleDatapath:add_instance\|SignExtender6Bit:se6\"" {  } { { "SingleCycleDatapath.vhd" "se6" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9Bit SingleCycleDatapath:add_instance\|SignExtender9Bit:se9 " "Elaborating entity \"SignExtender9Bit\" for hierarchy \"SingleCycleDatapath:add_instance\|SignExtender9Bit:se9\"" {  } { { "SingleCycleDatapath.vhd" "se9" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer16bit2to1 SingleCycleDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux " "Elaborating entity \"Multiplexer16bit2to1\" for hierarchy \"SingleCycleDatapath:add_instance\|Multiplexer16bit2to1:pc_plus_imm_mux\"" {  } { { "SingleCycleDatapath.vhd" "pc_plus_imm_mux" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Controller.vhd 2 1 " "Using design file Controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-control " "Found design unit 1: Controller-control" {  } { { "Controller.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062250 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651760062250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651760062250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller SingleCycleDatapath:add_instance\|Controller:control_unit " "Elaborating entity \"Controller\" for hierarchy \"SingleCycleDatapath:add_instance\|Controller:control_unit\"" {  } { { "SingleCycleDatapath.vhd" "control_unit" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/SingleCycleDatapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760062251 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062557 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062558 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:adder\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:incrementer\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062575 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[12\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[12\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062582 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[11\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[11\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[10\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[10\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[9\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[9\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[8\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[8\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[7\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[6\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[5\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[4\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[3\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[2\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[1\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[0\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|control_out\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[14\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[14\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[13\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[13\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[15\] " "LATCH primitive \"SingleCycleDatapath:add_instance\|ALU:main_alu\|C\[15\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ALU.vhd" 71 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651760062583 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SingleCycleDatapath:add_instance\|ROM128:rom_unit\|rom_data " "RAM logic \"SingleCycleDatapath:add_instance\|ROM128:rom_unit\|rom_data\" is uninferred due to asynchronous read logic" {  } { { "ROM.vhd" "rom_data" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/ROM.vhd" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651760062635 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651760062635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651760063707 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651760064315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651760064394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651760064394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651760064449 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651760064449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651760064449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651760064449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651760064459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 19:44:24 2022 " "Processing ended: Thu May  5 19:44:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651760064459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651760064459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651760064459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651760064459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651760064906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651760064906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:44:24 2022 " "Processing started: Thu May  5 19:44:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651760064906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651760064906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off backup -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651760064906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651760064925 ""}
{ "Info" "0" "" "Project  = backup" {  } {  } 0 0 "Project  = backup" 0 0 "Fitter" 0 0 1651760064926 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1651760064926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651760064961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651760064961 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651760064964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651760065001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651760065001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651760065068 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651760065070 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651760065099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651760065099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651760065099 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651760065099 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651760065101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651760065101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651760065101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651760065101 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aditya/tools/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1651760065101 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1651760065101 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651760065101 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651760065263 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651760065384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651760065384 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1651760065387 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1651760065387 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1651760065387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_vector\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node input_vector\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651760065426 ""}  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651760065426 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_vector\[0\]~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node input_vector\[0\]~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1651760065426 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SingleCycleDatapath:add_instance\|RegisterBank:rf\|Decoder0~31 " "Destination node SingleCycleDatapath:add_instance\|RegisterBank:rf\|Decoder0~31" {  } { { "RegisterBank.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/RegisterBank.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1651760065426 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1651760065426 ""}  } { { "DUT.vhd" "" { Text "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/DUT.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1651760065426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651760065545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651760065545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651760065545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651760065546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651760065546 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651760065547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651760065547 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651760065547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651760065547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1651760065547 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651760065547 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651760065548 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651760065548 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651760065548 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651760065548 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651760065548 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651760065548 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651760065558 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651760065559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651760065821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651760065866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651760065874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651760066371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651760066371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651760066521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651760066877 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651760066877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651760067472 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651760067472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651760067473 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651760067544 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651760067548 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651760067663 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651760067663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651760067787 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651760068023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651760068199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651760068372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 19:44:28 2022 " "Processing ended: Thu May  5 19:44:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651760068372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651760068372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651760068372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651760068372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651760068835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651760068835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:44:28 2022 " "Processing started: Thu May  5 19:44:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651760068835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651760068835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off backup -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651760068835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651760068939 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651760069104 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651760069112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651760069162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 19:44:29 2022 " "Processing ended: Thu May  5 19:44:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651760069162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651760069162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651760069162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651760069162 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651760069738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651760070179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651760070179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:44:30 2022 " "Processing started: Thu May  5 19:44:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651760070179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651760070179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta backup -c DUT " "Command: quartus_sta backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651760070179 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651760070218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651760070292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651760070292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070349 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651760070519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070520 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\] " "create_clock -period 1.000 -name input_vector\[1\] input_vector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651760070521 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651760070521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651760070523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651760070523 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651760070523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651760070529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651760070548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651760070548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.595 " "Worst-case setup slack is -16.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.595            -880.631 input_vector\[1\]  " "  -16.595            -880.631 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.186 " "Worst-case hold slack is 1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 input_vector\[1\]  " "    1.186               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651760070551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651760070551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.116 input_vector\[1\]  " "   -3.000            -104.116 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070552 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651760070583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651760070606 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651760070866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651760070938 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651760070941 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651760070941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.632 " "Worst-case setup slack is -15.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.632            -829.270 input_vector\[1\]  " "  -15.632            -829.270 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.077 " "Worst-case hold slack is 1.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077               0.000 input_vector\[1\]  " "    1.077               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651760070947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651760070948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.116 input_vector\[1\]  " "   -3.000            -104.116 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760070949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760070949 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651760070975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651760071084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651760071085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651760071085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.685 " "Worst-case setup slack is -6.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.685            -351.458 input_vector\[1\]  " "   -6.685            -351.458 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760071086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 input_vector\[1\]  " "    0.499               0.000 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760071088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651760071089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651760071090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.059 input_vector\[1\]  " "   -3.000             -79.059 input_vector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651760071091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651760071091 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651760071347 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651760071348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651760071369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 19:44:31 2022 " "Processing ended: Thu May  5 19:44:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651760071369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651760071369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651760071369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651760071369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651760071983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651760071983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:44:31 2022 " "Processing started: Thu May  5 19:44:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651760071983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651760071983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off backup -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off backup -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651760071983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651760072211 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_85c_slow.vho /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_85c_slow.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_0c_slow.vho /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_0c_slow.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_min_1200mv_0c_fast.vho /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_min_1200mv_0c_fast.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072435 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_85c_vhd_slow.sdo /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_85c_vhd_slow.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_8_1200mv_0c_vhd_slow.sdo /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_8_1200mv_0c_vhd_slow.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_min_1200mv_0c_vhd_fast.sdo /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_min_1200mv_0c_vhd_fast.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT_vhd.sdo /home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/ simulation " "Generated file DUT_vhd.sdo in folder \"/home/aditya/Projects/iitb/ee309/project-2/backup/vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651760072634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651760072655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  5 19:44:32 2022 " "Processing ended: Thu May  5 19:44:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651760072655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651760072655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651760072655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651760072655 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Quartus Prime Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651760072744 ""}
