ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32h7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../CM4/Core/Src/stm32h7xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB132:
   1:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  24:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  26:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  28:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 2


  31:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  32:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  33:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  36:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  38:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  41:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  43:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  46:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  48:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  51:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  53:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  56:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  58:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  60:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
  62:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
  64:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  66:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  68:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  70:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 70 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 70 3 view .LVU2
  43              		.loc 1 70 3 view .LVU3
  44 0004 0A4B     		ldr	r3, .L3
  45 0006 D3F8F420 		ldr	r2, [r3, #244]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 3


  46 000a 42F00202 		orr	r2, r2, #2
  47 000e C3F8F420 		str	r2, [r3, #244]
  48              		.loc 1 70 3 view .LVU4
  49 0012 D3F8F430 		ldr	r3, [r3, #244]
  50 0016 03F00203 		and	r3, r3, #2
  51 001a 0193     		str	r3, [sp, #4]
  52              		.loc 1 70 3 view .LVU5
  53 001c 019B     		ldr	r3, [sp, #4]
  54              	.LBE2:
  55              		.loc 1 70 3 view .LVU6
  71:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  72:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  74:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  56              		.loc 1 74 3 view .LVU7
  57 001e 0022     		movs	r2, #0
  58 0020 0F21     		movs	r1, #15
  59 0022 6FF00100 		mvn	r0, #1
  60 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  61              	.LVL0:
  75:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  76:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  78:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
  62              		.loc 1 79 1 is_stmt 0 view .LVU8
  63 002a 03B0     		add	sp, sp, #12
  64              	.LCFI2:
  65              		.cfi_def_cfa_offset 4
  66              		@ sp needed
  67 002c 5DF804FB 		ldr	pc, [sp], #4
  68              	.L4:
  69              		.align	2
  70              	.L3:
  71 0030 00440258 		.word	1476543488
  72              		.cfi_endproc
  73              	.LFE132:
  75              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
  76              		.align	1
  77              		.global	HAL_ETH_MspInit
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	HAL_ETH_MspInit:
  83              	.LVL1:
  84              	.LFB133:
  80:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  81:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
  82:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP Initialization
  83:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
  85:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  86:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
  87:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
  88:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
  85              		.loc 1 88 1 is_stmt 1 view -0
  86              		.cfi_startproc
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 4


  87              		@ args = 0, pretend = 0, frame = 16
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  89:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
  90              		.loc 1 89 3 view .LVU10
  91              		.loc 1 89 10 is_stmt 0 view .LVU11
  92 0000 0268     		ldr	r2, [r0]
  93              		.loc 1 89 5 view .LVU12
  94 0002 164B     		ldr	r3, .L12
  95 0004 9A42     		cmp	r2, r3
  96 0006 00D0     		beq	.L11
  97 0008 7047     		bx	lr
  98              	.L11:
  88:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
  99              		.loc 1 88 1 view .LVU13
 100 000a 84B0     		sub	sp, sp, #16
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 16
  90:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
  91:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
  92:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
  93:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
  94:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  95:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_ENABLE();
 103              		.loc 1 95 5 is_stmt 1 view .LVU14
 104              	.LBB3:
 105              		.loc 1 95 5 view .LVU15
 106              		.loc 1 95 5 view .LVU16
 107 000c 144B     		ldr	r3, .L12+4
 108 000e D3F8D820 		ldr	r2, [r3, #216]
 109 0012 42F40042 		orr	r2, r2, #32768
 110 0016 C3F8D820 		str	r2, [r3, #216]
 111              		.loc 1 95 5 view .LVU17
 112 001a D3F8D820 		ldr	r2, [r3, #216]
 113 001e 02F40042 		and	r2, r2, #32768
 114 0022 0192     		str	r2, [sp, #4]
 115              		.loc 1 95 5 view .LVU18
 116 0024 019A     		ldr	r2, [sp, #4]
 117              	.LBE3:
 118              		.loc 1 95 5 view .LVU19
  96:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_ENABLE();
 119              		.loc 1 96 5 view .LVU20
 120              	.LBB4:
 121              		.loc 1 96 5 view .LVU21
 122              		.loc 1 96 5 view .LVU22
 123 0026 D3F8D820 		ldr	r2, [r3, #216]
 124 002a 42F48032 		orr	r2, r2, #65536
 125 002e C3F8D820 		str	r2, [r3, #216]
 126              		.loc 1 96 5 view .LVU23
 127 0032 D3F8D820 		ldr	r2, [r3, #216]
 128 0036 02F48032 		and	r2, r2, #65536
 129 003a 0292     		str	r2, [sp, #8]
 130              		.loc 1 96 5 view .LVU24
 131 003c 029A     		ldr	r2, [sp, #8]
 132              	.LBE4:
 133              		.loc 1 96 5 view .LVU25
  97:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_ENABLE();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 5


 134              		.loc 1 97 5 view .LVU26
 135              	.LBB5:
 136              		.loc 1 97 5 view .LVU27
 137              		.loc 1 97 5 view .LVU28
 138 003e D3F8D820 		ldr	r2, [r3, #216]
 139 0042 42F40032 		orr	r2, r2, #131072
 140 0046 C3F8D820 		str	r2, [r3, #216]
 141              		.loc 1 97 5 view .LVU29
 142 004a D3F8D830 		ldr	r3, [r3, #216]
 143 004e 03F40033 		and	r3, r3, #131072
 144 0052 0393     		str	r3, [sp, #12]
 145              		.loc 1 97 5 view .LVU30
 146 0054 039B     		ldr	r3, [sp, #12]
 147              	.LBE5:
 148              		.loc 1 97 5 view .LVU31
  98:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
  99:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 100:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 101:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 102:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 103:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 149              		.loc 1 103 1 is_stmt 0 view .LVU32
 150 0056 04B0     		add	sp, sp, #16
 151              	.LCFI4:
 152              		.cfi_def_cfa_offset 0
 153              		@ sp needed
 154 0058 7047     		bx	lr
 155              	.L13:
 156 005a 00BF     		.align	2
 157              	.L12:
 158 005c 00800240 		.word	1073905664
 159 0060 00440258 		.word	1476543488
 160              		.cfi_endproc
 161              	.LFE133:
 163              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_ETH_MspDeInit
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	HAL_ETH_MspDeInit:
 171              	.LVL2:
 172              	.LFB134:
 104:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 105:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 106:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 107:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 108:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param heth: ETH handle pointer
 109:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 110:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 111:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 112:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 173              		.loc 1 112 1 is_stmt 1 view -0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 6


 113:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(heth->Instance==ETH)
 178              		.loc 1 113 3 view .LVU34
 179              		.loc 1 113 10 is_stmt 0 view .LVU35
 180 0000 0268     		ldr	r2, [r0]
 181              		.loc 1 113 5 view .LVU36
 182 0002 0C4B     		ldr	r3, .L17
 183 0004 9A42     		cmp	r2, r3
 184 0006 00D0     		beq	.L16
 185              	.L14:
 114:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 115:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 116:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 117:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 118:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 119:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1MAC_CLK_DISABLE();
 120:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 121:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 122:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 123:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 124:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 125:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 126:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 127:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 186              		.loc 1 127 1 view .LVU37
 187 0008 7047     		bx	lr
 188              	.L16:
 119:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1TX_CLK_DISABLE();
 189              		.loc 1 119 5 is_stmt 1 view .LVU38
 190 000a 0B4B     		ldr	r3, .L17+4
 191 000c D3F8D820 		ldr	r2, [r3, #216]
 192 0010 22F40042 		bic	r2, r2, #32768
 193 0014 C3F8D820 		str	r2, [r3, #216]
 120:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ETH1RX_CLK_DISABLE();
 194              		.loc 1 120 5 view .LVU39
 195 0018 D3F8D820 		ldr	r2, [r3, #216]
 196 001c 22F48032 		bic	r2, r2, #65536
 197 0020 C3F8D820 		str	r2, [r3, #216]
 121:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 198              		.loc 1 121 5 view .LVU40
 199 0024 D3F8D820 		ldr	r2, [r3, #216]
 200 0028 22F40032 		bic	r2, r2, #131072
 201 002c C3F8D820 		str	r2, [r3, #216]
 202              		.loc 1 127 1 is_stmt 0 view .LVU41
 203 0030 EAE7     		b	.L14
 204              	.L18:
 205 0032 00BF     		.align	2
 206              	.L17:
 207 0034 00800240 		.word	1073905664
 208 0038 00440258 		.word	1476543488
 209              		.cfi_endproc
 210              	.LFE134:
 212              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 213              		.align	1
 214              		.global	HAL_UART_MspInit
 215              		.syntax unified
 216              		.thumb
 217              		.thumb_func
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 7


 219              	HAL_UART_MspInit:
 220              	.LVL3:
 221              	.LFB135:
 128:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 129:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 130:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 131:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 132:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 133:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 134:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 135:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 136:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 222              		.loc 1 136 1 is_stmt 1 view -0
 223              		.cfi_startproc
 224              		@ args = 0, pretend = 0, frame = 200
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		.loc 1 136 1 is_stmt 0 view .LVU43
 227 0000 10B5     		push	{r4, lr}
 228              	.LCFI5:
 229              		.cfi_def_cfa_offset 8
 230              		.cfi_offset 4, -8
 231              		.cfi_offset 14, -4
 232 0002 B2B0     		sub	sp, sp, #200
 233              	.LCFI6:
 234              		.cfi_def_cfa_offset 208
 235 0004 0446     		mov	r4, r0
 137:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 236              		.loc 1 137 3 is_stmt 1 view .LVU44
 237              		.loc 1 137 28 is_stmt 0 view .LVU45
 238 0006 C022     		movs	r2, #192
 239 0008 0021     		movs	r1, #0
 240 000a 02A8     		add	r0, sp, #8
 241              	.LVL4:
 242              		.loc 1 137 28 view .LVU46
 243 000c FFF7FEFF 		bl	memset
 244              	.LVL5:
 138:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 245              		.loc 1 138 3 is_stmt 1 view .LVU47
 246              		.loc 1 138 11 is_stmt 0 view .LVU48
 247 0010 2268     		ldr	r2, [r4]
 248              		.loc 1 138 5 view .LVU49
 249 0012 0F4B     		ldr	r3, .L25
 250 0014 9A42     		cmp	r2, r3
 251 0016 01D0     		beq	.L23
 252              	.L19:
 139:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 140:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 141:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 142:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 143:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 144:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 145:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   */
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 147:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 149:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 150:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 8


 151:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 152:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 153:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 155:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 156:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 157:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 158:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 159:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 160:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 253              		.loc 1 160 1 view .LVU50
 254 0018 32B0     		add	sp, sp, #200
 255              	.LCFI7:
 256              		.cfi_remember_state
 257              		.cfi_def_cfa_offset 8
 258              		@ sp needed
 259 001a 10BD     		pop	{r4, pc}
 260              	.LVL6:
 261              	.L23:
 262              	.LCFI8:
 263              		.cfi_restore_state
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 264              		.loc 1 146 5 is_stmt 1 view .LVU51
 146:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 265              		.loc 1 146 46 is_stmt 0 view .LVU52
 266 001c 0222     		movs	r2, #2
 267 001e 0023     		movs	r3, #0
 268 0020 CDE90223 		strd	r2, [sp, #8]
 147:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 269              		.loc 1 147 5 is_stmt 1 view .LVU53
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 270              		.loc 1 148 5 view .LVU54
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 271              		.loc 1 148 9 is_stmt 0 view .LVU55
 272 0024 02A8     		add	r0, sp, #8
 273 0026 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 274              	.LVL7:
 148:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     {
 275              		.loc 1 148 8 view .LVU56
 276 002a 68B9     		cbnz	r0, .L24
 277              	.L21:
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 278              		.loc 1 154 5 is_stmt 1 view .LVU57
 279              	.LBB6:
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 280              		.loc 1 154 5 view .LVU58
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 281              		.loc 1 154 5 view .LVU59
 282 002c 094B     		ldr	r3, .L25+4
 283 002e D3F8E820 		ldr	r2, [r3, #232]
 284 0032 42F48022 		orr	r2, r2, #262144
 285 0036 C3F8E820 		str	r2, [r3, #232]
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 286              		.loc 1 154 5 view .LVU60
 287 003a D3F8E830 		ldr	r3, [r3, #232]
 288 003e 03F48023 		and	r3, r3, #262144
 289 0042 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 9


 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 290              		.loc 1 154 5 view .LVU61
 291 0044 019B     		ldr	r3, [sp, #4]
 292              	.LBE6:
 154:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 293              		.loc 1 154 5 view .LVU62
 294              		.loc 1 160 1 is_stmt 0 view .LVU63
 295 0046 E7E7     		b	.L19
 296              	.L24:
 150:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     }
 297              		.loc 1 150 7 is_stmt 1 view .LVU64
 298 0048 FFF7FEFF 		bl	Error_Handler
 299              	.LVL8:
 300 004c EEE7     		b	.L21
 301              	.L26:
 302 004e 00BF     		.align	2
 303              	.L25:
 304 0050 00480040 		.word	1073760256
 305 0054 00440258 		.word	1476543488
 306              		.cfi_endproc
 307              	.LFE135:
 309              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 310              		.align	1
 311              		.global	HAL_UART_MspDeInit
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 316              	HAL_UART_MspDeInit:
 317              	.LVL9:
 318              	.LFB136:
 161:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 162:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** /**
 163:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 164:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 166:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 167:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** */
 168:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 169:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** {
 319              		.loc 1 169 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 170:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==USART3)
 324              		.loc 1 170 3 view .LVU66
 325              		.loc 1 170 11 is_stmt 0 view .LVU67
 326 0000 0268     		ldr	r2, [r0]
 327              		.loc 1 170 5 view .LVU68
 328 0002 064B     		ldr	r3, .L30
 329 0004 9A42     		cmp	r2, r3
 330 0006 00D0     		beq	.L29
 331              	.L27:
 171:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   {
 172:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 173:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 174:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 10


 175:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 176:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 177:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 178:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 179:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 180:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   }
 181:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** 
 182:../../CM4/Core/Src/stm32h7xx_hal_msp.c **** }
 332              		.loc 1 182 1 view .LVU69
 333 0008 7047     		bx	lr
 334              	.L29:
 176:../../CM4/Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 335              		.loc 1 176 5 is_stmt 1 view .LVU70
 336 000a 054A     		ldr	r2, .L30+4
 337 000c D2F8E830 		ldr	r3, [r2, #232]
 338 0010 23F48023 		bic	r3, r3, #262144
 339 0014 C2F8E830 		str	r3, [r2, #232]
 340              		.loc 1 182 1 is_stmt 0 view .LVU71
 341 0018 F6E7     		b	.L27
 342              	.L31:
 343 001a 00BF     		.align	2
 344              	.L30:
 345 001c 00480040 		.word	1073760256
 346 0020 00440258 		.word	1476543488
 347              		.cfi_endproc
 348              	.LFE136:
 350              		.text
 351              	.Letext0:
 352              		.file 2 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 353              		.file 3 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 354              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.2 rel1\\arm-none-eabi\\inclu
 355              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 356              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 357              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 358              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 359              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 360              		.file 10 "../../CM4/Core/Inc/main.h"
 361              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 362              		.file 12 "<built-in>"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:71     .text.HAL_MspInit:00000030 $d
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:76     .text.HAL_ETH_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:82     .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:158    .text.HAL_ETH_MspInit:0000005c $d
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:164    .text.HAL_ETH_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:170    .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:207    .text.HAL_ETH_MspDeInit:00000034 $d
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:213    .text.HAL_UART_MspInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:219    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:304    .text.HAL_UART_MspInit:00000050 $d
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:310    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:316    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\gigig\AppData\Local\Temp\ccIbupkd.s:345    .text.HAL_UART_MspDeInit:0000001c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
