

================================================================
== Vitis HLS Report for 'detect_ipv6_protocol_512_s'
================================================================
* Date:           Sat Mar 18 14:33:53 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|     1054|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1054|       60|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_216                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_46_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          12|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |ipv6DataFifo_blk_n             |   9|          2|    1|          2|
    |m_axis_icmpv6_internal_blk_n   |   9|          2|    1|          2|
    |m_axis_ipv6udp_internal_blk_n  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+------+----+------+-----------+
    |            Name           |  FF  | LUT| Bits | Const Bits|
    +---------------------------+------+----+------+-----------+
    |ap_CS_fsm                  |     1|   0|     1|          0|
    |ap_done_reg                |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1    |     1|   0|     1|          0|
    |nextHeader_V               |     8|   0|     8|          0|
    |nextHeader_V_load_reg_142  |     8|   0|     8|          0|
    |p_Result_i_reg_135         |     8|   0|     8|          0|
    |reg_82                     |  1024|   0|  1024|          0|
    |state_V                    |     1|   0|     1|          0|
    |state_V_load_reg_124       |     1|   0|     1|          0|
    |tmp_i_reg_128              |     1|   0|     1|          0|
    +---------------------------+------+----+------+-----------+
    |Total                      |  1054|   0|  1054|          0|
    +---------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+---------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+--------------------------------+-----+------+------------+---------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  detect_ipv6_protocol<512>|  return value|
|ipv6DataFifo_dout               |   in|  1024|     ap_fifo|               ipv6DataFifo|       pointer|
|ipv6DataFifo_empty_n            |   in|     1|     ap_fifo|               ipv6DataFifo|       pointer|
|ipv6DataFifo_read               |  out|     1|     ap_fifo|               ipv6DataFifo|       pointer|
|m_axis_ipv6udp_internal_din     |  out|  1024|     ap_fifo|    m_axis_ipv6udp_internal|       pointer|
|m_axis_ipv6udp_internal_full_n  |   in|     1|     ap_fifo|    m_axis_ipv6udp_internal|       pointer|
|m_axis_ipv6udp_internal_write   |  out|     1|     ap_fifo|    m_axis_ipv6udp_internal|       pointer|
|m_axis_icmpv6_internal_din      |  out|  1024|     ap_fifo|     m_axis_icmpv6_internal|       pointer|
|m_axis_icmpv6_internal_full_n   |   in|     1|     ap_fifo|     m_axis_icmpv6_internal|       pointer|
|m_axis_icmpv6_internal_write    |  out|     1|     ap_fifo|     m_axis_icmpv6_internal|       pointer|
+--------------------------------+-----+------+------------+---------------------------+--------------+

