
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000146                       # Number of seconds simulated
sim_ticks                                   145526000                       # Number of ticks simulated
final_tick                                  145526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176892                       # Simulator instruction rate (inst/s)
host_op_rate                                   319317                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4505187671                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656576                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        5712                       # Number of instructions simulated
sim_ops                                         10313                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          100710526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           59370834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             160081360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     100710526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100710526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        58051482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58051482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        58051482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         100710526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          59370834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            218132842                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1084                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                         941                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        7284                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       145526000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           291052                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        5712                       # Number of instructions committed
system.cpu.committedOps                         10313                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                 10204                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                         221                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts          986                       # number of instructions that are conditional controls
system.cpu.num_int_insts                        10204                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads               19293                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7976                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads                 7020                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                3825                       # number of times the CC registers were written
system.cpu.num_mem_refs                          2025                       # number of memory refs
system.cpu.num_load_insts                        1084                       # Number of load instructions
system.cpu.num_store_insts                        941                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                     291052                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                              1306                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     1      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                      8274     80.23%     80.24% # Class of executed instruction
system.cpu.op_class::IntMult                        6      0.06%     80.30% # Class of executed instruction
system.cpu.op_class::IntDiv                         7      0.07%     80.36% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::MemRead                     1084     10.51%     90.88% # Class of executed instruction
system.cpu.op_class::MemWrite                     941      9.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      10313                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            69.858067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.062500                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    69.858067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.545766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.545766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4194                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4194                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1020                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1020                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            398                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          1418                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1418                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1418                       # number of overall hits
system.cpu.dcache.overall_hits::total            1418                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           64                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          607                       # number of overall misses
system.cpu.dcache.overall_misses::total           607                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     17875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17875000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43967000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     61842000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     61842000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     61842000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     61842000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2025                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2025                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.059041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059041                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.577046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.577046                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.299753                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.299753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.299753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.299753                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 279296.875000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 279296.875000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80970.534070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80970.534070                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 101881.383855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101881.383855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 101881.383855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101881.383855                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           64                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          543                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          607                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          607                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          607                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17811000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43424000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     61235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     61235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     61235000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     61235000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.059041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.577046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.577046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.299753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.299753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.299753                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.299753                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 278296.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 278296.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79970.534070                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79970.534070                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100881.383855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100881.383855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100881.383855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100881.383855                       # average overall mshr miss latency
system.cpu.dcache.replacements                     42                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            77.874847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               238                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.605042                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    77.874847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.608397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.608397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14806                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         7046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7046                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          7046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         7046                       # number of overall hits
system.cpu.icache.overall_hits::total            7046                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           238                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          238                       # number of overall misses
system.cpu.icache.overall_misses::total           238                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     75221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75221000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     75221000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75221000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     75221000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75221000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         7284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         7284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7284                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         7284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7284                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032674                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032674                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032674                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032674                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032674                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032674                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 316054.621849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 316054.621849                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 316054.621849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 316054.621849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 316054.621849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 316054.621849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          112                       # number of writebacks
system.cpu.icache.writebacks::total               112                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          238                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     74983000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     74983000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     74983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     74983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     74983000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     74983000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032674                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032674                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032674                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032674                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032674                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 315054.621849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 315054.621849                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 315054.621849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 315054.621849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 315054.621849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 315054.621849                       # average overall mshr miss latency
system.cpu.icache.replacements                    112                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   166.229345                       # Cycle average of tags in use
system.l2.tags.total_refs                        1559                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.858911                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.908219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         91.090081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         69.231045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.355821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.270434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.649333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     12948                       # Number of tag accesses
system.l2.tags.data_accesses                    12948                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           11                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               11                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          112                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              112                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks             570                       # number of WriteClean hits
system.l2.WriteClean_hits::total                  570                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data               259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  259                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                       15                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    8                       # number of overall hits
system.l2.overall_hits::cpu.data                    7                       # number of overall hits
system.l2.overall_hits::total                      15                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                204                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data               79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  79                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           58                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              58                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 137                       # number of demand (read+write) misses
system.l2.demand_misses::total                    367                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                230                       # number of overall misses
system.l2.overall_misses::cpu.data                137                       # number of overall misses
system.l2.overall_misses::total                   367                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data      8126500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8126500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     31712500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31712500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74534000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74534000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     17649500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17649500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      49362000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        123896000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74534000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     49362000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       123896000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          112                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks          570                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total              570                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              463                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             80                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                80                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               238                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  382                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              238                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 382                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.440605                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.440605                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987500                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.966387                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966387                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.906250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.906250                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.966387                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.951389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.960733                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.966387                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.951389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.960733                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 39835.784314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 39835.784314                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 401424.050633                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 401424.050633                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 324060.869565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 324060.869565                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 304301.724138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 304301.724138                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 324060.869565                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 360306.569343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 337591.280654                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 324060.869565                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 360306.569343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 337591.280654                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   58                       # number of writebacks
system.l2.writebacks::total                        58                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          204                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           204                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             79                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          230                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              367                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      6118000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6118000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     30922500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30922500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     72234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     17069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17069500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     72234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     47992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    120226000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     72234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     47992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    120226000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.440605                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.440605                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.966387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.906250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.966387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.951389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.960733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.966387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.951389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960733                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 29990.196078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29990.196078                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 391424.050633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 391424.050633                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 314060.869565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 314060.869565                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 294301.724138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 294301.724138                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 314060.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 350306.569343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 327591.280654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 314060.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 350306.569343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 327591.280654                       # average overall mshr miss latency
system.l2.replacements                            149                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   187.917604                       # Cycle average of tags in use
system.l3.tags.total_refs                         939                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       364                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.579670                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        106.134698                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data         81.782905                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.207294                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.159732                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.367027                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           364                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     15388                       # Number of tag accesses
system.l3.tags.data_accesses                    15388                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks           58                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total               58                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks             273                       # number of WriteClean hits
system.l3.WriteClean_hits::total                  273                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data               129                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.inst              1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                     2                       # number of demand (read+write) hits
system.l3.demand_hits::total                        3                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    1                       # number of overall hits
system.l3.overall_hits::cpu.data                    2                       # number of overall hits
system.l3.overall_hits::total                       3                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data              75                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 75                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data               79                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  79                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          229                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           56                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             285                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 229                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 135                       # number of demand (read+write) misses
system.l3.demand_misses::total                    364                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                229                       # number of overall misses
system.l3.overall_misses::cpu.data                135                       # number of overall misses
system.l3.overall_misses::total                   364                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data      2519500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total      2519500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data     30053500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      30053500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     69693500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     16410500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     86104000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      69693500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      46464000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        116157500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     69693500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     46464000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       116157500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks           58                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total           58                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks          273                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total              273                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data           204                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              204                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data             79                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          230                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data           58                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           288                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               230                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               137                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  367                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              230                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              137                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 367                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.367647                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.367647                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995652                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.965517                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.989583                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995652                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.985401                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.991826                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995652                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.985401                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.991826                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 33593.333333                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 33593.333333                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 380424.050633                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 380424.050633                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 304338.427948                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 293044.642857                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 302119.298246                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 304338.427948                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 344177.777778                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 319114.010989                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 304338.427948                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 344177.777778                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 319114.010989                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.UpgradeReq_mshr_misses::cpu.data           75                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            75                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data           79                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             79                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          229                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           56                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          285                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            229                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            135                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               364                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           229                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           135                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              364                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data      1769500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      1769500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data     29263500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     29263500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     67403500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     15850500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     83254000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     67403500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     45114000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    112517500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     67403500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     45114000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    112517500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.367647                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.367647                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995652                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.965517                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.989583                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995652                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.985401                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.991826                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995652                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.985401                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.991826                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 23593.333333                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 23593.333333                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 370424.050633                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 370424.050633                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 294338.427948                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 283044.642857                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 292119.298246                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 294338.427948                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 334177.777778                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 309114.010989                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 294338.427948                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 334177.777778                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 309114.010989                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           75                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                285                       # Transaction distribution
system.membus.trans_dist::WriteClean              132                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               75                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           285                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port          935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 439                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1177000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1838000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            517                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           69                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          112                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean             975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             463                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              80                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           238                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           64                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        46400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  68800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             554                       # Total snoops (count)
system.tol2bus.snoopTraffic                     29632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.370979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    881     62.97%     62.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    517     36.95%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1477500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            357000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            447500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests          666                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests          299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            132                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          132                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    145526000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               288                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty           58                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean             405                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              37                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             204                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            204                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               79                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              79                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          288                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         1510                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        44672                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             132                       # Total snoops (count)
system.tol3bus.snoopTraffic                      8448                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              703                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.187767                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.390804                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    571     81.22%     81.22% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    132     18.78%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                703                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             800500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            652500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
