# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:05:11 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:05:11 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/tb_acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:05:13 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/tb_acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity tb_acc
# -- Compiling architecture TEST of tb_acc
# -- Compiling configuration CFG_TESTACC
# -- Loading entity tb_acc
# -- Loading architecture TEST of tb_acc
# -- Loading package NUMERIC_STD
# -- Loading entity ACC
# -- Loading configuration cfg_acc_behavioral
# End time: 19:05:13 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:05:33 on Mar 10,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_behavioral#1
# Loading work.acc(behavioral)#1
add wave *
run 50 ns
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:10:05 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:10:05 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:10:14 on Mar 10,2023, Elapsed time: 0:04:41
# Errors: 0, Warnings: 0
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:10:14 on Mar 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_behavioral#1
# Loading work.acc(behavioral)#1
add wave *
run 50 ns
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:14:15 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:14:15 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:14:20 on Mar 10,2023, Elapsed time: 0:04:06
# Errors: 0, Warnings: 0
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:14:20 on Mar 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.cfg_testacc because work.cfg_acc_behavioral has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_behavioral#1
# Loading work.acc(behavioral)#1
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:20:40 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:20:40 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave *
run 50 ns
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:34:27 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:34:27 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:34:35 on Mar 10,2023, Elapsed time: 0:20:15
# Errors: 0, Warnings: 1
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:34:35 on Mar 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.cfg_testacc because work.cfg_acc_behavioral has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_behavioral#1
# Loading work.acc(behavioral)#1
add wave *
run 50 ns
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:44:33 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:44:33 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/tb_acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:44:39 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/tb_acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity tb_acc
# -- Compiling architecture TEST of tb_acc
# -- Compiling configuration CFG_TESTACC
# -- Loading entity tb_acc
# -- Loading architecture TEST of tb_acc
# -- Loading package NUMERIC_STD
# -- Loading entity ACC
# -- Loading configuration cfg_acc_structural
# End time: 19:44:39 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:44:56 on Mar 10,2023, Elapsed time: 0:10:21
# Errors: 0, Warnings: 1
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:44:56 on Mar 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_structural#1
# Loading work.acc(structural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.iv(behavioral)#1
# Loading work.nd2(arch1)#1
# Loading work.rca_generic(behavioral)#1
# Loading work.fd_generic(pluto)#1
add wave *
run 50 ns
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:51:51 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:51:51 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:51:53 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:51:53 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:52:03 on Mar 10,2023, Elapsed time: 0:07:07
# Errors: 0, Warnings: 0
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:52:03 on Mar 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_structural#1
# Loading work.acc(structural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.iv(behavioral)#1
# Loading work.nd2(arch1)#1
# Loading work.rca_generic(behavioral)#1
# Loading work.fd_generic(pluto)#1
add wave *
run 60 ns
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:57:15 on Mar 10,2023, Elapsed time: 0:05:12
# Errors: 0, Warnings: 0
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:57:15 on Mar 10,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_structural#1
# Loading work.acc(structural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.iv(behavioral)#1
# Loading work.nd2(arch1)#1
# Loading work.rca_generic(behavioral)#1
# Loading work.fd_generic(pluto)#1
vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 19:57:27 on Mar 10,2023
# vcom -reportprogress 300 -work work /home/ms23.2/microelectronics/lab1/acc/acc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS
# -- Loading package NUMERIC_STD
# -- Compiling entity ACC
# -- Compiling architecture BEHAVIORAL of ACC
# -- Compiling architecture STRUCTURAL of ACC
# -- Loading entity ACC
# -- Compiling configuration CFG_ACC_BEHAVIORAL
# -- Loading entity ACC
# -- Loading architecture BEHAVIORAL of ACC
# -- Compiling configuration CFG_ACC_STRUCTURAL
# -- Loading entity ACC
# -- Loading architecture STRUCTURAL of ACC
# -- Loading entity MUX21_GENERIC
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA_GENERIC
# -- Loading entity FD_GENERIC
# End time: 19:57:27 on Mar 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_testacc -t 10ps -voptargs=+acc
# End time: 19:57:32 on Mar 10,2023, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim work.cfg_testacc -t 10ps -voptargs="+acc" 
# Start time: 19:57:32 on Mar 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading ieee.numeric_std(body)
# Loading work.cfg_testacc#1
# Loading work.tb_acc(test)#1
# Loading work.cfg_acc_structural#1
# Loading work.acc(structural)#1
# Loading work.mux21_generic(structural)#1
# Loading work.iv(behavioral)#1
# Loading work.nd2(arch1)#1
# Loading work.rca_generic(behavioral)#1
# Loading work.fd_generic(pluto)#1
add wave *
run 60 ns
# End time: 20:00:38 on Mar 10,2023, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
