

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Wed Nov  1 04:14:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  2464156836|  2464287396|  24.642 sec|  24.643 sec|  2464156837|  2464287397|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |                             |                  |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |           Instance          |      Module      |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_srcnn_Pipeline_1_fu_222  |srcnn_Pipeline_1  |     2080802|     2080802|   20.808 ms|   20.808 ms|     2080802|     2080802|       no|
        |grp_srcnn_Pipeline_2_fu_229  |srcnn_Pipeline_2  |       65027|       65027|    0.650 ms|    0.650 ms|       65027|       65027|       no|
        |grp_conv1_fu_236             |conv1             |  1466940609|  1467071169|  14.669 sec|  14.671 sec|  1466940609|  1467071169|       no|
        |grp_conv2_fu_279             |conv2             |   691303951|   691303951|   6.913 sec|   6.913 sec|   691303951|   691303951|       no|
        |grp_conv3_fu_312             |conv3             |   303766426|   303766426|   3.038 sec|   3.038 sec|   303766426|   303766426|       no|
        +-----------------------------+------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:6]   --->   Operation 23 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:6]   --->   Operation 24 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 25 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:6]   --->   Operation 26 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:6]   --->   Operation 27 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:6]   --->   Operation 28 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:6]   --->   Operation 29 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:38]   --->   Operation 30 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_ftmap_read, i32 2, i32 63" [src/srcnn.cpp:39]   --->   Operation 31 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 32 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln38" [src/srcnn.cpp:38]   --->   Operation 33 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr, i32 2080800" [src/srcnn.cpp:38]   --->   Operation 34 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_1, i32 %output_r, i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 35 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln38 = call void @srcnn_Pipeline_1, i32 %output_r, i62 %trunc_ln" [src/srcnn.cpp:38]   --->   Operation 36 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 37 [5/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 37 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 38 [4/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 38 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 39 [3/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 39 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 40 [2/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 40 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 41 [1/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr" [src/srcnn.cpp:39]   --->   Operation 41 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 42 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%output_r_addr_1 = getelementptr i32 %output_r, i64 %sext_ln39" [src/srcnn.cpp:39]   --->   Operation 43 'getelementptr' 'output_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (7.30ns)   --->   "%empty_66 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %output_r_addr_1, i32 65025" [src/srcnn.cpp:39]   --->   Operation 44 'writereq' 'empty_66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_2, i32 %output_r, i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 45 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln39 = call void @srcnn_Pipeline_2, i32 %output_r, i62 %trunc_ln1" [src/srcnn.cpp:39]   --->   Operation 46 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 47 [5/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 47 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 48 [4/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 48 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 49 [3/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 49 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 50 [2/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 50 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 51 [1/5] (7.30ns)   --->   "%empty_67 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %output_r_addr_1" [src/srcnn.cpp:42]   --->   Operation 51 'writeresp' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %input_r, i64 %input_ftmap_read, i32 %params, i64 %conv1_weights_read, i32 %conv1_biases, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 52 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln42 = call void @conv1, i32 %input_r, i64 %input_ftmap_read, i32 %params, i64 %conv1_weights_read, i32 %conv1_biases, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/srcnn.cpp:42]   --->   Operation 53 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %params, i64 %conv2_weights_read, i32 %conv2_biases, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 54 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln45 = call void @conv2, i32 %output_r, i64 %conv1_output_ftmap_read, i32 %params, i64 %conv2_weights_read, i32 %conv2_biases, i64 %conv2_output_ftmap_read, i32 %input_fm_buffer_1, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7, i32 %output_fm_buffer" [src/srcnn.cpp:45]   --->   Operation 55 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 56 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 56 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 57 [1/1] (0.00ns)   --->   "%empty_68 = bitcast i32 %conv3_biases_read"   --->   Operation 57 'bitcast' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %output_r, i64 %conv2_output_ftmap_read, i32 %params, i64 %conv3_weights_read, i32 %empty_68, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 58 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_35" [src/srcnn.cpp:6]   --->   Operation 59 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_28, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_20, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %params"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_18, i32 0, i32 0, void @empty_19, i32 0, i32 512, void @empty_21, void @empty_10, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_24, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_27, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_29, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_30, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty_34, i32 0, i32 0, void @empty_19, i32 4294967295, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_31, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_32, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_33, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_26, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_25, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln48 = call void @conv3, i32 %output_r, i64 %conv2_output_ftmap_read, i32 %params, i64 %conv3_weights_read, i32 %empty_68, i64 %output_ftmap_read, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/srcnn.cpp:48]   --->   Operation 87 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/srcnn.cpp:50]   --->   Operation 88 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ params]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read       (read         ) [ 00111111111111111111111]
conv3_weights_read      (read         ) [ 00111111111111111111111]
conv2_output_ftmap_read (read         ) [ 00111111111111111111111]
conv2_weights_read      (read         ) [ 00111111111111111111100]
conv1_output_ftmap_read (read         ) [ 00111111111111111111100]
conv1_weights_read      (read         ) [ 00111111111111111110000]
input_ftmap_read        (read         ) [ 00111111111111111110000]
trunc_ln                (partselect   ) [ 00111000000000000000000]
trunc_ln1               (partselect   ) [ 00111111111100000000000]
sext_ln38               (sext         ) [ 00000000000000000000000]
output_r_addr           (getelementptr) [ 00011111110000000000000]
empty                   (writereq     ) [ 00000000000000000000000]
call_ln38               (call         ) [ 00000000000000000000000]
empty_65                (writeresp    ) [ 00000000000000000000000]
sext_ln39               (sext         ) [ 00000000000000000000000]
output_r_addr_1         (getelementptr) [ 00000000001111111000000]
empty_66                (writereq     ) [ 00000000000000000000000]
call_ln39               (call         ) [ 00000000000000000000000]
empty_67                (writeresp    ) [ 00000000000000000000000]
call_ln42               (call         ) [ 00000000000000000000000]
call_ln45               (call         ) [ 00000000000000000000000]
conv3_biases_read       (read         ) [ 00000000000000000000000]
empty_68                (bitcast      ) [ 00000000000000000000001]
spectopmodule_ln6       (spectopmodule) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specbitsmap_ln0         (specbitsmap  ) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
specinterface_ln0       (specinterface) [ 00000000000000000000000]
call_ln48               (call         ) [ 00000000000000000000000]
ret_ln50                (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="params">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ftmap">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv2_weights">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv2_biases">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_weights">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_biases">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_ftmap">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_in">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_in"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="output_ftmap_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv3_weights_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv2_output_ftmap_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="conv2_weights_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv1_output_ftmap_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="conv1_weights_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="input_ftmap_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_writeresp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="22" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_65/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_writeresp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="17" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_66/9 empty_67/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv3_biases_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/21 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_srcnn_Pipeline_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="62" slack="2"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_srcnn_Pipeline_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="62" slack="9"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_conv1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="64" slack="16"/>
<pin id="240" dir="0" index="3" bw="32" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="16"/>
<pin id="242" dir="0" index="5" bw="32" slack="0"/>
<pin id="243" dir="0" index="6" bw="32" slack="0"/>
<pin id="244" dir="0" index="7" bw="64" slack="16"/>
<pin id="245" dir="0" index="8" bw="32" slack="0"/>
<pin id="246" dir="0" index="9" bw="32" slack="0"/>
<pin id="247" dir="0" index="10" bw="32" slack="0"/>
<pin id="248" dir="0" index="11" bw="32" slack="0"/>
<pin id="249" dir="0" index="12" bw="32" slack="0"/>
<pin id="250" dir="0" index="13" bw="32" slack="0"/>
<pin id="251" dir="0" index="14" bw="32" slack="0"/>
<pin id="252" dir="0" index="15" bw="32" slack="0"/>
<pin id="253" dir="0" index="16" bw="32" slack="0"/>
<pin id="254" dir="0" index="17" bw="32" slack="0"/>
<pin id="255" dir="0" index="18" bw="32" slack="0"/>
<pin id="256" dir="0" index="19" bw="32" slack="0"/>
<pin id="257" dir="0" index="20" bw="32" slack="0"/>
<pin id="258" dir="0" index="21" bw="32" slack="0"/>
<pin id="259" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/17 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_conv2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="64" slack="18"/>
<pin id="283" dir="0" index="3" bw="32" slack="0"/>
<pin id="284" dir="0" index="4" bw="64" slack="18"/>
<pin id="285" dir="0" index="5" bw="32" slack="0"/>
<pin id="286" dir="0" index="6" bw="64" slack="18"/>
<pin id="287" dir="0" index="7" bw="32" slack="0"/>
<pin id="288" dir="0" index="8" bw="32" slack="0"/>
<pin id="289" dir="0" index="9" bw="32" slack="0"/>
<pin id="290" dir="0" index="10" bw="32" slack="0"/>
<pin id="291" dir="0" index="11" bw="32" slack="0"/>
<pin id="292" dir="0" index="12" bw="32" slack="0"/>
<pin id="293" dir="0" index="13" bw="32" slack="0"/>
<pin id="294" dir="0" index="14" bw="32" slack="0"/>
<pin id="295" dir="0" index="15" bw="32" slack="0"/>
<pin id="296" dir="0" index="16" bw="32" slack="0"/>
<pin id="297" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln45/19 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_conv3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="20"/>
<pin id="316" dir="0" index="3" bw="32" slack="0"/>
<pin id="317" dir="0" index="4" bw="64" slack="20"/>
<pin id="318" dir="0" index="5" bw="32" slack="0"/>
<pin id="319" dir="0" index="6" bw="64" slack="20"/>
<pin id="320" dir="0" index="7" bw="32" slack="0"/>
<pin id="321" dir="0" index="8" bw="32" slack="0"/>
<pin id="322" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/21 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="62" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="0" index="2" bw="3" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="62" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="62" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln38_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="62" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="output_r_addr_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="62" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln39_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="62" slack="8"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="output_r_addr_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="62" slack="0"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr_1/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="empty_68_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_68/21 "/>
</bind>
</comp>

<comp id="373" class="1005" name="output_ftmap_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="20"/>
<pin id="375" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="conv3_weights_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="20"/>
<pin id="380" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="conv2_output_ftmap_read_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="18"/>
<pin id="385" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="conv2_weights_read_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="18"/>
<pin id="391" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="conv1_output_ftmap_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="16"/>
<pin id="396" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="conv1_weights_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="16"/>
<pin id="402" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="input_ftmap_read_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="16"/>
<pin id="407" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="62" slack="1"/>
<pin id="412" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="416" class="1005" name="trunc_ln1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="62" slack="8"/>
<pin id="418" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="output_r_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="output_r_addr_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="3"/>
<pin id="429" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="output_r_addr_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="empty_68_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="78" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="78" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="78" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="78" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="86" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="88" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="92" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="86" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="102" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="90" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="260"><net_src comp="98" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="263"><net_src comp="10" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="264"><net_src comp="4" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="236" pin=8"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="236" pin=10"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="236" pin=12"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="236" pin=13"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="236" pin=14"/></net>

<net id="272"><net_src comp="40" pin="0"/><net_sink comp="236" pin=15"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="236" pin=16"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="236" pin=17"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="236" pin=18"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="236" pin=19"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="236" pin=20"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="236" pin=21"/></net>

<net id="298"><net_src comp="100" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="299"><net_src comp="4" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="300"><net_src comp="2" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="279" pin=5"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="279" pin=7"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="279" pin=8"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="279" pin=9"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="279" pin=10"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="279" pin=11"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="279" pin=12"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="279" pin=13"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="279" pin=14"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="279" pin=15"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="279" pin=16"/></net>

<net id="323"><net_src comp="104" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="312" pin=7"/></net>

<net id="327"><net_src comp="76" pin="0"/><net_sink comp="312" pin=8"/></net>

<net id="334"><net_src comp="80" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="170" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="82" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="84" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="158" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="82" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="84" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="365"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="371"><net_src comp="216" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="312" pin=5"/></net>

<net id="376"><net_src comp="158" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="312" pin=6"/></net>

<net id="381"><net_src comp="164" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="386"><net_src comp="170" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="392"><net_src comp="176" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="397"><net_src comp="182" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="236" pin=7"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="403"><net_src comp="188" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="408"><net_src comp="194" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="413"><net_src comp="328" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="419"><net_src comp="338" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="425"><net_src comp="351" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="430"><net_src comp="361" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="435"><net_src comp="368" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="312" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_in | {17 18 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {17 18 }
	Port: input_fm_buffer_1 | {19 20 }
	Port: weights_buffer_0_0_0 | {19 20 }
	Port: weights_buffer_0_0_1 | {19 20 }
	Port: weights_buffer_0_0_2 | {19 20 }
	Port: weights_buffer_0_0_3 | {19 20 }
	Port: weights_buffer_0_0_4 | {19 20 }
	Port: weights_buffer_0_0_5 | {19 20 }
	Port: weights_buffer_0_0_6 | {19 20 }
	Port: weights_buffer_0_0_7 | {19 20 }
	Port: output_fm_buffer | {19 20 }
	Port: input_fm_buffer | {21 22 }
	Port: output_fm_buffer_0 | {21 22 }
 - Input state : 
	Port: srcnn : input_r | {17 18 }
	Port: srcnn : params | {17 18 19 20 21 22 }
	Port: srcnn : output_r | {19 20 21 22 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {17 18 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {19 20 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {21 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_in | {17 18 }
	Port: srcnn : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {17 18 }
	Port: srcnn : input_fm_buffer_1 | {19 20 }
	Port: srcnn : weights_buffer_0_0_0 | {19 20 }
	Port: srcnn : weights_buffer_0_0_1 | {19 20 }
	Port: srcnn : weights_buffer_0_0_2 | {19 20 }
	Port: srcnn : weights_buffer_0_0_3 | {19 20 }
	Port: srcnn : weights_buffer_0_0_4 | {19 20 }
	Port: srcnn : weights_buffer_0_0_5 | {19 20 }
	Port: srcnn : weights_buffer_0_0_6 | {19 20 }
	Port: srcnn : weights_buffer_0_0_7 | {19 20 }
	Port: srcnn : output_fm_buffer | {19 20 }
	Port: srcnn : input_fm_buffer | {21 22 }
	Port: srcnn : output_fm_buffer_0 | {21 22 }
  - Chain level:
	State 1
	State 2
		output_r_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		output_r_addr_1 : 1
		empty_66 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		call_ln48 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |     grp_srcnn_Pipeline_1_fu_222     |    0    |    0    |    53   |    56   |
|          |     grp_srcnn_Pipeline_2_fu_229     |    0    |    0    |    48   |    46   |
|   call   |           grp_conv1_fu_236          |    31   |  45.57  |   6506  |   7164  |
|          |           grp_conv2_fu_279          |    9    | 28.6278 |  23826  |  33721  |
|          |           grp_conv3_fu_312          |    7    |  6.361  |   3440  |   3707  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_158    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_164   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_170 |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_176   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_182 |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_188   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_194    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_216    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_200        |    0    |    0    |    0    |    0    |
|          |         grp_writeresp_fu_208        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|           trunc_ln_fu_328           |    0    |    0    |    0    |    0    |
|          |           trunc_ln1_fu_338          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |           sext_ln38_fu_348          |    0    |    0    |    0    |    0    |
|          |           sext_ln39_fu_358          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    47   | 80.5588 |  33873  |  44694  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------------------------------------------+--------+--------+--------+--------+
|                                                        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------------------------------------------+--------+--------+--------+--------+
| conv1_float_255_255_float_1_9_9_float_float_255_255_in |    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_4|    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_5|    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_6|    2   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_7|    2   |    0   |    0   |    0   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_ou |   30   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|   30   |    0   |    0   |    0   |
| conv1_float_255_255_float_1_9_9_float_float_255_255_we |    1   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|    1   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|    1   |    0   |    0   |    0   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|    1   |    0   |    0   |    0   |
|                     input_fm_buffer                    |    8   |    0   |    0   |    0   |
|                    input_fm_buffer_1                   |    8   |    0   |    0   |    0   |
|                    output_fm_buffer                    |   22   |    0   |    0   |    0   |
|                   output_fm_buffer_0                   |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_0                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_1                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_2                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_3                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_4                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_5                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_6                  |    1   |    0   |    0   |    0   |
|                  weights_buffer_0_0_7                  |    1   |    0   |    0   |    0   |
+--------------------------------------------------------+--------+--------+--------+--------+
|                          Total                         |   127  |    0   |    0   |    0   |
+--------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|conv1_output_ftmap_read_reg_394|   64   |
|   conv1_weights_read_reg_400  |   64   |
|conv2_output_ftmap_read_reg_383|   64   |
|   conv2_weights_read_reg_389  |   64   |
|   conv3_weights_read_reg_378  |   64   |
|        empty_68_reg_432       |   32   |
|    input_ftmap_read_reg_405   |   64   |
|   output_ftmap_read_reg_373   |   64   |
|    output_r_addr_1_reg_427    |   32   |
|     output_r_addr_reg_422     |   32   |
|       trunc_ln1_reg_416       |   62   |
|        trunc_ln_reg_410       |   62   |
+-------------------------------+--------+
|             Total             |   668  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_200 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_208 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_208 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_conv3_fu_312   |  p5  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   196  ||  2.135  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   47   |   80   |  33873 |  44694 |    -   |
|   Memory  |   127  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   668  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   127  |   47   |   82   |  34541 |  44721 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
