|ALU8
op0[0] => Mult0.IN7
op0[0] => Mult1.IN7
op0[0] => Add0.IN8
op0[0] => Add1.IN16
op0[0] => res.IN0
op0[0] => res.IN0
op0[0] => res.IN0
op0[0] => res.IN0
op0[0] => ShiftLeft0.IN8
op0[0] => ShiftRight0.IN8
op0[0] => ShiftRight1.IN8
op0[0] => Equal0.IN7
op0[0] => LessThan0.IN8
op0[0] => LessThan1.IN8
op0[1] => Mult0.IN6
op0[1] => Mult1.IN6
op0[1] => Add0.IN7
op0[1] => Add1.IN15
op0[1] => res.IN0
op0[1] => res.IN0
op0[1] => res.IN0
op0[1] => res.IN0
op0[1] => ShiftLeft0.IN7
op0[1] => ShiftRight0.IN7
op0[1] => ShiftRight1.IN7
op0[1] => Equal0.IN6
op0[1] => LessThan0.IN7
op0[1] => LessThan1.IN7
op0[2] => Mult0.IN5
op0[2] => Mult1.IN5
op0[2] => Add0.IN6
op0[2] => Add1.IN14
op0[2] => res.IN0
op0[2] => res.IN0
op0[2] => res.IN0
op0[2] => res.IN0
op0[2] => ShiftLeft0.IN6
op0[2] => ShiftRight0.IN6
op0[2] => ShiftRight1.IN6
op0[2] => Equal0.IN5
op0[2] => LessThan0.IN6
op0[2] => LessThan1.IN6
op0[3] => Mult0.IN4
op0[3] => Mult1.IN4
op0[3] => Add0.IN5
op0[3] => Add1.IN13
op0[3] => res.IN0
op0[3] => res.IN0
op0[3] => res.IN0
op0[3] => res.IN0
op0[3] => ShiftLeft0.IN5
op0[3] => ShiftRight0.IN5
op0[3] => ShiftRight1.IN5
op0[3] => Equal0.IN4
op0[3] => LessThan0.IN5
op0[3] => LessThan1.IN5
op0[4] => Mult0.IN3
op0[4] => Mult1.IN3
op0[4] => Add0.IN4
op0[4] => Add1.IN12
op0[4] => res.IN0
op0[4] => res.IN0
op0[4] => res.IN0
op0[4] => res.IN0
op0[4] => ShiftLeft0.IN4
op0[4] => ShiftRight0.IN4
op0[4] => ShiftRight1.IN4
op0[4] => Equal0.IN3
op0[4] => LessThan0.IN4
op0[4] => LessThan1.IN4
op0[5] => Mult0.IN2
op0[5] => Mult1.IN2
op0[5] => Add0.IN3
op0[5] => Add1.IN11
op0[5] => res.IN0
op0[5] => res.IN0
op0[5] => res.IN0
op0[5] => res.IN0
op0[5] => ShiftLeft0.IN3
op0[5] => ShiftRight0.IN3
op0[5] => ShiftRight1.IN3
op0[5] => Equal0.IN2
op0[5] => LessThan0.IN3
op0[5] => LessThan1.IN3
op0[6] => Mult0.IN1
op0[6] => Mult1.IN1
op0[6] => Add0.IN2
op0[6] => Add1.IN10
op0[6] => res.IN0
op0[6] => res.IN0
op0[6] => res.IN0
op0[6] => res.IN0
op0[6] => ShiftLeft0.IN2
op0[6] => ShiftRight0.IN2
op0[6] => ShiftRight1.IN2
op0[6] => Equal0.IN1
op0[6] => LessThan0.IN2
op0[6] => LessThan1.IN2
op0[7] => Mult0.IN0
op0[7] => Mult1.IN0
op0[7] => Add0.IN1
op0[7] => Add1.IN9
op0[7] => res.IN0
op0[7] => res.IN0
op0[7] => res.IN0
op0[7] => res.IN0
op0[7] => ShiftLeft0.IN1
op0[7] => ShiftRight0.IN1
op0[7] => ShiftRight1.IN0
op0[7] => ShiftRight1.IN1
op0[7] => Equal0.IN0
op0[7] => LessThan0.IN1
op0[7] => LessThan1.IN1
op1[0] => Mult0.IN15
op1[0] => Mult1.IN15
op1[0] => Add0.IN16
op1[0] => res.IN1
op1[0] => res.IN1
op1[0] => res.IN1
op1[0] => res.IN1
op1[0] => Equal0.IN15
op1[0] => LessThan0.IN16
op1[0] => LessThan1.IN16
op1[0] => ShiftLeft0.IN16
op1[0] => ShiftRight0.IN16
op1[0] => ShiftRight1.IN16
op1[0] => Add1.IN8
op1[1] => Mult0.IN14
op1[1] => Mult1.IN14
op1[1] => Add0.IN15
op1[1] => res.IN1
op1[1] => res.IN1
op1[1] => res.IN1
op1[1] => res.IN1
op1[1] => Equal0.IN14
op1[1] => LessThan0.IN15
op1[1] => LessThan1.IN15
op1[1] => ShiftLeft0.IN15
op1[1] => ShiftRight0.IN15
op1[1] => ShiftRight1.IN15
op1[1] => Add1.IN7
op1[2] => Mult0.IN13
op1[2] => Mult1.IN13
op1[2] => Add0.IN14
op1[2] => res.IN1
op1[2] => res.IN1
op1[2] => res.IN1
op1[2] => res.IN1
op1[2] => Equal0.IN13
op1[2] => LessThan0.IN14
op1[2] => LessThan1.IN14
op1[2] => ShiftLeft0.IN14
op1[2] => ShiftRight0.IN14
op1[2] => ShiftRight1.IN14
op1[2] => Add1.IN6
op1[3] => Mult0.IN12
op1[3] => Mult1.IN12
op1[3] => Add0.IN13
op1[3] => res.IN1
op1[3] => res.IN1
op1[3] => res.IN1
op1[3] => res.IN1
op1[3] => Equal0.IN12
op1[3] => LessThan0.IN13
op1[3] => LessThan1.IN13
op1[3] => ShiftLeft0.IN13
op1[3] => ShiftRight0.IN13
op1[3] => ShiftRight1.IN13
op1[3] => Add1.IN5
op1[4] => Mult0.IN11
op1[4] => Mult1.IN11
op1[4] => Add0.IN12
op1[4] => res.IN1
op1[4] => res.IN1
op1[4] => res.IN1
op1[4] => res.IN1
op1[4] => Equal0.IN11
op1[4] => LessThan0.IN12
op1[4] => LessThan1.IN12
op1[4] => ShiftLeft0.IN12
op1[4] => ShiftRight0.IN12
op1[4] => ShiftRight1.IN12
op1[4] => Add1.IN4
op1[5] => Mult0.IN10
op1[5] => Mult1.IN10
op1[5] => Add0.IN11
op1[5] => res.IN1
op1[5] => res.IN1
op1[5] => res.IN1
op1[5] => res.IN1
op1[5] => Equal0.IN10
op1[5] => LessThan0.IN11
op1[5] => LessThan1.IN11
op1[5] => ShiftLeft0.IN11
op1[5] => ShiftRight0.IN11
op1[5] => ShiftRight1.IN11
op1[5] => Add1.IN3
op1[6] => Mult0.IN9
op1[6] => Mult1.IN9
op1[6] => Add0.IN10
op1[6] => res.IN1
op1[6] => res.IN1
op1[6] => res.IN1
op1[6] => res.IN1
op1[6] => Equal0.IN9
op1[6] => LessThan0.IN10
op1[6] => LessThan1.IN10
op1[6] => ShiftLeft0.IN10
op1[6] => ShiftRight0.IN10
op1[6] => ShiftRight1.IN10
op1[6] => Add1.IN2
op1[7] => Mult0.IN8
op1[7] => Mult1.IN8
op1[7] => Add0.IN9
op1[7] => res.IN1
op1[7] => res.IN1
op1[7] => res.IN1
op1[7] => res.IN1
op1[7] => Equal0.IN8
op1[7] => LessThan0.IN9
op1[7] => LessThan1.IN9
op1[7] => ShiftLeft0.IN9
op1[7] => ShiftRight0.IN9
op1[7] => ShiftRight1.IN9
op1[7] => Add1.IN1
ALUOp[0] => Mux0.IN17
ALUOp[0] => Mux1.IN17
ALUOp[0] => Mux2.IN17
ALUOp[0] => Mux3.IN17
ALUOp[0] => Mux4.IN17
ALUOp[0] => Mux5.IN17
ALUOp[0] => Mux6.IN17
ALUOp[0] => Mux7.IN17
ALUOp[1] => Mux0.IN16
ALUOp[1] => Mux1.IN16
ALUOp[1] => Mux2.IN16
ALUOp[1] => Mux3.IN16
ALUOp[1] => Mux4.IN16
ALUOp[1] => Mux5.IN16
ALUOp[1] => Mux6.IN16
ALUOp[1] => Mux7.IN16
ALUOp[2] => Mux0.IN15
ALUOp[2] => Mux1.IN15
ALUOp[2] => Mux2.IN15
ALUOp[2] => Mux3.IN15
ALUOp[2] => Mux4.IN15
ALUOp[2] => Mux5.IN15
ALUOp[2] => Mux6.IN15
ALUOp[2] => Mux7.IN15
ALUOp[3] => Mux0.IN14
ALUOp[3] => Mux1.IN14
ALUOp[3] => Mux2.IN14
ALUOp[3] => Mux3.IN14
ALUOp[3] => Mux4.IN14
ALUOp[3] => Mux5.IN14
ALUOp[3] => Mux6.IN14
ALUOp[3] => Mux7.IN14
res[0] << Mux7.DB_MAX_OUTPUT_PORT_TYPE
res[1] << Mux6.DB_MAX_OUTPUT_PORT_TYPE
res[2] << Mux5.DB_MAX_OUTPUT_PORT_TYPE
res[3] << Mux4.DB_MAX_OUTPUT_PORT_TYPE
res[4] << Mux3.DB_MAX_OUTPUT_PORT_TYPE
res[5] << Mux2.DB_MAX_OUTPUT_PORT_TYPE
res[6] << Mux1.DB_MAX_OUTPUT_PORT_TYPE
res[7] << Mux0.DB_MAX_OUTPUT_PORT_TYPE


