#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 18 13:04:35 2025
# Process ID: 3660
# Current directory: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14928 E:\sem 2\Computer organization\Nano_processor_improved\Nano_processor_improved\Nano_processor_improved.xpr
# Log file: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/vivado.log
# Journal file: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 835.121 ; gain = 110.488
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nano_processor_improved/Signed_Multiplier_4.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nano_processor_improved/Signed_Multiplier_4.vhd}}
file delete -force {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nano_processor_improved/Signed_Multiplier_4.vhd}
close [ open {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Multiplier_4.vhd} w ]
add_files {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Multiplier_4.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/imports/Nano_processor_improved/Signed_Multiplier_4_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/imports/Nano_processor_improved/Signed_Multiplier_4_TB.vhd}}
file delete -force {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/imports/Nano_processor_improved/Signed_Multiplier_4_TB.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/Multiplier_4_TB.vhd} w ]
add_files -fileset sim_1 {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/Multiplier_4_TB.vhd}}
update_compile_order -fileset sim_1
set_property top TB_Multiplier_4 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Multiplier_4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Multiplier_4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Multiplier_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/Multiplier_4_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Multiplier_4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Multiplier_4_behav xil_defaultlib.TB_Multiplier_4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_multiplier_4
Built simulation snapshot TB_Multiplier_4_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sem -notrace
couldn't read file "E:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 13:56:23 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Multiplier_4_behav -key {Behavioral:sim_1:Functional:TB_Multiplier_4} -tclbatch {TB_Multiplier_4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Multiplier_4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Multiplier_4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1028.398 ; gain = 19.117
close [ open {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Logical_Unit_4B.vhd} w ]
add_files {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Logical_Unit_4B.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Logical_Unit.vhd} w ]
add_files -fileset sim_1 {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Logical_Unit.vhd}}
update_compile_order -fileset sim_1
set_property top TB_Logical_Unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Logical_Unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Logical_Unit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Logical_Unit_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logical_Unit_4B
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Logical_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Logical_Unit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Logical_Unit_behav xil_defaultlib.TB_Logical_Unit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Logical_Unit_4B [logical_unit_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_logical_unit
Built simulation snapshot TB_Logical_Unit_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sem -notrace
couldn't read file "E:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 17:20:28 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Logical_Unit_behav -key {Behavioral:sim_1:Functional:TB_Logical_Unit} -tclbatch {TB_Logical_Unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Logical_Unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Logical_Unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.695 ; gain = 10.652
add_files -norecurse -scan_for_includes {{E:/sem 2/Computer organization/Nano_processor_improved/5-Way 4-Bit MUX/Mux_5W_4B.vhd}}
import_files -norecurse {{E:/sem 2/Computer organization/Nano_processor_improved/5-Way 4-Bit MUX/Mux_5W_4B.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{E:/sem 2/Computer organization/Nano_processor_improved/5-Way 4-Bit MUX/TB_Mux_5W_4B.vhd}}
import_files -fileset sim_1 -norecurse {{E:/sem 2/Computer organization/Nano_processor_improved/5-Way 4-Bit MUX/TB_Mux_5W_4B.vhd}}
update_compile_order -fileset sim_1
set_property top TB_Mux_5W_4B [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_5W_4B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_Mux_5W_4B_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/5-Way 4-Bit MUX/Mux_5W_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_5W_4B
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/imports/5-Way 4-Bit MUX/TB_Mux_5W_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_5W_4B
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Mux_5W_4B_behav xil_defaultlib.TB_Mux_5W_4B -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Mux_5W_4B [mux_5w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_5w_4b
Built simulation snapshot TB_Mux_5W_4B_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sem -notrace
couldn't read file "E:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 17:57:11 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_5W_4B_behav -key {Behavioral:sim_1:Functional:TB_Mux_5W_4B} -tclbatch {TB_Mux_5W_4B.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_Mux_5W_4B.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_5W_4B_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.355 ; gain = 6.465
export_ip_user_files -of_objects  [get_files {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/MUX_2_way_4_bits.vhd}}] -no_script -reset -force -quiet
remove_files  {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/MUX_2_way_4_bits.vhd}}
file delete -force {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/MUX_2_way_4_bits.vhd}
export_ip_user_files -of_objects  [get_files {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_MUX_2_way_4_bits.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_MUX_2_way_4_bits.vhd}}
file delete -force {E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_MUX_2_way_4_bits.vhd}
set_property top Ins_Decoder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ins_Decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Ins_Decoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Ins_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ins_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Ins_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ins_Decoder_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Ins_Decoder_tb_behav xil_defaultlib.Ins_Decoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ins_decoder_tb
Built simulation snapshot Ins_Decoder_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sem -notrace
couldn't read file "E:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 19:37:49 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ins_Decoder_tb_behav -key {Behavioral:sim_1:Functional:Ins_Decoder_tb} -tclbatch {Ins_Decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Ins_Decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ins_Decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1083.277 ; gain = 8.367
set_property top Program_ROM_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_ROM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_ROM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_ROM_tb_behav xil_defaultlib.Program_ROM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 13 [E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Program_ROM.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit program_rom_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_ROM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_ROM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_ROM_tb_behav xil_defaultlib.Program_ROM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.program_rom_tb
Built simulation snapshot Program_ROM_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sem -notrace
couldn't read file "E:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 19:44:18 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_ROM_tb_behav -key {Behavioral:sim_1:Functional:Program_ROM_tb} -tclbatch {Program_ROM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Program_ROM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_ROM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.336 ; gain = 14.789
set_property top Nano_Processor_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Adder_Substractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_Substractor
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/5-Way 4-Bit MUX/Mux_5W_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_5W_4B
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Mux_8way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8way_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Reg_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Seven_Segment.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seven_Segment
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/T_bit_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity T_bit_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/imports/Nanoprocessor-Design/p_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p_counter
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_tb_behav xil_defaultlib.Nano_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 13 [E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nano_processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sim_1/new/TB_Nanoprocessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_tb_behav xil_defaultlib.Nano_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 13 [E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nano_processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_tb_behav xil_defaultlib.Nano_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 12 elements ; formal rom_out expects 13 [E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd:302]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nano_processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_tb_behav xil_defaultlib.Nano_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 13 elements ; formal ins expects 12 [E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd:310]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nano_processor_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Nano_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Nano_Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0a1c103d524a47419dd2df4b53b38775 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Nano_Processor_tb_behav xil_defaultlib.Nano_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.p_counter [p_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Substractor [adder_substractor_default]
Compiling architecture behavioral of entity xil_defaultlib.T_bit_Adder [t_bit_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank [reg_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_5W_4B [mux_5w_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [multiplexer_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture structural of entity xil_defaultlib.Mux_8way_4bit [mux_8way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Segment [seven_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_4 [multiplier_4_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_4B [shifter_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.Logical_Unit_4B [logical_unit_4b_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavior of entity xil_defaultlib.nano_processor_tb
Built simulation snapshot Nano_Processor_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/sem -notrace
couldn't read file "E:/sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun May 18 19:57:18 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Nano_Processor_tb_behav -key {Behavioral:sim_1:Functional:Nano_Processor_tb} -tclbatch {Nano_Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Nano_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Nano_Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.449 ; gain = 6.055
add_files -fileset constrs_1 -norecurse {{E:/sem 2/Computer organization/Nano_processor_improved/Basys3Labs.xdc}}
import_files -fileset constrs_1 {{E:/sem 2/Computer organization/Nano_processor_improved/Basys3Labs.xdc}}
launch_runs impl_1 -jobs 4
[Sun May 18 20:17:24 2025] Launched synth_1...
Run output will be captured here: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.runs/synth_1/runme.log
[Sun May 18 20:17:24 2025] Launched impl_1...
Run output will be captured here: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1944.293 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1944.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2024.828 ; gain = 893.773
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top Nano_Processor [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun May 18 20:20:44 2025] Launched synth_1...
Run output will be captured here: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.runs/synth_1/runme.log
[Sun May 18 20:20:44 2025] Launched impl_1...
Run output will be captured here: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2058.562 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2058.562 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2058.562 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 18 20:23:00 2025] Launched impl_1...
Run output will be captured here: E:/sem 2/Computer organization/Nano_processor_improved/Nano_processor_improved/Nano_processor_improved.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2058.562 ; gain = 0.000
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 18 20:24:47 2025...
