strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fca765919d0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca74dfded0>",
		fillcolor=turquoise,
		label="24:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca74dfd0d0>]",
		style=filled,
		typ=Block];
	"23:IF" -> "24:BL"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=23];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca76591b10>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:IF" -> "28:BL"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=23];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca76598090>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca76591fd0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fca76598050>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca76591d90>",
		fillcolor=turquoise,
		label="31:BL
q <= q + 4'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca76591dd0>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"31:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"35:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca76591b90>",
		fillcolor=turquoise,
		label="35:BL
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca76591bd0>]",
		style=filled,
		typ=Block];
	"35:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"24:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"15:IF" -> "21:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fca76598110>",
		fillcolor=turquoise,
		label="16:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fca76598150>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fca76598390>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fca76591b50>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "31:BL"	[cond="['slowena']",
		label=slowena,
		lineno=30];
	"30:IF" -> "35:BL"	[cond="['slowena']",
		label="!(slowena)",
		lineno=30];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "30:IF"	[cond="[]",
		lineno=None];
}
