Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 02:46:39 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 417         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (417)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1093)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (417)
--------------------------
 There are 417 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1093)
---------------------------------------------------
 There are 1093 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.682        0.000                      0                    5        0.187        0.000                      0                    5        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.682        0.000                      0                    5        0.187        0.000                      0                    5        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.715ns (54.504%)  route 0.597ns (45.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.148    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.597     6.164    slowclk_edge/Q[0]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.296     6.460 r  slowclk_edge/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     6.460    slowclk_edge_n_0
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.849    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
                         clock pessimism              0.299    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    15.142    D_slowclk_dff_q_reg
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.704ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.741ns (55.471%)  route 0.595ns (44.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.148    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.595     6.162    slowclk_counter/Q[0]
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.322     6.484 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.484    slowclk_counter/D_ctr_d[2]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.849    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
                         clock pessimism              0.299    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.075    15.188    slowclk_counter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  8.704    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.580ns (45.366%)  route 0.698ns (54.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.148    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.698     6.303    slowclk_counter/D_ctr_q[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.427 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.427    slowclk_counter/D_ctr_d[1]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.849    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
                         clock pessimism              0.299    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    15.144    slowclk_counter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.512%)  route 0.667ns (53.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.148    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.667     6.271    slowclk_counter/D_ctr_q[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.395 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.395    slowclk_counter/D_ctr_d[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.849    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
                         clock pessimism              0.299    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.031    15.144    slowclk_counter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.216%)  route 0.354ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.564     5.148    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.354     5.921    slowclk_edge/Q[0]
    SLICE_X34Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444    14.849    slowclk_edge/CLK
    SLICE_X34Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
                         clock pessimism              0.277    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.203    14.888    slowclk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  8.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 slowclk_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.506    slowclk_edge/CLK
    SLICE_X34Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  slowclk_edge/D_last_q_reg/Q
                         net (fo=1, routed)           0.082     1.752    slowclk_edge/D_last_q
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.797 r  slowclk_edge/D_slowclk_dff_q_i_1/O
                         net (fo=1, routed)           0.000     1.797    slowclk_edge_n_0
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/C
                         clock pessimism             -0.502     1.519    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.610    D_slowclk_dff_q_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.886%)  route 0.134ns (51.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.506    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  slowclk_counter/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.134     1.768    slowclk_edge/Q[0]
    SLICE_X34Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_edge/CLK
    SLICE_X34Y46         FDRE                                         r  slowclk_edge/D_last_q_reg/C
                         clock pessimism             -0.502     1.519    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.006     1.525    slowclk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.506    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.219     1.866    slowclk_counter/D_ctr_q[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.043     1.909 r  slowclk_counter/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    slowclk_counter/D_ctr_d[2]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107     1.613    slowclk_counter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.506    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  slowclk_counter/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.219     1.866    slowclk_counter/D_ctr_q[1]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  slowclk_counter/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    slowclk_counter/D_ctr_d[1]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.598    slowclk_counter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 slowclk_counter/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclk_counter/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.562     1.506    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  slowclk_counter/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.231     1.878    slowclk_counter/D_ctr_q[0]
    SLICE_X35Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.923 r  slowclk_counter/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.923    slowclk_counter/D_ctr_d[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.598    slowclk_counter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   D_slowclk_dff_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   slowclk_edge/D_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   D_slowclk_dff_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   D_slowclk_dff_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   slowclk_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   slowclk_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   D_slowclk_dff_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   D_slowclk_dff_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   slowclk_counter/D_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   slowclk_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   slowclk_edge/D_last_q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1157 Endpoints
Min Delay          1157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.072ns  (logic 10.272ns (30.149%)  route 23.800ns (69.851%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=5 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.959    24.633    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.124    24.757 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.784    25.541    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    25.665 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.303    26.968    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    27.092 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.442    30.534    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    34.072 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.072    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.042ns  (logic 10.266ns (30.157%)  route 23.776ns (69.843%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=4 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.458    24.132    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124    24.256 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.245    25.502    bseg_driver/decimal_renderer/D_registers_q_reg[1][3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.124    25.626 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=6, routed)           1.339    26.964    L_reg/bseg[1]
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    27.088 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.422    30.510    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    34.042 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    34.042    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.892ns  (logic 10.270ns (30.303%)  route 23.622ns (69.697%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=5 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.959    24.633    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.124    24.757 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.784    25.541    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    25.665 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.298    26.963    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    27.087 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.268    30.356    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.536    33.892 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.892    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.531ns  (logic 10.279ns (30.656%)  route 23.252ns (69.344%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=4 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.458    24.132    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124    24.256 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.245    25.502    bseg_driver/decimal_renderer/D_registers_q_reg[1][3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.124    25.626 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=6, routed)           1.341    26.966    L_reg/bseg[1]
    SLICE_X47Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.090 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.895    29.986    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    33.531 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.531    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.501ns  (logic 10.278ns (30.680%)  route 23.223ns (69.320%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=5 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.959    24.633    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.124    24.757 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.784    25.541    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    25.665 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.153    26.818    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.942 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.015    29.957    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    33.501 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.501    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.424ns  (logic 10.268ns (30.721%)  route 23.156ns (69.279%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=4 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.458    24.132    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124    24.256 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.245    25.502    bseg_driver/decimal_renderer/D_registers_q_reg[1][3]
    SLICE_X40Y11         LUT6 (Prop_lut6_I5_O)        0.124    25.626 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=6, routed)           1.026    26.651    L_reg/bseg[1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I3_O)        0.124    26.775 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.115    29.890    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.534    33.424 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.424    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.310ns  (logic 10.278ns (30.854%)  route 23.032ns (69.146%))
  Logic Levels:           32  (CARRY4=9 FDRE=1 LUT2=4 LUT4=5 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[1][4]/C
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[1][4]/Q
                         net (fo=18, routed)          1.798     2.316    L_reg/D_registers_q_reg[1][12]_0[4]
    SLICE_X38Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.440 f  L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0/O
                         net (fo=1, routed)           0.940     3.380    L_reg/L_79dfa5d5_remainder0__0_carry_i_19__0_n_0
    SLICE_X38Y13         LUT6 (Prop_lut6_I4_O)        0.124     3.504 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.828     4.332    L_reg/L_79dfa5d5_remainder0__0_carry_i_12__0_n_0
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     4.456 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.680     5.136    L_reg/L_79dfa5d5_remainder0__0_carry_i_13__0_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.260 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_10/O
                         net (fo=8, routed)           1.183     6.443    L_reg/D_registers_q_reg[1][9]_0
    SLICE_X39Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.567    bseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X39Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.117 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 f  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.864     8.334    L_reg/L_79dfa5d5_remainder0_1[10]
    SLICE_X38Y13         LUT5 (Prop_lut5_I1_O)        0.302     8.636 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=8, routed)           1.050     9.686    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X36Y14         LUT4 (Prop_lut4_I0_O)        0.152     9.838 r  L_reg/i__carry__0_i_21__1/O
                         net (fo=7, routed)           1.449    11.287    L_reg/i__carry__0_i_21__1_n_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I0_O)        0.326    11.613 r  L_reg/i__carry__0_i_16__1/O
                         net (fo=3, routed)           0.583    12.196    L_reg/i__carry__0_i_16__1_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.320 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=3, routed)           0.958    13.279    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.157    13.436 f  L_reg/i__carry_i_12__1/O
                         net (fo=2, routed)           0.180    13.616    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.355    13.971 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.816    14.787    L_reg/D_registers_q_reg[1][8]_0[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I0_O)        0.124    14.911 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    14.911    bseg_driver/decimal_renderer/i__carry__0_i_10__1_1[0]
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.443 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.443    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.756 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    16.712    L_reg/L_79dfa5d5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.306    17.018 r  L_reg/i__carry__0_i_23__0/O
                         net (fo=5, routed)           0.967    17.985    bseg_driver/decimal_renderer/i__carry_i_14__1
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.124    18.109 r  bseg_driver/decimal_renderer/i__carry__0_i_15__2/O
                         net (fo=8, routed)           0.980    19.090    L_reg/i__carry_i_4__1_0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    19.214 r  L_reg/i__carry__0_i_11__0/O
                         net (fo=4, routed)           0.742    19.955    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X38Y8          LUT2 (Prop_lut2_I1_O)        0.124    20.079 f  L_reg/i__carry_i_10__1/O
                         net (fo=3, routed)           0.793    20.873    L_reg/i__carry_i_10__1_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.124    20.997 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.542    21.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X36Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.924 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.924    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.038    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.152 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.152    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.374 r  bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.001    23.375    bseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X37Y8          LUT5 (Prop_lut5_I1_O)        0.299    23.674 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31/O
                         net (fo=3, routed)           0.959    24.633    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X37Y7          LUT4 (Prop_lut4_I3_O)        0.124    24.757 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=1, routed)           0.784    25.541    L_reg/bseg_OBUF[1]_inst_i_1_4
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.124    25.665 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.786    26.452    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y11         LUT6 (Prop_lut6_I5_O)        0.124    26.576 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.191    29.766    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    33.310 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.310    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.963ns  (logic 9.579ns (29.968%)  route 22.384ns (70.032%))
  Logic Levels:           27  (CARRY4=6 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][6]/C
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          1.616     2.072    L_reg/Q[6]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.196 f  L_reg/L_79dfa5d5_remainder0__0_carry__1_i_8__0/O
                         net (fo=2, routed)           0.679     2.876    L_reg/L_79dfa5d5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.000 f  L_reg/L_79dfa5d5_remainder0__0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.629     3.629    L_reg/L_79dfa5d5_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.753 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.545     4.298    L_reg/L_79dfa5d5_remainder0__0_carry_i_8__1_n_0
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.422 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_1__1/O
                         net (fo=1, routed)           0.516     4.938    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.323 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.323    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.562 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.323     6.886    L_reg/L_79dfa5d5_remainder0_3[6]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.302     7.188 r  L_reg/i__carry__0_i_18__3/O
                         net (fo=8, routed)           0.923     8.111    L_reg/i__carry__0_i_18__3_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.235 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=6, routed)           1.433     9.668    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.792 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.889    10.681    L_reg/i__carry_i_18__4_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.805 r  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.976    11.780    L_reg/i__carry_i_11__5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.904 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    11.904    timerseg_driver/decimal_renderer/i__carry_i_10__2_0[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.484 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.736    13.221    L_reg/i__carry__0_i_8__2_0[2]
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.328    13.549 r  L_reg/i__carry_i_14__3/O
                         net (fo=20, routed)          1.167    14.716    L_reg/i__carry_i_14__3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.348    15.064 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=4, routed)           0.959    16.023    L_reg/D_registers_q_reg[6][4]_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.124    16.147 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.827    16.974    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.098 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.823    17.921    L_reg/i__carry_i_12__3_n_0
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.045 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    18.045    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.595 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.043 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.815    19.858    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.303    20.161 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.452    20.613    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124    20.737 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.796    21.533    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I5_O)        0.124    21.657 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.814    22.470    timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1
    SLICE_X44Y26         LUT6 (Prop_lut6_I0_O)        0.124    22.594 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.277    23.871    timerseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X51Y27         LUT4 (Prop_lut4_I0_O)        0.152    24.023 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.188    28.211    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.752    31.963 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.963    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.651ns  (logic 9.346ns (29.529%)  route 22.305ns (70.471%))
  Logic Levels:           27  (CARRY4=6 FDRE=1 LUT2=3 LUT3=2 LUT4=4 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][6]/C
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          1.616     2.072    L_reg/Q[6]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.196 f  L_reg/L_79dfa5d5_remainder0__0_carry__1_i_8__0/O
                         net (fo=2, routed)           0.679     2.876    L_reg/L_79dfa5d5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.000 f  L_reg/L_79dfa5d5_remainder0__0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.629     3.629    L_reg/L_79dfa5d5_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.753 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.545     4.298    L_reg/L_79dfa5d5_remainder0__0_carry_i_8__1_n_0
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.422 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_1__1/O
                         net (fo=1, routed)           0.516     4.938    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.323 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.323    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.562 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.323     6.886    L_reg/L_79dfa5d5_remainder0_3[6]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.302     7.188 r  L_reg/i__carry__0_i_18__3/O
                         net (fo=8, routed)           0.923     8.111    L_reg/i__carry__0_i_18__3_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.235 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=6, routed)           1.433     9.668    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.792 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.889    10.681    L_reg/i__carry_i_18__4_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.805 r  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.976    11.780    L_reg/i__carry_i_11__5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.904 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    11.904    timerseg_driver/decimal_renderer/i__carry_i_10__2_0[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.484 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.736    13.221    L_reg/i__carry__0_i_8__2_0[2]
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.328    13.549 r  L_reg/i__carry_i_14__3/O
                         net (fo=20, routed)          1.167    14.716    L_reg/i__carry_i_14__3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.348    15.064 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=4, routed)           0.959    16.023    L_reg/D_registers_q_reg[6][4]_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.124    16.147 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.827    16.974    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.098 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.823    17.921    L_reg/i__carry_i_12__3_n_0
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.045 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    18.045    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.595 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.043 f  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.815    19.858    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.303    20.161 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.452    20.613    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124    20.737 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           1.153    21.889    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.013 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.582    22.596    L_reg/timerseg_OBUF[1]_inst_i_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.720 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.076    23.796    L_reg/D_ctr_q_reg[16]
    SLICE_X51Y27         LUT3 (Prop_lut3_I2_O)        0.124    23.920 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.183    28.104    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    31.651 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.651    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.616ns  (logic 9.325ns (29.494%)  route 22.291ns (70.506%))
  Logic Levels:           27  (CARRY4=6 FDRE=1 LUT2=3 LUT3=1 LUT4=5 LUT5=3 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[6][6]/C
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=19, routed)          1.616     2.072    L_reg/Q[6]
    SLICE_X40Y24         LUT2 (Prop_lut2_I1_O)        0.124     2.196 f  L_reg/L_79dfa5d5_remainder0__0_carry__1_i_8__0/O
                         net (fo=2, routed)           0.679     2.876    L_reg/L_79dfa5d5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.000 f  L_reg/L_79dfa5d5_remainder0__0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.629     3.629    L_reg/L_79dfa5d5_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.753 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_8__1/O
                         net (fo=3, routed)           0.545     4.298    L_reg/L_79dfa5d5_remainder0__0_carry_i_8__1_n_0
    SLICE_X42Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.422 r  L_reg/L_79dfa5d5_remainder0__0_carry_i_1__1/O
                         net (fo=1, routed)           0.516     4.938    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X40Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.323 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.323    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.562 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0__0_carry__0/O[2]
                         net (fo=6, routed)           1.323     6.886    L_reg/L_79dfa5d5_remainder0_3[6]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.302     7.188 r  L_reg/i__carry__0_i_18__3/O
                         net (fo=8, routed)           0.923     8.111    L_reg/i__carry__0_i_18__3_n_0
    SLICE_X39Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.235 r  L_reg/i__carry__0_i_14__3/O
                         net (fo=6, routed)           1.433     9.668    L_reg/i__carry__0_i_14__3_n_0
    SLICE_X38Y27         LUT2 (Prop_lut2_I0_O)        0.124     9.792 r  L_reg/i__carry_i_18__4/O
                         net (fo=4, routed)           0.889    10.681    L_reg/i__carry_i_18__4_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.124    10.805 r  L_reg/i__carry_i_11__5/O
                         net (fo=3, routed)           0.976    11.780    L_reg/i__carry_i_11__5_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I1_O)        0.124    11.904 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    11.904    timerseg_driver/decimal_renderer/i__carry_i_10__2_0[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.484 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__0/i__carry/O[2]
                         net (fo=3, routed)           0.736    13.221    L_reg/i__carry__0_i_8__2_0[2]
    SLICE_X42Y26         LUT5 (Prop_lut5_I0_O)        0.328    13.549 r  L_reg/i__carry_i_14__3/O
                         net (fo=20, routed)          1.167    14.716    L_reg/i__carry_i_14__3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I4_O)        0.348    15.064 f  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=4, routed)           0.959    16.023    L_reg/D_registers_q_reg[6][4]_0
    SLICE_X45Y29         LUT4 (Prop_lut4_I1_O)        0.124    16.147 f  L_reg/timerseg_OBUF[10]_inst_i_16/O
                         net (fo=2, routed)           0.827    16.974    L_reg/timerseg_OBUF[10]_inst_i_16_n_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I3_O)        0.124    17.098 r  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.823    17.921    L_reg/i__carry_i_12__3_n_0
    SLICE_X43Y27         LUT4 (Prop_lut4_I0_O)        0.124    18.045 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    18.045    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_17_0[1]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.595 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.595    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.709 r  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.709    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.043 f  timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.815    19.858    timerseg_driver/decimal_renderer/L_79dfa5d5_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.303    20.161 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.452    20.613    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124    20.737 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           1.153    21.889    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_25_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I5_O)        0.124    22.013 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.582    22.596    L_reg/timerseg_OBUF[1]_inst_i_1
    SLICE_X46Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.720 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.071    23.791    timerseg_driver/ctr/timerseg[10]
    SLICE_X51Y27         LUT4 (Prop_lut4_I1_O)        0.124    23.915 r  timerseg_driver/ctr/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.175    28.090    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    31.616 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.616    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1256337496[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1256337496[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  forLoop_idx_0_1256337496[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1256337496[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_1256337496[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X40Y40         FDRE                                         r  forLoop_idx_0_1256337496[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1256337496[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1256337496[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  forLoop_idx_0_1256337496[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1256337496[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_1256337496[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X40Y40         FDRE                                         r  forLoop_idx_0_1256337496[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE                         0.000     0.000 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y60         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1256337496[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1256337496[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  forLoop_idx_0_1256337496[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_1256337496[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_1256337496[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X42Y34         FDRE                                         r  forLoop_idx_0_1256337496[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1256337496[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1256337496[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  forLoop_idx_0_1256337496[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_1256337496[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_1256337496[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X42Y34         FDRE                                         r  forLoop_idx_0_1256337496[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_513643909[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_513643909[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  forLoop_idx_0_513643909[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_513643909[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_513643909[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_513643909[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_513643909[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_513643909[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE                         0.000     0.000 r  forLoop_idx_0_513643909[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_513643909[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_513643909[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_513643909[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr2/D_waddr_delay_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE                         0.000     0.000 r  sr2/D_waddr_q_reg[1]/C
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.121     0.262    sr2/D_waddr_q_reg_n_0_[1]
    SLICE_X31Y13         FDRE                                         r  sr2/D_waddr_delay_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.128ns (44.979%)  route 0.157ns (55.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[1]/C
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/D_pixel_idx_q_reg[1]/Q
                         net (fo=7, routed)           0.157     0.285    display/p_0_in__0[1]
    SLICE_X42Y12         FDRE                                         r  display/D_bram_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.062     0.190    sm/D_last_q_1
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.099     0.289 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.289    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X32Y23         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.462ns  (logic 0.518ns (6.121%)  route 7.944ns (93.879%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         7.944     8.462    io_led_OBUF[7]
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444     4.849    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.462ns  (logic 0.518ns (6.121%)  route 7.944ns (93.879%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         7.944     8.462    slowclk_counter/D_ctr_q_reg[2]_0[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444     4.849    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.462ns  (logic 0.518ns (6.121%)  route 7.944ns (93.879%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         7.944     8.462    slowclk_counter/D_ctr_q_reg[2]_0[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444     4.849    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.462ns  (logic 0.518ns (6.121%)  route 7.944ns (93.879%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         7.944     8.462    slowclk_counter/D_ctr_q_reg[2]_0[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.444     4.849    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.713ns  (logic 0.164ns (4.417%)  route 3.549ns (95.583%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         3.549     3.713    io_led_OBUF[7]
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  D_slowclk_dff_q_reg/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.713ns  (logic 0.164ns (4.417%)  route 3.549ns (95.583%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         3.549     3.713    slowclk_counter/D_ctr_q_reg[2]_0[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.713ns  (logic 0.164ns (4.417%)  route 3.549ns (95.583%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         3.549     3.713    slowclk_counter/D_ctr_q_reg[2]_0[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            slowclk_counter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.713ns  (logic 0.164ns (4.417%)  route 3.549ns (95.583%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y81         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=185, routed)         3.549     3.713    slowclk_counter/D_ctr_q_reg[2]_0[0]
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.831     2.021    slowclk_counter/CLK
    SLICE_X35Y46         FDRE                                         r  slowclk_counter/D_ctr_q_reg[2]/C





