
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \decoder_proj_formal
Used module:     $paramod\bin2onehot\k=s32'00000000000000000000000000000110

2.2. Analyzing design hierarchy..
Top module:  \decoder_proj_formal
Used module:     $paramod\bin2onehot\k=s32'00000000000000000000000000000110
Removed 0 unused modules.
Module decoder_proj_formal directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== decoder_proj_formal ===

   Number of wires:                 75
   Number of wire bits:           4118
   Number of public wires:           8
   Number of public wire bits:     208
   Number of ports:                  2
   Number of port bits:             71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $assert                         2
     $eq                             1
     $logic_not                      1
     $logic_or                       2
     $mux                           63
     $not                            1
     $paramod\bin2onehot\k=s32'00000000000000000000000000000110      1
     $sub                            1

=== $paramod\bin2onehot\k=s32'00000000000000000000000000000110 ===

   Number of wires:                 67
   Number of wire bits:            135
   Number of public wires:           3
   Number of public wire bits:      71
   Number of ports:                  3
   Number of port bits:             71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $and                           64
     $eq                            63
     $logic_not                      1

=== design hierarchy ===

   decoder_proj_formal               1
     $paramod\bin2onehot\k=s32'00000000000000000000000000000110      1

   Number of wires:                142
   Number of wire bits:           4253
   Number of public wires:          11
   Number of public wire bits:     279
   Number of ports:                  5
   Number of port bits:            142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                199
     $and                           64
     $assert                         2
     $eq                            64
     $logic_not                      2
     $logic_or                       2
     $mux                           63
     $not                            1
     $sub                            1

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod\bin2onehot\k=s32'00000000000000000000000000000110.
Creating SMT-LIBv2 representation of module decoder_proj_formal.

End of script. Logfile hash: 0c774d26b1, CPU: user 0.02s system 0.00s, MEM: 16.50 MB peak
Yosys 0.45+112 (git sha1 c8b42b7d4, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 55% 2x write_smt2 (0 sec), 39% 2x read_ilang (0 sec), ...
