//LOGIC GATE
../00_src/gate/not_gate.v
../00_src/gate/and_gate.v
../00_src/gate/nand_gate.v
../00_src/gate/or_gate.v
../00_src/gate/nor_gate.v
../00_src/gate/xor_gate.v
../00_src/gate/xnor_gate.v

//COMBINATIONAL LOGIC 
../00_src/mux_2to1.v
../00_src/mux_32to1.v
../00_src/full_adder.v
../00_src/full_adder_32bit.v
../00_src/add_subtract.v
../00_src/add_subtract2bit.v
../00_src/demux_1to4.v
../00_src/demux_1to32.v
../00_src/decoder_5to32.v
//SEQUENTIAL LOGIC 
../00_src/register.v
../00_src/register_32bit.v
../00_src/d_latch/d_latch_en.v
../00_src/d_latch/d_latch_en_rst.v
../00_src/rising_edge_ff.v
../00_src/ff_rst_en.v
../00_src/ff_prst_en.v
../00_src/ff_rst_prst.v
../00_src/falling_edge_ff.v
../00_src/ripple_adder.v
../00_src/synth_wrapper.v
