Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_matmul_behav xil_defaultlib.testbench_matmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 28 for port 'ms' [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/Suma16Bits.v:180]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'AddExp' [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/ProductHP.v:124]
WARNING: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'vrf' [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sim_1/imports/pipeline/testbench_matmul.v:56]
WARNING: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'vrf' [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sim_1/imports/pipeline/testbench_matmul.v:58]
WARNING: [VRFC 10-3149] bit-select or part-select is not allowed in a force statement for non-net 'vrf' [C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sim_1/imports/pipeline/testbench_matmul.v:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 7. Module is_overflow(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 58. Module is_invalid_op(MBS=22,EBS=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 80. Module is_invalid_val(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 126. Module both_are_inf(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/anyel/trabajo_corregido/floating_point_archivos.srcs/sources_1/imports/pipeline/fp_flags_detectors.v" Line 102. Module is_inf_detector(MBS=22,EBS=7,BS=31) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.fpdec
Compiling module xil_defaultlib.controller_fp
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.fregfile
Compiling module xil_defaultlib.vregfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fp16_classifier(MBS=22,EBS=7,BS=...
Compiling module xil_defaultlib.fp16_special_values(MBS=22,EBS=7...
Compiling module xil_defaultlib.fp16_special_case_handler(MBS=22...
Compiling module xil_defaultlib.FullSub_add
Compiling module xil_defaultlib.RestaExp_sum(EBS=7)
Compiling module xil_defaultlib.right_shift_pf_sum(MBS=22,EBS=7,...
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RoundNearestEven(MBS=22,EBS=7,FS...
Compiling module xil_defaultlib.SumMantisa(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.RestaMantisa(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.Suma16Bits(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.is_overflow(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.Prod(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.is_invalid_op(MBS=22,EBS=7)
Compiling module xil_defaultlib.ProductHP(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.Division(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.DivHP(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.is_inf_detector(MBS=22,EBS=7,BS=...
Compiling module xil_defaultlib.is_invalid_val(MBS=22,EBS=7,BS=3...
Compiling module xil_defaultlib.both_are_inf(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.alu_fp_default
Compiling module xil_defaultlib.vmem
Compiling module xil_defaultlib.vmux2
Compiling module xil_defaultlib.vmux3
Compiling module xil_defaultlib.vmux4
Compiling module xil_defaultlib.nextaddr
Compiling module xil_defaultlib.vdatapath
Compiling module xil_defaultlib.matmul
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscvpipeline
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench_matmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_matmul_behav
