


-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
-----------------------------------------------------------------
- [0-23]: 352
- [0-4095]: 70
- [120-143]: 647
- [12288-16383]: 60
- [144-167]: 0
- [16384-20479]: 64
- [168-191]: 0
- [192-215]: 0
- [20480-24575]: 60
- [216-239]: 1
- [24-47]: 0
- [24576-28671]: 58
- [28672-32767]: 73
- [32768-36863]: 66
- [36864-40959]: 57
- [40960-45055]: 74
- [4096-8191]: 62
- [45056-49151]: 60
- [48-71]: 0
- [49152-53247]: 59
- [53248-57343]: 59
- [57344-61439]: 55
- [61440-65535]: 57
- [72-95]: 0
- [8192-12287]: 66
- [96-119]: 0
Access Latency Distribution (ns):
Address Histogram:
Address_Range: Count
- Events at NorthBus                 : 1000
- Events at SouthBus                 : 1000
FINAL STATS:
l2cache: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 5 cycles.
Latency Range(ns): Count
Min-Latency(ns): 4  Max-Latency(ns): 234  #Bins: 10
Simulation is complete, simulated time: 104.054 us
- Total Events                       : 2000
- Total_Events_Address: 1000
- Total_Events_Latency: 1000
TrivialCPU cpu0 Finished after 1000 issued reads, 1000 returned (104054 clocks)
TrivialCPU: Test Completed Successfuly
