{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688353322442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688353322442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 02 23:02:02 2023 " "Processing started: Sun Jul 02 23:02:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688353322442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688353322442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688353322442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688353322780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "Work/dataMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Work/dataMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "Work/instrMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "Work/instrMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/three_to_eight_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/three_to_eight_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_to_eight_decoder-rtl " "Found design unit 1: three_to_eight_decoder-rtl" {  } { { "Work/three_to_eight_decoder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_to_eight_decoder " "Found entity 1: three_to_eight_decoder" {  } { { "Work/three_to_eight_decoder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/three_to_eight_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "Work/registerFile.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/registerFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "Work/registerFile.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit8to1Mux-rtl " "Found design unit 1: oneBit8to1Mux-rtl" {  } { { "Work/oneBit8to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323223 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit8to1Mux " "Found entity 1: oneBit8to1Mux" {  } { { "Work/oneBit8to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/oneBit8to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit5to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit5to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit5to1Mux-rtl " "Found design unit 1: oneBit5to1Mux-rtl" {  } { { "Work/oneBit5to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit5to1Mux " "Found entity 1: oneBit5to1Mux" {  } { { "Work/oneBit5to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/oneBit5to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "Work/eightBitRegister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "Work/eightBitRegister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "Work/eightBitComparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitComparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "Work/eightBitComparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAddSub-rtl " "Found design unit 1: eightBitAddSub-rtl" {  } { { "Work/eightBitAddSub.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitAddSub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAddSub " "Found entity 1: eightBitAddSub" {  } { { "Work/eightBitAddSub.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitAddSub.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8to1Mux-rtl " "Found design unit 1: eightBit8to1Mux-rtl" {  } { { "Work/eightBit8to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323235 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8to1Mux " "Found entity 1: eightBit8to1Mux" {  } { { "Work/eightBit8to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit5to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit5to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit5to1Mux-rtl " "Found design unit 1: eightBit5to1Mux-rtl" {  } { { "Work/eightBit5to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323235 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit5to1Mux " "Found entity 1: eightBit5to1Mux" {  } { { "Work/eightBit5to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/aluctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/aluctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUCtrlUnit-struct " "Found design unit 1: ALUCtrlUnit-struct" {  } { { "Work/ALUCtrlUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrlUnit " "Found entity 1: ALUCtrlUnit" {  } { { "Work/ALUCtrlUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/ALUCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "Work/ALUControlUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/ALUControlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "Work/ALUControlUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "Work/alu.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Work/alu.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/tb_controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controlLogicUnit-testbench " "Found design unit 1: tb_controlLogicUnit-testbench" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controlLogicUnit " "Found entity 1: tb_controlLogicUnit" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "Imports/threebitregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "Imports/threebitregister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "Imports/threebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "Imports/threebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "Imports/threebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "Imports/threebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/tff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/tff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tFF_2-rtl " "Found design unit 1: tFF_2-rtl" {  } { { "Imports/tFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/tFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 tFF_2 " "Found entity 1: tFF_2" {  } { { "Imports/tFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/tFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "Imports/srlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "Imports/srlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/sbarrbarlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/sbarrbarlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sBarrBarLatch-rtl " "Found design unit 1: sBarrBarLatch-rtl" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 sBarrBarLatch " "Found entity 1: sBarrBarLatch" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Imports/onebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Imports/onebitcomparator.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "Imports/onebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "Imports/onebitadder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "Imports/jkFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "Imports/jkFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "Imports/endFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "Imports/endFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Imports/enardFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Imports/enardFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "Imports/dFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "Imports/dFF_2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "Imports/counter.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Imports/counter.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Imports/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "Work/controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "Work/controlLogicUnit.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "Work/eightBitAdder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "Work/eightBitAdder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitAdder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/thirtytwobitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/thirtytwobitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitAdder-rtl " "Found design unit 1: thirtyTwoBitAdder-rtl" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitAdder " "Found entity 1: thirtyTwoBitAdder" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit2to1Mux-struct " "Found design unit 1: oneBit2to1Mux-struct" {  } { { "Work/oneBit2to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/oneBit2to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit2to1Mux " "Found entity 1: oneBit2to1Mux" {  } { { "Work/oneBit2to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/oneBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2to1Mux-struct " "Found design unit 1: eightBit2to1Mux-struct" {  } { { "Work/eightBit2to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit2to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2to1Mux " "Found entity 1: eightBit2to1Mux" {  } { { "Work/eightBit2to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-struct " "Found design unit 1: shiftLeft2-struct" {  } { { "Work/shiftLeft2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/shiftLeft2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "Work/shiftLeft2.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/shiftLeft2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/threebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/threebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBit2to1Mux-struct " "Found design unit 1: threeBit2to1Mux-struct" {  } { { "Work/threeBit2to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBit2to1Mux " "Found entity 1: threeBit2to1Mux" {  } { { "Work/threeBit2to1Mux.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/shiftleft2_eightbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/shiftleft2_eightbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2_eightBits-struct " "Found design unit 1: shiftLeft2_eightBits-struct" {  } { { "Work/shiftLeft2_eightBits.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/shiftLeft2_eightBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2_eightBits " "Found entity 1: shiftLeft2_eightBits" {  } { { "Work/shiftLeft2_eightBits.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/shiftLeft2_eightBits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycleProcessor " "Elaborating entity \"singleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688353323361 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxOut singleCycleProcessor.vhd(10) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(10): used implicit default value for signal \"MuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InstructionOut singleCycleProcessor.vhd(11) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(11): used implicit default value for signal \"InstructionOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BranchOut singleCycleProcessor.vhd(13) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(13): used implicit default value for signal \"BranchOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZeroOut singleCycleProcessor.vhd(13) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(13): used implicit default value for signal \"ZeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteOut singleCycleProcessor.vhd(13) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(13): used implicit default value for signal \"MemWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteOut singleCycleProcessor.vhd(13) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(13): used implicit default value for signal \"RegWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc4_zero singleCycleProcessor.vhd(142) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(142): object \"pc4_zero\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc4_cOut singleCycleProcessor.vhd(142) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(142): object \"pc4_cOut\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_MemtoReg singleCycleProcessor.vhd(154) " "VHDL Signal Declaration warning at singleCycleProcessor.vhd(154): used implicit default value for signal \"sig_MemtoReg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_shiftALUZero singleCycleProcessor.vhd(166) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(166): object \"sig_shiftALUZero\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_shiftALUCarryOut singleCycleProcessor.vhd(167) " "Verilog HDL or VHDL warning at singleCycleProcessor.vhd(167): object \"sig_shiftALUCarryOut\" assigned a value but never read" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323361 "|singleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:pcRegister " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:pcRegister\"" {  } { { "Work/singleCycleProcessor.vhd" "pcRegister" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitRegister.vhd(40) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(40): object \"int_notValue\" assigned a value but never read" {  } { { "Work/eightBitRegister.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitRegister.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323377 "|singleCycleProcessor|eightBitRegister:pcRegister"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:pcRegister\|enARdFF_2:b7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:pcRegister\|enARdFF_2:b7\"" {  } { { "Work/eightBitRegister.vhd" "b7" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitRegister.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAddSub eightBitAddSub:pcPlus4 " "Elaborating entity \"eightBitAddSub\" for hierarchy \"eightBitAddSub:pcPlus4\"" {  } { { "Work/singleCycleProcessor.vhd" "pcPlus4" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder eightBitAddSub:pcPlus4\|oneBitAdder:add7 " "Elaborating entity \"oneBitAdder\" for hierarchy \"eightBitAddSub:pcPlus4\|oneBitAdder:add7\"" {  } { { "Work/eightBitAddSub.vhd" "add7" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitAddSub.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:insMemory " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:insMemory\"" {  } { { "Work/singleCycleProcessor.vhd" "insMemory" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:insMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:insMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/instrMem.vhd" "altsyncram_component" { Text "C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:insMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:insMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/instrMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:insMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:insMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIFs/memTest.mif " "Parameter \"init_file\" = \"../MIFs/memTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323439 ""}  } { { "Work/instrMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/instrMem.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688353323439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l0a1 " "Found entity 1: altsyncram_l0a1" {  } { { "db/altsyncram_l0a1.tdf" "" { Text "C:/1-School/CEG-3156-Lab2/db/altsyncram_l0a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353323487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353323487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l0a1 instrMem:insMemory\|altsyncram:altsyncram_component\|altsyncram_l0a1:auto_generated " "Elaborating entity \"altsyncram_l0a1\" for hierarchy \"instrMem:insMemory\|altsyncram:altsyncram_component\|altsyncram_l0a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323487 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "6 256 6 6 " "6 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 6 warnings found, and 6 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353323502 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353323502 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353323502 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353323502 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "16 " "Memory Initialization File address 16 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353323502 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "20 " "Memory Initialization File address 20 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353323502 ""}  } { { "C:/1-School/CEG-3156-Lab2/MIFs/memTest.mif" "" { Text "C:/1-School/CEG-3156-Lab2/MIFs/memTest.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1688353323502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 shiftLeft2:lShift2J " "Elaborating entity \"shiftLeft2\" for hierarchy \"shiftLeft2:lShift2J\"" {  } { { "Work/singleCycleProcessor.vhd" "lShift2J" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogicUnit controlLogicUnit:control " "Elaborating entity \"controlLogicUnit\" for hierarchy \"controlLogicUnit:control\"" {  } { { "Work/singleCycleProcessor.vhd" "control" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBit2to1Mux threeBit2to1Mux:regFileMux " "Elaborating entity \"threeBit2to1Mux\" for hierarchy \"threeBit2to1Mux:regFileMux\"" {  } { { "Work/singleCycleProcessor.vhd" "regFileMux" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit2to1Mux threeBit2to1Mux:regFileMux\|oneBit2to1Mux:mux2 " "Elaborating entity \"oneBit2to1Mux\" for hierarchy \"threeBit2to1Mux:regFileMux\|oneBit2to1Mux:mux2\"" {  } { { "Work/threeBit2to1Mux.vhd" "mux2" { Text "C:/1-School/CEG-3156-Lab2/Work/threeBit2to1Mux.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Work/singleCycleProcessor.vhd" "regFile" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_eight_decoder registerFile:regFile\|three_to_eight_decoder:decoder " "Elaborating entity \"three_to_eight_decoder\" for hierarchy \"registerFile:regFile\|three_to_eight_decoder:decoder\"" {  } { { "Work/registerFile.vhd" "decoder" { Text "C:/1-School/CEG-3156-Lab2/Work/registerFile.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8to1Mux registerFile:regFile\|eightBit8to1Mux:mux_readData1 " "Elaborating entity \"eightBit8to1Mux\" for hierarchy \"registerFile:regFile\|eightBit8to1Mux:mux_readData1\"" {  } { { "Work/registerFile.vhd" "mux_readData1" { Text "C:/1-School/CEG-3156-Lab2/Work/registerFile.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit8to1Mux registerFile:regFile\|eightBit8to1Mux:mux_readData1\|oneBit8to1Mux:mux7 " "Elaborating entity \"oneBit8to1Mux\" for hierarchy \"registerFile:regFile\|eightBit8to1Mux:mux_readData1\|oneBit8to1Mux:mux7\"" {  } { { "Work/eightBit8to1Mux.vhd" "mux7" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit8to1Mux.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:aluCtrl " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:aluCtrl\"" {  } { { "Work/singleCycleProcessor.vhd" "aluCtrl" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2to1Mux eightBit2to1Mux:aluMux " "Elaborating entity \"eightBit2to1Mux\" for hierarchy \"eightBit2to1Mux:aluMux\"" {  } { { "Work/singleCycleProcessor.vhd" "aluMux" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmeticUnit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmeticUnit\"" {  } { { "Work/singleCycleProcessor.vhd" "arithmeticUnit" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT alu.vhd(45) " "Verilog HDL or VHDL warning at alu.vhd(45): object \"sig_GT\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323816 "|singleCycleProcessor|alu:arithmeticUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_EQ alu.vhd(45) " "Verilog HDL or VHDL warning at alu.vhd(45): object \"sig_EQ\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323816 "|singleCycleProcessor|alu:arithmeticUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_CarryOut alu.vhd(46) " "Verilog HDL or VHDL warning at alu.vhd(46): object \"sig_CarryOut\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688353323816 "|singleCycleProcessor|alu:arithmeticUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator alu:arithmeticUnit\|eightBitComparator:comp " "Elaborating entity \"eightBitComparator\" for hierarchy \"alu:arithmeticUnit\|eightBitComparator:comp\"" {  } { { "Work/alu.vhd" "comp" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator alu:arithmeticUnit\|eightBitComparator:comp\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"alu:arithmeticUnit\|eightBitComparator:comp\|oneBitComparator:comp7\"" {  } { { "Work/eightBitComparator.vhd" "comp7" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBitComparator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit5to1Mux alu:arithmeticUnit\|eightBit5to1Mux:mux " "Elaborating entity \"eightBit5to1Mux\" for hierarchy \"alu:arithmeticUnit\|eightBit5to1Mux:mux\"" {  } { { "Work/alu.vhd" "mux" { Text "C:/1-School/CEG-3156-Lab2/Work/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit5to1Mux alu:arithmeticUnit\|eightBit5to1Mux:mux\|oneBit5to1Mux:mux7 " "Elaborating entity \"oneBit5to1Mux\" for hierarchy \"alu:arithmeticUnit\|eightBit5to1Mux:mux\|oneBit5to1Mux:mux7\"" {  } { { "Work/eightBit5to1Mux.vhd" "mux7" { Text "C:/1-School/CEG-3156-Lab2/Work/eightBit5to1Mux.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2_eightBits shiftLeft2_eightBits:branchShift " "Elaborating entity \"shiftLeft2_eightBits\" for hierarchy \"shiftLeft2_eightBits:branchShift\"" {  } { { "Work/singleCycleProcessor.vhd" "branchShift" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMemory " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMemory\"" {  } { { "Work/singleCycleProcessor.vhd" "dataMemory" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353323971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/dataMem.vhd" "altsyncram_component" { Text "C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/dataMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIFs/instrMemTest.mif " "Parameter \"init_file\" = \"../MIFs/instrMemTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324019 ""}  } { { "Work/dataMem.vhd" "" { Text "C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688353324019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnt1 " "Found entity 1: altsyncram_gnt1" {  } { { "db/altsyncram_gnt1.tdf" "" { Text "C:/1-School/CEG-3156-Lab2/db/altsyncram_gnt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688353324066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688353324066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gnt1 dataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_gnt1:auto_generated " "Elaborating entity \"altsyncram_gnt1\" for hierarchy \"dataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_gnt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688353324066 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 256 2 2 " "2 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353324066 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/1-School/CEG-3156-Lab2/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1688353324066 ""}  } { { "C:/1-School/CEG-3156-Lab2/MIFs/instrMemTest.mif" "" { Text "C:/1-School/CEG-3156-Lab2/MIFs/instrMemTest.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1688353324066 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "sig_MemRead dataMem:dataMemory\|rden " "Net \"sig_MemRead\", which fans out to \"dataMem:dataMemory\|rden\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "controlLogicUnit:control\|MemtoReg " "Net is fed by \"controlLogicUnit:control\|MemtoReg\"" {  } { { "Work/controlLogicUnit.vhd" "MemtoReg" { Text "C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 9 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688353324223 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "controlLogicUnit:control\|MemRead " "Net is fed by \"controlLogicUnit:control\|MemRead\"" {  } { { "Work/controlLogicUnit.vhd" "MemRead" { Text "C:/1-School/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 10 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688353324223 ""}  } { { "Work/singleCycleProcessor.vhd" "sig_MemRead" { Text "C:/1-School/CEG-3156-Lab2/Work/singleCycleProcessor.vhd" 154 -1 0 } } { "Work/dataMem.vhd" "rden" { Text "C:/1-School/CEG-3156-Lab2/Work/dataMem.vhd" 48 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1688353324223 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688353324541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 02 23:02:04 2023 " "Processing ended: Sun Jul 02 23:02:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688353324541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688353324541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688353324541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688353324541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 26 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688353325201 ""}
