\hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}{}\section{A\+H\+B1 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}\index{AHB1 Peripheral Clock Enable Disable Status@{AHB1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+H\+B1 peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga0e1b25cbf589c1c47c1d069e4c803d56}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gaab05e603c9cadd72e4b6397837b46cef}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_ga3d2645916b9ee9bad8c724a719c621d9}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN)) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}\label{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status_gae89d94d6252c79e450623f69eb939ed6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+H\+B1\+E\+NR \& (R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A1\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Get the enable or disable status of the A\+H\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
