# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"V:/Users/a1str/OneDrive - University of Maryland/Desktop/ENEE245/enee245/lab11/bin2bcd.v" \
"../../../../project_1.srcs/sim_1/new/bin2bcd_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
