m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Adder
T_opt
!s110 1508438923
V=9`9eG^[VhE@Y9BLWMGbQ0
04 20 4 work testbench_for_ripple fast 0
=1-1c872c58bcae-59e8f38a-301-878
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.6a;65
R0
vfulladder
Z2 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 S==llkE]M7n<6VR[]1d482
IJA:oL@[GEE9V7c?zT4nnZ2
!s105 fulladder_sv_unit
S1
Z4 d//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder
w1508437001
8//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/fulladder.sv
F//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/fulladder.sv
L0 1
Z5 OL;L;10.6a;65
Z6 !s108 1508438916.000000
!s107 //filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/fulladder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/fulladder.sv|
!i113 0
Z7 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vripple
R2
R3
r1
!s85 0
31
!i10b 1
!s100 XTTc]EYmNeSHVEa^3?aai3
IZC;N2ViRiY:>LWninFKd22
!s105 ripple_sv_unit
S1
R4
w1508438913
8//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/ripple.sv
F//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/ripple.sv
L0 1
R5
R6
!s107 //filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/ripple.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/ripple.sv|
!i113 0
R7
R1
vtestbench_for_ripple
R2
R3
r1
!s85 0
31
!i10b 1
!s100 JkZdoHE?hoDSCHm<L@OmO1
IHca:k`@_KChSgoAHdZHRc2
!s105 testbench_for_ripple_sv_unit
S1
R4
w1508438864
8//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/testbench_for_ripple.sv
F//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/testbench_for_ripple.sv
L0 1
R5
R6
!s107 //filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/testbench_for_ripple.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|//filestore.soton.ac.uk/users/kb5n17/mydocuments/SystemVerilog/Ripple_adder/testbench_for_ripple.sv|
!i113 0
R7
R1
