INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/prescaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prescaler
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/select_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sources_1/new/data_transition.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_transition
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sim_1/new/tb_data_transition.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_data_transition
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sim_1/new/tb_spi_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_spi_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sim_1/new/tb_select_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_select_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matsg17/Desktop/fpga_accelerometer/fpga_accelerometer.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
