

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:22:57 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.361 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       16|       16| 80.000 ns | 80.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_16_6_s_fu_231  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_236  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_241  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_246  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_251  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_256  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_261  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_266  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_271  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_276  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_281  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_286  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_291  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_296  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_301  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_306  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        |grp_generic_sincos_16_6_s_fu_311  |generic_sincos_16_6_s  |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_V_read = call i256 @_ssdm_op_Read.ap_vld.i256P(i256* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 18 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 224, i32 239)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %p_Val2_9 to i26" [firmware/myproject.cpp:54]   --->   Operation 20 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 64, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 240, i32 255)" [firmware/myproject.cpp:50]   --->   Operation 22 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %p_Val2_1 to i26" [firmware/myproject.cpp:50]   --->   Operation 23 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 32, i32 47)" [firmware/myproject.cpp:50]   --->   Operation 24 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [10/10] (3.56ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 25 'call' 'call_ret_i' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i26 -725, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 26 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i256 %x_V_read to i16" [firmware/myproject.cpp:51]   --->   Operation 27 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [10/10] (3.56ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 28 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%sub_ln703_1 = sub i16 %p_Val2_9, %p_Val2_3" [firmware/myproject.cpp:51]   --->   Operation 29 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [10/10] (3.56ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 30 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_49 = mul i26 395, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 31 'mul' 'r_V_49' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_49, i32 10, i32 25)" [firmware/myproject.cpp:51]   --->   Operation 32 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_20 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %x_V_read, i32 48, i32 63)" [firmware/myproject.cpp:51]   --->   Operation 33 'partselect' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [10/10] (3.56ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 34 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln700_4 = mul i26 5004, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 35 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_20, i10 0)" [firmware/myproject.cpp:54]   --->   Operation 36 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i26 %rhs_V_7, %mul_ln700_4" [firmware/myproject.cpp:54]   --->   Operation 37 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_45, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 38 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.36>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %p_Val2_9 to i28" [firmware/myproject.cpp:53]   --->   Operation 39 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [9/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 40 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln703 = add i16 %p_Val2_3, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'add_ln703' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [10/10] (3.56ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 42 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %p_Val2_2 to i26" [firmware/myproject.cpp:50]   --->   Operation 43 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 725, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 44 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 45 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.84ns)   --->   "%ret_V_33 = add i26 819200, %add_ln1192" [firmware/myproject.cpp:50]   --->   Operation 46 'add' 'ret_V_33' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_33, i32 10, i32 25)" [firmware/myproject.cpp:50]   --->   Operation 47 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [9/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 48 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [9/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 49 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln703_2 = add i16 -396, %p_Val2_2" [firmware/myproject.cpp:51]   --->   Operation 50 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [10/10] (3.56ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 51 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 52 [10/10] (3.56ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 52 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [9/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 53 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i16 %p_Val2_20 to i26" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_3 = mul i26 2419, %sext_ln1116_5" [firmware/myproject.cpp:53]   --->   Operation 55 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i26 894976, %mul_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 56 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_42, i32 10, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 57 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln703_2 = mul i28 2419, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 58 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i28 4633600, %mul_ln703_2" [firmware/myproject.cpp:53]   --->   Operation 59 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [10/10] (3.56ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 60 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_5 = mul i26 2935, %sext_ln1116_5" [firmware/myproject.cpp:54]   --->   Operation 61 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i26 182272, %mul_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 62 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_46, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 63 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %p_Val2_9 to i17" [firmware/myproject.cpp:50]   --->   Operation 64 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_4 = sext i16 %p_Val2_1 to i17" [firmware/myproject.cpp:50]   --->   Operation 65 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [8/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 66 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [9/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 67 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 68 [10/10] (3.56ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 68 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i16 %p_Val2_9, %p_Val2_2" [firmware/myproject.cpp:50]   --->   Operation 69 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i16 298, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 70 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [10/10] (3.56ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 71 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [8/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 72 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [8/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 73 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [9/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 74 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 75 [9/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 75 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [8/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 76 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [10/10] (3.56ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 77 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %p_Val2_20 to i17" [firmware/myproject.cpp:52]   --->   Operation 78 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.78ns)   --->   "%ret_V_38 = sub i17 %lhs_V_3, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 79 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i17 %ret_V_38 to i18" [firmware/myproject.cpp:52]   --->   Operation 80 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.79ns)   --->   "%ret_V_15 = add nsw i18 713, %lhs_V_5" [firmware/myproject.cpp:52]   --->   Operation 81 'add' 'ret_V_15' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i18 %ret_V_15 to i26" [firmware/myproject.cpp:52]   --->   Operation 82 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_2, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 83 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193 = mul i26 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 84 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = sub i26 %lhs_V_6, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 85 'sub' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_39, i32 10, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 86 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [10/10] (3.56ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 87 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %p_Val2_9 to i36" [firmware/myproject.cpp:53]   --->   Operation 88 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i28 %ret_V_22 to i36" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i36 %sext_ln700_9, %sext_ln700_8" [firmware/myproject.cpp:53]   --->   Operation 90 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i36 @_ssdm_op_BitConcatenate.i36.i16.i20(i16 %p_Val2_20, i20 0)" [firmware/myproject.cpp:53]   --->   Operation 91 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.92ns)   --->   "%ret_V_43 = add i36 %rhs_V_6, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 92 'add' 'ret_V_43' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_43, i32 20, i32 35)" [firmware/myproject.cpp:53]   --->   Operation 93 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [9/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 94 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [10/10] (3.56ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 95 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node ret_V_47)   --->   "%add_ln1192_20 = add i17 %rhs_V_4, %r_V_4" [firmware/myproject.cpp:54]   --->   Operation 96 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into DSP with root node ret_V_47)   --->   "%sext_ln1192_7 = sext i17 %add_ln1192_20 to i26" [firmware/myproject.cpp:54]   --->   Operation 97 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln1192_6 = mul i26 452, %sext_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 98 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i26 402432, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 99 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V_47, i32 10, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 100 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 101 [7/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 101 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [8/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 102 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [9/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 103 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [9/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 104 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [7/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 105 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [7/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 106 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [8/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 107 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [8/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 108 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [7/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 109 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [9/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 110 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln703_3 = add i16 -56, %p_Val2_20" [firmware/myproject.cpp:51]   --->   Operation 111 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [10/10] (3.56ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [10/10] (3.56ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 113 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [9/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 114 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [10/10] (3.56ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 115 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [8/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 116 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [9/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 117 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [10/10] (3.56ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 118 'call' 'call_ret_i16' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 119 [6/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 119 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [7/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 120 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [8/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 121 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 122 [8/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 122 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 123 [6/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 123 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 124 [6/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 124 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 125 [7/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 125 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [7/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 126 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [6/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 127 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [8/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 128 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [9/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 129 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [9/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 130 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [8/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 131 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [9/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 132 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [7/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 133 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [8/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 134 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [9/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 135 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 136 [5/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 136 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 137 [6/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 137 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [7/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 138 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [7/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 139 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [5/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 140 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [5/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 141 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 142 [6/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 142 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [6/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 143 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [5/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 144 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 145 [7/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 145 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [8/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 146 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [8/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 147 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [7/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 148 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [8/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 149 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [6/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 150 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [7/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 151 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [8/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 152 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 153 [4/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 153 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 154 [5/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 154 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 155 [6/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 155 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [6/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 156 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [4/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 157 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [4/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 158 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [5/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 159 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 160 [5/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 160 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [4/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 161 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 162 [6/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 162 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [7/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 163 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [7/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 164 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [6/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 165 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [7/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 166 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [5/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 167 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [6/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 168 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [7/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 169 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.36>
ST_8 : Operation 170 [3/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 170 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 171 [4/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 171 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 172 [5/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 172 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 173 [5/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 173 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 174 [3/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 174 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 175 [3/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 175 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 176 [4/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 176 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 177 [4/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 177 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 178 [3/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 178 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [5/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 179 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [6/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [6/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 181 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [5/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 182 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [6/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 183 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [4/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 184 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [5/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 185 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [6/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.36>
ST_9 : Operation 187 [2/10] (4.36ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 187 'call' 'call_ret_i' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 188 [3/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 188 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 189 [4/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [4/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 190 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 191 [2/10] (4.36ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 191 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [2/10] (4.36ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 192 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [3/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [3/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 194 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 195 [2/10] (4.36ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 195 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [4/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 196 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 197 [5/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 197 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%r_V_21 = sext i16 %p_Val2_20 to i32" [firmware/myproject.cpp:52]   --->   Operation 198 'sext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_22 = mul nsw i32 %r_V_21, %r_V_21" [firmware/myproject.cpp:52]   --->   Operation 199 'mul' 'r_V_22' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 200 [5/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 200 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [4/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 201 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [5/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 202 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [3/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 203 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 204 [4/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 204 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [5/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 205 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.36>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_3 to i17" [firmware/myproject.cpp:50]   --->   Operation 206 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.78ns)   --->   "%ret_V_37 = sub i17 %lhs_V_3, %rhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 207 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %p_Val2_1 to i23" [firmware/myproject.cpp:50]   --->   Operation 208 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i23 91, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 209 'mul' 'mul_ln703' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 210 [1/10] (2.10ns)   --->   "%call_ret_i = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 210 'call' 'call_ret_i' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i12, i12 } %call_ret_i, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 211 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [2/10] (4.36ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 212 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 213 [3/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 213 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 214 [3/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 214 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [1/1] (0.78ns)   --->   "%r_V_48 = sub i17 0, %r_V_4" [firmware/myproject.cpp:51]   --->   Operation 215 'sub' 'r_V_48' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/10] (2.10ns)   --->   "%call_ret_i4 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 216 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i12, i12 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 217 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i12 %outcos_V_9 to i17" [firmware/myproject.cpp:51]   --->   Operation 218 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i17 %r_V_48, %sext_ln703_6" [firmware/myproject.cpp:51]   --->   Operation 219 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V = add i17 3323, %ret_V_35" [firmware/myproject.cpp:51]   --->   Operation 220 'add' 'ret_V' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/10] (2.10ns)   --->   "%call_ret_i5 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 221 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i12, i12 } %call_ret_i5, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 222 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [2/10] (4.36ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 223 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 224 [2/10] (4.36ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 224 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [1/10] (2.10ns)   --->   "%call_ret_i8 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 225 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%outcos_V_10 = extractvalue { i12, i12 } %call_ret_i8, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 226 'extractvalue' 'outcos_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [3/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 227 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 228 [4/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 228 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i12, i12 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 229 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i32 %r_V_22 to i39" [firmware/myproject.cpp:52]   --->   Operation 230 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (3.17ns)   --->   "%r_V_23 = mul i39 50, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 231 'mul' 'r_V_23' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i17 %ret_V_37 to i18" [firmware/myproject.cpp:52]   --->   Operation 232 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.79ns)   --->   "%ret_V_13 = add nsw i18 562, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 233 'add' 'ret_V_13' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%r_V_24 = sext i18 %ret_V_13 to i36" [firmware/myproject.cpp:52]   --->   Operation 234 'sext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_25 = mul nsw i36 %r_V_24, %r_V_24" [firmware/myproject.cpp:52]   --->   Operation 235 'mul' 'r_V_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 236 [4/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 236 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%outsin_V_13 = extractvalue { i12, i12 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 237 'extractvalue' 'outsin_V_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%sext_ln703_12 = sext i12 %outsin_V_13 to i13" [firmware/myproject.cpp:53]   --->   Operation 238 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.74ns) (out node of the LUT)   --->   "%ret_V_18 = add i13 438, %sext_ln703_12" [firmware/myproject.cpp:53]   --->   Operation 239 'add' 'ret_V_18' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [3/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 240 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 241 [4/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 241 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 242 [2/10] (4.36ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 242 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 243 [3/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 243 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 244 [4/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 244 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%r_V_14 = sext i16 %p_Val2_1 to i32" [firmware/myproject.cpp:50]   --->   Operation 245 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i12 %outsin_V to i20" [firmware/myproject.cpp:50]   --->   Operation 246 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_45 = mul i20 91, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 247 'mul' 'r_V_45' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%sext_ln703_2 = sext i20 %r_V_45 to i23" [firmware/myproject.cpp:50]   --->   Operation 248 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i23 %mul_ln703, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 249 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [1/10] (2.10ns)   --->   "%call_ret_i1 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 250 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i12, i12 } %call_ret_i1, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 251 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%r_V_16 = sext i16 %p_Val2_2 to i32" [firmware/myproject.cpp:50]   --->   Operation 252 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [2/10] (4.36ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 253 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 254 [2/10] (4.36ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 254 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i17 %ret_V to i28" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i12 %outcos_V_2 to i28" [firmware/myproject.cpp:51]   --->   Operation 256 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.49ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln703_1 = mul i28 %sext_ln703_7, %sext_ln703_8" [firmware/myproject.cpp:51]   --->   Operation 257 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 258 [1/10] (2.10ns)   --->   "%call_ret_i6 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 258 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%outsin_V_10 = extractvalue { i12, i12 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 259 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %outsin_V_10, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 260 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i22 %rhs_V_1 to i28" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_8 = sub i28 %mul_ln703_1, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 262 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 263 [1/10] (2.10ns)   --->   "%call_ret_i7 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 263 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%outsin_V_11 = extractvalue { i12, i12 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 264 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node r_V_50)   --->   "%r_V_7 = sext i12 %outsin_V_11 to i13" [firmware/myproject.cpp:51]   --->   Operation 265 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.74ns) (out node of the LUT)   --->   "%r_V_50 = sub i13 0, %r_V_7" [firmware/myproject.cpp:51]   --->   Operation 266 'sub' 'r_V_50' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%r_V_9 = sext i12 %outcos_V_10 to i24" [firmware/myproject.cpp:51]   --->   Operation 267 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_51 = mul i24 %r_V_9, %r_V_9" [firmware/myproject.cpp:51]   --->   Operation 268 'mul' 'r_V_51' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 269 [2/10] (4.36ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 269 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 270 [3/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 270 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 271 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul nsw i32 %r_V_14, %r_V_14" [firmware/myproject.cpp:52]   --->   Operation 271 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 272 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul nsw i32 %r_V_16, %r_V_16" [firmware/myproject.cpp:52]   --->   Operation 272 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i39 %r_V_23 to i69" [firmware/myproject.cpp:52]   --->   Operation 273 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i36 %r_V_25 to i69" [firmware/myproject.cpp:52]   --->   Operation 274 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (3.31ns)   --->   "%r_V_26 = mul i69 %sext_ln1116_7, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 275 'mul' 'r_V_26' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%r_V_27 = sext i12 %outsin_V to i24" [firmware/myproject.cpp:52]   --->   Operation 276 'sext' 'r_V_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_28 = mul i24 %r_V_27, %r_V_27" [firmware/myproject.cpp:52]   --->   Operation 277 'mul' 'r_V_28' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 278 [3/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 278 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 279 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i26 -699, %sext_ln1118_1" [firmware/myproject.cpp:53]   --->   Operation 279 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i13 %ret_V_18 to i26" [firmware/myproject.cpp:53]   --->   Operation 280 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_29 = mul i26 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 281 'mul' 'r_V_29' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 282 [2/10] (4.36ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 282 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 283 [3/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 283 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 284 [1/10] (2.10ns)   --->   "%call_ret_i14 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 284 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i12, i12 } %call_ret_i14, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 285 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [2/10] (4.36ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 286 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 287 [3/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 287 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i17 %ret_V_37 to i25" [firmware/myproject.cpp:50]   --->   Operation 288 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_30 = mul i25 187, %sext_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 289 'mul' 'ret_V_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %p_Val2_1 to i22" [firmware/myproject.cpp:52]   --->   Operation 290 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %outcos_V to i20" [firmware/myproject.cpp:50]   --->   Operation 291 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_46 = mul i20 91, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 292 'mul' 'r_V_46' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 293 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sext_ln703_3 = sext i20 %r_V_46 to i23" [firmware/myproject.cpp:50]   --->   Operation 293 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = sub i23 %ret_V_31, %sext_ln703_3" [firmware/myproject.cpp:50]   --->   Operation 294 'sub' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/10] (2.10ns)   --->   "%call_ret_i2 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 295 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i12, i12 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 296 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/10] (2.10ns)   --->   "%call_ret_i3 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 297 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%outsin_V_2 = extractvalue { i12, i12 } %call_ret_i3, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 298 'extractvalue' 'outsin_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %r_V_50, i10 0)" [firmware/myproject.cpp:51]   --->   Operation 299 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i23 %lhs_V_1 to i24" [firmware/myproject.cpp:51]   --->   Operation 300 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.83ns)   --->   "%ret_V_9 = add i24 %sext_ln728_3, %r_V_51" [firmware/myproject.cpp:51]   --->   Operation 301 'add' 'ret_V_9' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i28 %ret_V_8 to i50" [firmware/myproject.cpp:51]   --->   Operation 302 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i24 %ret_V_9 to i50" [firmware/myproject.cpp:51]   --->   Operation 303 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (2.87ns)   --->   "%r_V_11 = mul i50 %sext_ln1116, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 304 'mul' 'r_V_11' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/10] (2.10ns)   --->   "%call_ret_i9 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 305 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i12, i12 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 306 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [2/10] (4.36ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 307 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i32 %r_V_15 to i36" [firmware/myproject.cpp:52]   --->   Operation 308 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (3.17ns)   --->   "%mul_ln700_5 = mul i36 -50, %sext_ln700_10" [firmware/myproject.cpp:52]   --->   Operation 309 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 50, %sext_ln728" [firmware/myproject.cpp:52]   --->   Operation 310 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %mul_ln728, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 311 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i32 %rhs_V_2 to i36" [firmware/myproject.cpp:52]   --->   Operation 312 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.92ns)   --->   "%add_ln700_1 = add i36 %sext_ln700_11, %mul_ln700_5" [firmware/myproject.cpp:52]   --->   Operation 313 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %r_V_17 to i39" [firmware/myproject.cpp:52]   --->   Operation 314 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (3.17ns)   --->   "%r_V_18 = mul i39 50, %sext_ln1118" [firmware/myproject.cpp:52]   --->   Operation 315 'mul' 'r_V_18' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%r_V_19 = sext i16 %p_Val2_3 to i28" [firmware/myproject.cpp:52]   --->   Operation 316 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i12 %outcos_V_4 to i28" [firmware/myproject.cpp:52]   --->   Operation 317 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.49ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_52 = mul i28 %r_V_19, %sext_ln1118_8" [firmware/myproject.cpp:52]   --->   Operation 318 'mul' 'r_V_52' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_1, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 319 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i26 %lhs_V_2 to i28" [firmware/myproject.cpp:52]   --->   Operation 320 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_11 = add i28 %sext_ln728_4, %r_V_52" [firmware/myproject.cpp:52]   --->   Operation 321 'add' 'ret_V_11' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i69 %r_V_26 to i76" [firmware/myproject.cpp:52]   --->   Operation 322 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i24 %r_V_28 to i76" [firmware/myproject.cpp:52]   --->   Operation 323 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [2/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_6, %sext_ln700_7" [firmware/myproject.cpp:52]   --->   Operation 324 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [2/10] (4.36ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 325 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i26 %r_V_29 to i36" [firmware/myproject.cpp:53]   --->   Operation 326 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i36 @_ssdm_op_BitConcatenate.i36.i26.i10(i26 %mul_ln728_1, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 327 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1193_1 = mul i36 -699, %sext_ln703_13" [firmware/myproject.cpp:53]   --->   Operation 328 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 329 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i36 %lhs_V_7, %mul_ln1193_1" [firmware/myproject.cpp:53]   --->   Operation 329 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 330 [1/10] (2.10ns)   --->   "%call_ret_i12 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 330 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i12, i12 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 331 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [2/10] (4.36ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 332 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i12 %outcos_V_10 to i13" [firmware/myproject.cpp:54]   --->   Operation 333 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.74ns)   --->   "%ret_V_25 = add i13 484, %sext_ln703_14" [firmware/myproject.cpp:54]   --->   Operation 334 'add' 'ret_V_25' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i13 %ret_V_25 to i26" [firmware/myproject.cpp:54]   --->   Operation 335 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_36 = mul i26 %sext_ln1116_14, %sext_ln1116_14" [firmware/myproject.cpp:54]   --->   Operation 336 'mul' 'r_V_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%r_V_37 = sext i12 %outsin_V_9 to i24" [firmware/myproject.cpp:54]   --->   Operation 337 'sext' 'r_V_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_38 = mul i24 %r_V_37, %r_V_37" [firmware/myproject.cpp:54]   --->   Operation 338 'mul' 'r_V_38' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 339 [1/10] (2.10ns)   --->   "%call_ret_i15 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 339 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%outcos_V_7 = extractvalue { i12, i12 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 340 'extractvalue' 'outcos_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [2/10] (4.36ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 341 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i23 %ret_V_32 to i24" [firmware/myproject.cpp:50]   --->   Operation 342 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_4 = add i24 -1274880, %sext_ln703_4" [firmware/myproject.cpp:50]   --->   Operation 343 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 344 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_1 = sext i24 %ret_V_4 to i36" [firmware/myproject.cpp:50]   --->   Operation 344 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i12 %outsin_V_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 345 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i36 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 346 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%lhs_V = call i35 @_ssdm_op_BitConcatenate.i35.i25.i10(i25 %ret_V_30, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 347 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i35 %lhs_V to i36" [firmware/myproject.cpp:50]   --->   Operation 348 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i36 %sext_ln700_3, %mul_ln700" [firmware/myproject.cpp:50]   --->   Operation 349 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%r_V = sext i12 %outsin_V_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 350 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_47 = mul i24 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 351 'mul' 'r_V_47' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%rhs_V = call i34 @_ssdm_op_BitConcatenate.i34.i24.i10(i24 %r_V_47, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 352 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i34 %rhs_V to i36" [firmware/myproject.cpp:50]   --->   Operation 353 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.92ns)   --->   "%ret_V_34 = add i36 %sext_ln728_1, %add_ln700" [firmware/myproject.cpp:50]   --->   Operation 354 'add' 'ret_V_34' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i36.i32.i32(i36 %ret_V_34, i32 20, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 355 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i50 %r_V_11 to i61" [firmware/myproject.cpp:51]   --->   Operation 356 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i12 %outsin_V_5 to i61" [firmware/myproject.cpp:51]   --->   Operation 357 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (3.73ns)   --->   "%r_V_12 = mul i61 %sext_ln1116_1, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 358 'mul' 'r_V_12' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/10] (2.10ns)   --->   "%call_ret_i10 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 359 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%outsin_V_6 = extractvalue { i12, i12 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 360 'extractvalue' 'outsin_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i39 %r_V_18 to i56" [firmware/myproject.cpp:52]   --->   Operation 361 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i28 %ret_V_11 to i56" [firmware/myproject.cpp:52]   --->   Operation 362 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (3.31ns)   --->   "%mul_ln700_1 = mul i56 %sext_ln700_4, %sext_ln700_5" [firmware/myproject.cpp:52]   --->   Operation 363 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i36.i20(i36 %add_ln700_1, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 364 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (1.03ns)   --->   "%sub_ln700 = sub i56 %shl_ln, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 365 'sub' 'sub_ln700' <Predicate = true> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 366 [1/2] (3.61ns)   --->   "%mul_ln700_2 = mul i76 %sext_ln700_6, %sext_ln700_7" [firmware/myproject.cpp:52]   --->   Operation 366 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/10] (2.10ns)   --->   "%call_ret_i11 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 367 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%outsin_V_12 = extractvalue { i12, i12 } %call_ret_i11, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 368 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.92ns)   --->   "%ret_V_20 = add i36 1795162112, %ret_V_41" [firmware/myproject.cpp:53]   --->   Operation 369 'add' 'ret_V_20' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i36 %ret_V_20 to i58" [firmware/myproject.cpp:53]   --->   Operation 370 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i24 %r_V_51 to i58" [firmware/myproject.cpp:53]   --->   Operation 371 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (3.07ns)   --->   "%r_V_30 = mul i58 %sext_ln1116_10, %sext_ln1118_12" [firmware/myproject.cpp:53]   --->   Operation 372 'mul' 'r_V_30' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%r_V_31 = sext i12 %outcos_V_5 to i24" [firmware/myproject.cpp:53]   --->   Operation 373 'sext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_32 = mul i24 %r_V_31, %r_V_31" [firmware/myproject.cpp:53]   --->   Operation 374 'mul' 'r_V_32' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 375 [1/10] (2.10ns)   --->   "%call_ret_i13 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 375 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i12, i12 } %call_ret_i13, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 376 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i26 %r_V_36 to i50" [firmware/myproject.cpp:54]   --->   Operation 377 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i24 %r_V_38 to i50" [firmware/myproject.cpp:54]   --->   Operation 378 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (2.73ns)   --->   "%r_V_39 = mul i50 %sext_ln1116_16, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 379 'mul' 'r_V_39' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%r_V_40 = sext i12 %outcos_V_7 to i24" [firmware/myproject.cpp:54]   --->   Operation 380 'sext' 'r_V_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_41 = mul i24 %r_V_40, %r_V_40" [firmware/myproject.cpp:54]   --->   Operation 381 'mul' 'r_V_41' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 382 [1/10] (2.10ns)   --->   "%call_ret_i16 = call fastcc { i12, i12 } @"generic_sincos<16, 6>"(i16 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 382 'call' 'call_ret_i16' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i12, i12 } %call_ret_i16, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 383 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.99>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i61 %r_V_12 to i72" [firmware/myproject.cpp:51]   --->   Operation 384 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i12 %outsin_V_6 to i72" [firmware/myproject.cpp:51]   --->   Operation 385 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (3.99ns)   --->   "%r_V_13 = mul i72 %sext_ln1116_2, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 386 'mul' 'r_V_13' <Predicate = true> <Delay = 3.99> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i76 @_ssdm_op_BitConcatenate.i76.i56.i20(i56 %sub_ln700, i20 0)" [firmware/myproject.cpp:52]   --->   Operation 387 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i76 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 388 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i72 @_ssdm_op_BitConcatenate.i72.i12.i60(i12 %outsin_V_12, i60 0)" [firmware/myproject.cpp:52]   --->   Operation 389 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i72 %rhs_V_5 to i76" [firmware/myproject.cpp:52]   --->   Operation 390 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i76 %sext_ln728_5, %sub_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 391 'add' 'ret_V_40' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i76.i32.i32(i76 %ret_V_40, i32 60, i32 75)" [firmware/myproject.cpp:52]   --->   Operation 392 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i58 %r_V_30 to i80" [firmware/myproject.cpp:53]   --->   Operation 393 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i24 %r_V_32 to i80" [firmware/myproject.cpp:53]   --->   Operation 394 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (3.82ns)   --->   "%r_V_33 = mul i80 %sext_ln1116_12, %sext_ln1118_13" [firmware/myproject.cpp:53]   --->   Operation 395 'mul' 'r_V_33' <Predicate = true> <Delay = 3.82> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%r_V_34 = sext i12 %outcos_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 396 'sext' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_35 = mul i24 %r_V_34, %r_V_34" [firmware/myproject.cpp:53]   --->   Operation 397 'mul' 'r_V_35' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i50 %r_V_39 to i68" [firmware/myproject.cpp:54]   --->   Operation 398 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i24 %r_V_41 to i68" [firmware/myproject.cpp:54]   --->   Operation 399 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (3.73ns)   --->   "%r_V_42 = mul i68 %sext_ln1116_18, %sext_ln1118_15" [firmware/myproject.cpp:54]   --->   Operation 400 'mul' 'r_V_42' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%r_V_43 = sext i12 %outcos_V_8 to i24" [firmware/myproject.cpp:54]   --->   Operation 401 'sext' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_44 = mul i24 %r_V_43, %r_V_43" [firmware/myproject.cpp:54]   --->   Operation 402 'mul' 'r_V_44' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.61>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i72 %r_V_13 to i76" [firmware/myproject.cpp:51]   --->   Operation 403 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i12 %outcos_V_4 to i76" [firmware/myproject.cpp:51]   --->   Operation 404 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [2/2] (3.61ns)   --->   "%mul_ln1192_2 = mul i76 %sext_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 405 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i80 %r_V_33 to i96" [firmware/myproject.cpp:53]   --->   Operation 406 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i24 %r_V_35 to i96" [firmware/myproject.cpp:53]   --->   Operation 407 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [2/2] (3.61ns)   --->   "%mul_ln1192_4 = mul i96 %sext_ln1192_3, %sext_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 408 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i68 %r_V_42 to i86" [firmware/myproject.cpp:54]   --->   Operation 409 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i24 %r_V_44 to i86" [firmware/myproject.cpp:54]   --->   Operation 410 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [2/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i86 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 411 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.61>
ST_16 : Operation 412 [1/2] (3.61ns)   --->   "%mul_ln1192_2 = mul i76 %sext_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 412 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 413 [1/2] (3.61ns)   --->   "%mul_ln1192_4 = mul i96 %sext_ln1192_3, %sext_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 413 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [1/2] (3.61ns)   --->   "%mul_ln1192_7 = mul i86 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 414 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.32>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_4_V), !map !262"   --->   Operation 415 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_3_V), !map !268"   --->   Operation 416 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_2_V), !map !274"   --->   Operation 417 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_1_V), !map !280"   --->   Operation 418 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %y_0_V), !map !286"   --->   Operation 419 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %x_V), !map !292"   --->   Operation 420 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 421 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 422 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %y_0_V, i16* %y_1_V, i16* %y_2_V, i16* %y_3_V, i16* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 423 'specinterface' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 424 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_0_V, i16 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 425 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (1.21ns)   --->   "%ret_V_36 = add i76 -1030711825118521196544, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 426 'add' 'ret_V_36' <Predicate = true> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i76.i32.i32(i76 %ret_V_36, i32 60, i32 75)" [firmware/myproject.cpp:51]   --->   Operation 427 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_1_V, i16 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 428 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_2_V, i16 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 429 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (1.32ns)   --->   "%ret_V_44 = add i96 -1181120525763492703687933952, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 430 'add' 'ret_V_44' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i96.i32.i32(i96 %ret_V_44, i32 80, i32 95)" [firmware/myproject.cpp:53]   --->   Operation 431 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_3_V, i16 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 432 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 433 [1/1] (1.26ns)   --->   "%ret_V_48 = add i86 -1180591620717411303424000, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 433 'add' 'ret_V_48' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i86.i32.i32(i86 %ret_V_48, i32 70, i32 85)" [firmware/myproject.cpp:54]   --->   Operation 434 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %y_4_V, i16 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 435 'write' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 436 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000000000]
p_Val2_9           (partselect    ) [ 011111111111100000]
sext_ln700         (sext          ) [ 000000000000000000]
p_Val2_3           (partselect    ) [ 011111111111100000]
p_Val2_1           (partselect    ) [ 011111111111100000]
sext_ln1118_1      (sext          ) [ 011111111111000000]
p_Val2_2           (partselect    ) [ 011111111111000000]
mul_ln1192_1       (mul           ) [ 011000000000000000]
trunc_ln51         (trunc         ) [ 011111111110000000]
sub_ln703_1        (sub           ) [ 011111111110000000]
r_V_49             (mul           ) [ 000000000000000000]
trunc_ln708_2      (partselect    ) [ 011111111111000000]
p_Val2_20          (partselect    ) [ 011111111110000000]
mul_ln700_4        (mul           ) [ 000000000000000000]
rhs_V_7            (bitconcatenate) [ 000000000000000000]
ret_V_45           (add           ) [ 000000000000000000]
trunc_ln708_9      (partselect    ) [ 011111111111000000]
sext_ln703         (sext          ) [ 000000000000000000]
add_ln703          (add           ) [ 010111111111000000]
sext_ln1192        (sext          ) [ 000000000000000000]
mul_ln1192         (mul           ) [ 000000000000000000]
add_ln1192         (add           ) [ 000000000000000000]
ret_V_33           (add           ) [ 000000000000000000]
trunc_ln           (partselect    ) [ 010111111111100000]
add_ln703_2        (add           ) [ 010111111111000000]
sext_ln1116_5      (sext          ) [ 000000000000000000]
mul_ln1192_3       (mul           ) [ 000000000000000000]
ret_V_42           (add           ) [ 000000000000000000]
trunc_ln708_6      (partselect    ) [ 010111111111100000]
mul_ln703_2        (mul           ) [ 000000000000000000]
ret_V_22           (add           ) [ 010100000000000000]
mul_ln1192_5       (mul           ) [ 000000000000000000]
ret_V_46           (add           ) [ 000000000000000000]
trunc_ln708_s      (partselect    ) [ 010111111111100000]
lhs_V_3            (sext          ) [ 010011111110000000]
r_V_4              (sext          ) [ 010011111110000000]
sub_ln703          (sub           ) [ 000000000000000000]
add_ln703_1        (add           ) [ 010011111111100000]
rhs_V_4            (sext          ) [ 000000000000000000]
ret_V_38           (sub           ) [ 000000000000000000]
lhs_V_5            (sext          ) [ 000000000000000000]
ret_V_15           (add           ) [ 000000000000000000]
sext_ln1118_11     (sext          ) [ 000000000000000000]
lhs_V_6            (bitconcatenate) [ 000000000000000000]
mul_ln1193         (mul           ) [ 000000000000000000]
ret_V_39           (sub           ) [ 000000000000000000]
trunc_ln708_4      (partselect    ) [ 010011111111110000]
sext_ln700_8       (sext          ) [ 000000000000000000]
sext_ln700_9       (sext          ) [ 000000000000000000]
mul_ln700_3        (mul           ) [ 000000000000000000]
rhs_V_6            (bitconcatenate) [ 000000000000000000]
ret_V_43           (add           ) [ 000000000000000000]
trunc_ln708_7      (partselect    ) [ 010011111111110000]
add_ln1192_20      (add           ) [ 000000000000000000]
sext_ln1192_7      (sext          ) [ 000000000000000000]
mul_ln1192_6       (mul           ) [ 000000000000000000]
ret_V_47           (add           ) [ 000000000000000000]
trunc_ln708_10     (partselect    ) [ 010011111111110000]
add_ln703_3        (add           ) [ 010001111111110000]
r_V_21             (sext          ) [ 000000000000000000]
r_V_22             (mul           ) [ 010000000010000000]
rhs_V_3            (sext          ) [ 000000000000000000]
ret_V_37           (sub           ) [ 010000000001100000]
sext_ln703_1       (sext          ) [ 000000000000000000]
mul_ln703          (mul           ) [ 010000000001000000]
call_ret_i         (call          ) [ 000000000000000000]
outsin_V           (extractvalue  ) [ 010000000001000000]
r_V_48             (sub           ) [ 000000000000000000]
call_ret_i4        (call          ) [ 000000000000000000]
outcos_V_9         (extractvalue  ) [ 000000000000000000]
sext_ln703_6       (sext          ) [ 000000000000000000]
ret_V_35           (sub           ) [ 000000000000000000]
ret_V              (add           ) [ 010000000001000000]
call_ret_i5        (call          ) [ 000000000000000000]
outcos_V_2         (extractvalue  ) [ 010000000001000000]
call_ret_i8        (call          ) [ 000000000000000000]
outcos_V_10        (extractvalue  ) [ 010000000001100000]
outcos_V_4         (extractvalue  ) [ 010000000001111100]
sext_ln1118_9      (sext          ) [ 000000000000000000]
r_V_23             (mul           ) [ 010000000001000000]
lhs_V_4            (sext          ) [ 000000000000000000]
ret_V_13           (add           ) [ 000000000000000000]
r_V_24             (sext          ) [ 000000000000000000]
r_V_25             (mul           ) [ 010000000001000000]
outsin_V_13        (extractvalue  ) [ 000000000000000000]
sext_ln703_12      (sext          ) [ 000000000000000000]
ret_V_18           (add           ) [ 010000000001000000]
r_V_14             (sext          ) [ 000000000000000000]
sext_ln1118_2      (sext          ) [ 000000000000000000]
r_V_45             (mul           ) [ 000000000000000000]
sext_ln703_2       (sext          ) [ 000000000000000000]
ret_V_31           (add           ) [ 010000000000100000]
call_ret_i1        (call          ) [ 000000000000000000]
outcos_V           (extractvalue  ) [ 010000000000100000]
r_V_16             (sext          ) [ 000000000000000000]
sext_ln703_7       (sext          ) [ 000000000000000000]
sext_ln703_8       (sext          ) [ 000000000000000000]
mul_ln703_1        (mul           ) [ 000000000000000000]
call_ret_i6        (call          ) [ 000000000000000000]
outsin_V_10        (extractvalue  ) [ 000000000000000000]
rhs_V_1            (bitconcatenate) [ 000000000000000000]
sext_ln728_2       (sext          ) [ 000000000000000000]
ret_V_8            (sub           ) [ 010000000000100000]
call_ret_i7        (call          ) [ 000000000000000000]
outsin_V_11        (extractvalue  ) [ 000000000000000000]
r_V_7              (sext          ) [ 000000000000000000]
r_V_50             (sub           ) [ 010000000000100000]
r_V_9              (sext          ) [ 000000000000000000]
r_V_51             (mul           ) [ 010000000000110000]
r_V_15             (mul           ) [ 010000000000100000]
r_V_17             (mul           ) [ 010000000000100000]
sext_ln1116_7      (sext          ) [ 000000000000000000]
sext_ln1118_10     (sext          ) [ 000000000000000000]
r_V_26             (mul           ) [ 010000000000100000]
r_V_27             (sext          ) [ 000000000000000000]
r_V_28             (mul           ) [ 010000000000100000]
mul_ln728_1        (mul           ) [ 010000000000100000]
sext_ln1116_9      (sext          ) [ 000000000000000000]
r_V_29             (mul           ) [ 010000000000100000]
call_ret_i14       (call          ) [ 000000000000000000]
outsin_V_9         (extractvalue  ) [ 010000000000100000]
sext_ln1193_1      (sext          ) [ 000000000000000000]
ret_V_30           (mul           ) [ 010000000000010000]
sext_ln728         (sext          ) [ 000000000000000000]
sext_ln1118_3      (sext          ) [ 000000000000000000]
r_V_46             (mul           ) [ 000000000000000000]
sext_ln703_3       (sext          ) [ 000000000000000000]
ret_V_32           (sub           ) [ 010000000000010000]
call_ret_i2        (call          ) [ 000000000000000000]
outsin_V_1         (extractvalue  ) [ 010000000000010000]
call_ret_i3        (call          ) [ 000000000000000000]
outsin_V_2         (extractvalue  ) [ 010000000000010000]
lhs_V_1            (bitconcatenate) [ 000000000000000000]
sext_ln728_3       (sext          ) [ 000000000000000000]
ret_V_9            (add           ) [ 000000000000000000]
sext_ln1116        (sext          ) [ 000000000000000000]
sext_ln1118_5      (sext          ) [ 000000000000000000]
r_V_11             (mul           ) [ 010000000000010000]
call_ret_i9        (call          ) [ 000000000000000000]
outsin_V_5         (extractvalue  ) [ 010000000000010000]
sext_ln700_10      (sext          ) [ 000000000000000000]
mul_ln700_5        (mul           ) [ 000000000000000000]
mul_ln728          (mul           ) [ 000000000000000000]
rhs_V_2            (bitconcatenate) [ 000000000000000000]
sext_ln700_11      (sext          ) [ 000000000000000000]
add_ln700_1        (add           ) [ 010000000000010000]
sext_ln1118        (sext          ) [ 000000000000000000]
r_V_18             (mul           ) [ 010000000000010000]
r_V_19             (sext          ) [ 000000000000000000]
sext_ln1118_8      (sext          ) [ 000000000000000000]
r_V_52             (mul           ) [ 000000000000000000]
lhs_V_2            (bitconcatenate) [ 000000000000000000]
sext_ln728_4       (sext          ) [ 000000000000000000]
ret_V_11           (add           ) [ 010000000000010000]
sext_ln700_6       (sext          ) [ 010000000000010000]
sext_ln700_7       (sext          ) [ 010000000000010000]
sext_ln703_13      (sext          ) [ 000000000000000000]
lhs_V_7            (bitconcatenate) [ 000000000000000000]
mul_ln1193_1       (mul           ) [ 000000000000000000]
ret_V_41           (add           ) [ 010000000000010000]
call_ret_i12       (call          ) [ 000000000000000000]
outcos_V_5         (extractvalue  ) [ 010000000000010000]
sext_ln703_14      (sext          ) [ 000000000000000000]
ret_V_25           (add           ) [ 000000000000000000]
sext_ln1116_14     (sext          ) [ 000000000000000000]
r_V_36             (mul           ) [ 010000000000010000]
r_V_37             (sext          ) [ 000000000000000000]
r_V_38             (mul           ) [ 010000000000010000]
call_ret_i15       (call          ) [ 000000000000000000]
outcos_V_7         (extractvalue  ) [ 010000000000010000]
sext_ln703_4       (sext          ) [ 000000000000000000]
ret_V_4            (add           ) [ 000000000000000000]
sext_ln700_1       (sext          ) [ 000000000000000000]
sext_ln700_2       (sext          ) [ 000000000000000000]
mul_ln700          (mul           ) [ 000000000000000000]
lhs_V              (bitconcatenate) [ 000000000000000000]
sext_ln700_3       (sext          ) [ 000000000000000000]
add_ln700          (add           ) [ 000000000000000000]
r_V                (sext          ) [ 000000000000000000]
r_V_47             (mul           ) [ 000000000000000000]
rhs_V              (bitconcatenate) [ 000000000000000000]
sext_ln728_1       (sext          ) [ 000000000000000000]
ret_V_34           (add           ) [ 000000000000000000]
trunc_ln708_1      (partselect    ) [ 010000000000001111]
sext_ln1116_1      (sext          ) [ 000000000000000000]
sext_ln1118_6      (sext          ) [ 000000000000000000]
r_V_12             (mul           ) [ 010000000000001000]
call_ret_i10       (call          ) [ 000000000000000000]
outsin_V_6         (extractvalue  ) [ 010000000000001000]
sext_ln700_4       (sext          ) [ 000000000000000000]
sext_ln700_5       (sext          ) [ 000000000000000000]
mul_ln700_1        (mul           ) [ 000000000000000000]
shl_ln             (bitconcatenate) [ 000000000000000000]
sub_ln700          (sub           ) [ 010000000000001000]
mul_ln700_2        (mul           ) [ 010000000000001000]
call_ret_i11       (call          ) [ 000000000000000000]
outsin_V_12        (extractvalue  ) [ 010000000000001000]
ret_V_20           (add           ) [ 000000000000000000]
sext_ln1116_10     (sext          ) [ 000000000000000000]
sext_ln1118_12     (sext          ) [ 000000000000000000]
r_V_30             (mul           ) [ 010000000000001000]
r_V_31             (sext          ) [ 000000000000000000]
r_V_32             (mul           ) [ 010000000000001000]
call_ret_i13       (call          ) [ 000000000000000000]
outcos_V_6         (extractvalue  ) [ 010000000000001000]
sext_ln1116_16     (sext          ) [ 000000000000000000]
sext_ln1118_14     (sext          ) [ 000000000000000000]
r_V_39             (mul           ) [ 010000000000001000]
r_V_40             (sext          ) [ 000000000000000000]
r_V_41             (mul           ) [ 010000000000001000]
call_ret_i16       (call          ) [ 000000000000000000]
outcos_V_8         (extractvalue  ) [ 010000000000001000]
sext_ln1116_2      (sext          ) [ 000000000000000000]
sext_ln1118_7      (sext          ) [ 000000000000000000]
r_V_13             (mul           ) [ 010000000000000100]
shl_ln700_1        (bitconcatenate) [ 000000000000000000]
sub_ln700_1        (sub           ) [ 000000000000000000]
rhs_V_5            (bitconcatenate) [ 000000000000000000]
sext_ln728_5       (sext          ) [ 000000000000000000]
ret_V_40           (add           ) [ 000000000000000000]
trunc_ln708_5      (partselect    ) [ 010000000000000111]
sext_ln1116_12     (sext          ) [ 000000000000000000]
sext_ln1118_13     (sext          ) [ 000000000000000000]
r_V_33             (mul           ) [ 010000000000000100]
r_V_34             (sext          ) [ 000000000000000000]
r_V_35             (mul           ) [ 010000000000000100]
sext_ln1116_18     (sext          ) [ 000000000000000000]
sext_ln1118_15     (sext          ) [ 000000000000000000]
r_V_42             (mul           ) [ 010000000000000100]
r_V_43             (sext          ) [ 000000000000000000]
r_V_44             (mul           ) [ 010000000000000100]
sext_ln1192_1      (sext          ) [ 010000000000000010]
sext_ln1192_2      (sext          ) [ 010000000000000010]
sext_ln1192_3      (sext          ) [ 010000000000000010]
sext_ln1192_4      (sext          ) [ 010000000000000010]
sext_ln1192_5      (sext          ) [ 010000000000000010]
sext_ln1192_6      (sext          ) [ 010000000000000010]
mul_ln1192_2       (mul           ) [ 010000000000000001]
mul_ln1192_4       (mul           ) [ 010000000000000001]
mul_ln1192_7       (mul           ) [ 010000000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000000]
specinterface_ln32 (specinterface ) [ 000000000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000000000]
write_ln50         (write         ) [ 000000000000000000]
ret_V_36           (add           ) [ 000000000000000000]
trunc_ln708_3      (partselect    ) [ 000000000000000000]
write_ln51         (write         ) [ 000000000000000000]
write_ln52         (write         ) [ 000000000000000000]
ret_V_44           (add           ) [ 000000000000000000]
trunc_ln708_8      (partselect    ) [ 000000000000000000]
write_ln53         (write         ) [ 000000000000000000]
ret_V_48           (add           ) [ 000000000000000000]
trunc_ln708_11     (partselect    ) [ 000000000000000000]
write_ln54         (write         ) [ 000000000000000000]
ret_ln56           (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i256P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<16, 6>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i16.i20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i26.i10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i25.i10"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i24.i10"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i36.i20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i76.i56.i20"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i12.i60"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i76.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="x_V_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="256" slack="0"/>
<pin id="192" dir="0" index="1" bw="256" slack="0"/>
<pin id="193" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln50_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="4"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/17 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln51_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/17 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln52_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="3"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/17 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln53_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/17 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln54_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/17 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_generic_sincos_16_6_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="24" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_generic_sincos_16_6_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_generic_sincos_16_6_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="0"/>
<pin id="244" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_generic_sincos_16_6_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_generic_sincos_16_6_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="24" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_generic_sincos_16_6_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_generic_sincos_16_6_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="24" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="1"/>
<pin id="264" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_generic_sincos_16_6_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="24" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="1"/>
<pin id="269" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_generic_sincos_16_6_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="1"/>
<pin id="274" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_generic_sincos_16_6_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_generic_sincos_16_6_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="24" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="2"/>
<pin id="284" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_generic_sincos_16_6_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="1"/>
<pin id="289" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_generic_sincos_16_6_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_generic_sincos_16_6_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="24" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_generic_sincos_16_6_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="1"/>
<pin id="304" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_generic_sincos_16_6_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="1"/>
<pin id="309" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_generic_sincos_16_6_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="24" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="1"/>
<pin id="314" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i16/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Val2_9_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="256" slack="0"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="0" index="3" bw="9" slack="0"/>
<pin id="321" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln700_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="256" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="0" index="3" bw="8" slack="0"/>
<pin id="335" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Val2_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="256" slack="0"/>
<pin id="343" dir="0" index="2" bw="9" slack="0"/>
<pin id="344" dir="0" index="3" bw="9" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln1118_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Val2_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="256" slack="0"/>
<pin id="357" dir="0" index="2" bw="7" slack="0"/>
<pin id="358" dir="0" index="3" bw="7" slack="0"/>
<pin id="359" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln51_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="256" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln703_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln708_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="26" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Val2_20_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="256" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_20/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="rhs_V_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="26" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln708_9_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="26" slack="0"/>
<pin id="408" dir="0" index="2" bw="5" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln703_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln703_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="1"/>
<pin id="419" dir="0" index="1" bw="16" slack="1"/>
<pin id="420" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln1192_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="ret_V_33_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="21" slack="0"/>
<pin id="427" dir="0" index="1" bw="26" slack="0"/>
<pin id="428" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="26" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln703_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="1"/>
<pin id="443" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln1116_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="1"/>
<pin id="448" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln708_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="26" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln708_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="26" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="0" index="3" bw="6" slack="0"/>
<pin id="463" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="lhs_V_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="2"/>
<pin id="469" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="r_V_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="2"/>
<pin id="472" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln703_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="2"/>
<pin id="475" dir="0" index="1" bw="16" slack="2"/>
<pin id="476" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln703_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="rhs_V_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="2"/>
<pin id="486" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="ret_V_38_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_38/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="lhs_V_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="17" slack="0"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ret_V_15_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="17" slack="0"/>
<pin id="500" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln1118_11_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="0"/>
<pin id="505" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="lhs_V_6_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="26" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="2"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln708_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="26" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sext_ln700_8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="2"/>
<pin id="525" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln700_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="28" slack="1"/>
<pin id="528" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="rhs_V_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="36" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="2"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="ret_V_43_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="36" slack="0"/>
<pin id="538" dir="0" index="1" bw="36" slack="0"/>
<pin id="539" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="trunc_ln708_7_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="36" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="0" index="3" bw="7" slack="0"/>
<pin id="546" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln708_10_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="0"/>
<pin id="553" dir="0" index="1" bw="26" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln703_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="3"/>
<pin id="563" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="r_V_21_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="8"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_21/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="rhs_V_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="9"/>
<pin id="571" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="ret_V_37_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="7"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/10 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sext_ln703_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="9"/>
<pin id="579" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="outsin_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="24" slack="0"/>
<pin id="582" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="r_V_48_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="16" slack="7"/>
<pin id="587" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_48/10 "/>
</bind>
</comp>

<comp id="589" class="1004" name="outcos_V_9_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="24" slack="0"/>
<pin id="591" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/10 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln703_6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="0"/>
<pin id="595" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="ret_V_35_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="17" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="0"/>
<pin id="600" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="ret_V_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="13" slack="0"/>
<pin id="605" dir="0" index="1" bw="17" slack="0"/>
<pin id="606" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="outcos_V_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="24" slack="0"/>
<pin id="611" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="outcos_V_10_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="24" slack="0"/>
<pin id="615" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_10/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="outcos_V_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="24" slack="0"/>
<pin id="619" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/10 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln1118_9_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="624" class="1004" name="r_V_23_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="7" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="lhs_V_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="17" slack="0"/>
<pin id="632" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="ret_V_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="0" index="1" bw="17" slack="0"/>
<pin id="637" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/10 "/>
</bind>
</comp>

<comp id="640" class="1004" name="r_V_24_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="18" slack="0"/>
<pin id="642" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_24/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="outsin_V_13_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="24" slack="0"/>
<pin id="646" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_13/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln703_12_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="0"/>
<pin id="650" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_12/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="ret_V_18_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="12" slack="0"/>
<pin id="655" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="r_V_14_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="10"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln1118_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="1"/>
<pin id="663" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="outcos_V_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="0"/>
<pin id="666" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/11 "/>
</bind>
</comp>

<comp id="668" class="1004" name="r_V_16_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="10"/>
<pin id="670" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln703_7_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="17" slack="1"/>
<pin id="673" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/11 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sext_ln703_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="1"/>
<pin id="676" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="outsin_V_10_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="24" slack="0"/>
<pin id="679" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/11 "/>
</bind>
</comp>

<comp id="681" class="1004" name="rhs_V_1_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="22" slack="0"/>
<pin id="683" dir="0" index="1" bw="12" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/11 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln728_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="22" slack="0"/>
<pin id="691" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="outsin_V_11_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="24" slack="0"/>
<pin id="695" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="r_V_7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/11 "/>
</bind>
</comp>

<comp id="701" class="1004" name="r_V_50_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="12" slack="0"/>
<pin id="704" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_50/11 "/>
</bind>
</comp>

<comp id="707" class="1004" name="r_V_9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="1"/>
<pin id="709" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln1116_7_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="39" slack="1"/>
<pin id="712" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/11 "/>
</bind>
</comp>

<comp id="713" class="1004" name="sext_ln1118_10_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="36" slack="1"/>
<pin id="715" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/11 "/>
</bind>
</comp>

<comp id="716" class="1004" name="r_V_26_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="39" slack="0"/>
<pin id="718" dir="0" index="1" bw="36" slack="0"/>
<pin id="719" dir="1" index="2" bw="69" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/11 "/>
</bind>
</comp>

<comp id="722" class="1004" name="r_V_27_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="1"/>
<pin id="724" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_27/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln1116_9_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="13" slack="1"/>
<pin id="727" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="outsin_V_9_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="24" slack="0"/>
<pin id="730" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln1193_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="17" slack="2"/>
<pin id="734" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln728_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="11"/>
<pin id="737" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/12 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln1118_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="1"/>
<pin id="740" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/12 "/>
</bind>
</comp>

<comp id="741" class="1004" name="outsin_V_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="24" slack="0"/>
<pin id="743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="outsin_V_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="24" slack="0"/>
<pin id="747" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_2/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="lhs_V_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="23" slack="0"/>
<pin id="751" dir="0" index="1" bw="13" slack="1"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/12 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sext_ln728_3_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="23" slack="0"/>
<pin id="758" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="ret_V_9_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="23" slack="0"/>
<pin id="762" dir="0" index="1" bw="24" slack="1"/>
<pin id="763" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/12 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln1116_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="28" slack="1"/>
<pin id="767" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln1118_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="24" slack="0"/>
<pin id="770" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/12 "/>
</bind>
</comp>

<comp id="772" class="1004" name="r_V_11_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="28" slack="0"/>
<pin id="774" dir="0" index="1" bw="24" slack="0"/>
<pin id="775" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="outsin_V_5_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="24" slack="0"/>
<pin id="780" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/12 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sext_ln700_10_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="mul_ln700_5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="7" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_5/12 "/>
</bind>
</comp>

<comp id="791" class="1004" name="rhs_V_2_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="22" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/12 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln700_11_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_11/12 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln700_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="36" slack="0"/>
<pin id="805" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln1118_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/12 "/>
</bind>
</comp>

<comp id="811" class="1004" name="r_V_18_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/12 "/>
</bind>
</comp>

<comp id="817" class="1004" name="r_V_19_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="11"/>
<pin id="819" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_19/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1118_8_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="12" slack="2"/>
<pin id="822" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/12 "/>
</bind>
</comp>

<comp id="823" class="1004" name="lhs_V_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="26" slack="0"/>
<pin id="825" dir="0" index="1" bw="16" slack="11"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sext_ln728_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="26" slack="0"/>
<pin id="832" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln700_6_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="69" slack="1"/>
<pin id="836" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/12 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln700_7_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="24" slack="1"/>
<pin id="839" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/12 "/>
</bind>
</comp>

<comp id="840" class="1004" name="grp_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="69" slack="0"/>
<pin id="842" dir="0" index="1" bw="24" slack="0"/>
<pin id="843" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="sext_ln703_13_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="26" slack="1"/>
<pin id="848" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_13/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="lhs_V_7_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="36" slack="0"/>
<pin id="851" dir="0" index="1" bw="26" slack="1"/>
<pin id="852" dir="0" index="2" bw="1" slack="0"/>
<pin id="853" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="outcos_V_5_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="24" slack="0"/>
<pin id="858" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/12 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln703_14_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="12" slack="2"/>
<pin id="862" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_14/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="ret_V_25_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="0"/>
<pin id="865" dir="0" index="1" bw="12" slack="0"/>
<pin id="866" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sext_ln1116_14_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="0"/>
<pin id="871" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_14/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="r_V_37_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="12" slack="1"/>
<pin id="875" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_37/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="outcos_V_7_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="24" slack="0"/>
<pin id="878" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_7/12 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sext_ln703_4_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="23" slack="1"/>
<pin id="882" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="sext_ln700_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="12" slack="1"/>
<pin id="885" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="lhs_V_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="35" slack="0"/>
<pin id="888" dir="0" index="1" bw="25" slack="1"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln700_3_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="35" slack="0"/>
<pin id="895" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/13 "/>
</bind>
</comp>

<comp id="897" class="1004" name="r_V_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="12" slack="1"/>
<pin id="899" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/13 "/>
</bind>
</comp>

<comp id="900" class="1004" name="rhs_V_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="34" slack="0"/>
<pin id="902" dir="0" index="1" bw="24" slack="0"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln728_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="34" slack="0"/>
<pin id="909" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="ret_V_34_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="34" slack="0"/>
<pin id="913" dir="0" index="1" bw="36" slack="0"/>
<pin id="914" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln708_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="36" slack="0"/>
<pin id="919" dir="0" index="2" bw="6" slack="0"/>
<pin id="920" dir="0" index="3" bw="7" slack="0"/>
<pin id="921" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/13 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln1116_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="50" slack="1"/>
<pin id="928" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/13 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln1118_6_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="12" slack="1"/>
<pin id="931" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/13 "/>
</bind>
</comp>

<comp id="932" class="1004" name="r_V_12_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="50" slack="0"/>
<pin id="934" dir="0" index="1" bw="12" slack="0"/>
<pin id="935" dir="1" index="2" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/13 "/>
</bind>
</comp>

<comp id="938" class="1004" name="outsin_V_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="24" slack="0"/>
<pin id="940" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_6/13 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln700_4_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="39" slack="1"/>
<pin id="944" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/13 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln700_5_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="28" slack="1"/>
<pin id="947" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="mul_ln700_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="39" slack="0"/>
<pin id="950" dir="0" index="1" bw="28" slack="0"/>
<pin id="951" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/13 "/>
</bind>
</comp>

<comp id="954" class="1004" name="shl_ln_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="56" slack="0"/>
<pin id="956" dir="0" index="1" bw="36" slack="1"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sub_ln700_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="56" slack="0"/>
<pin id="963" dir="0" index="1" bw="56" slack="0"/>
<pin id="964" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/13 "/>
</bind>
</comp>

<comp id="967" class="1004" name="outsin_V_12_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="24" slack="0"/>
<pin id="969" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/13 "/>
</bind>
</comp>

<comp id="971" class="1004" name="ret_V_20_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="36" slack="1"/>
<pin id="974" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sext_ln1116_10_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="36" slack="0"/>
<pin id="978" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/13 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sext_ln1118_12_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="24" slack="2"/>
<pin id="982" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/13 "/>
</bind>
</comp>

<comp id="983" class="1004" name="r_V_30_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="36" slack="0"/>
<pin id="985" dir="0" index="1" bw="24" slack="0"/>
<pin id="986" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/13 "/>
</bind>
</comp>

<comp id="989" class="1004" name="r_V_31_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="1"/>
<pin id="991" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_31/13 "/>
</bind>
</comp>

<comp id="992" class="1004" name="outcos_V_6_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="24" slack="0"/>
<pin id="994" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/13 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln1116_16_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="26" slack="1"/>
<pin id="998" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_16/13 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln1118_14_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="24" slack="1"/>
<pin id="1001" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="r_V_39_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="26" slack="0"/>
<pin id="1004" dir="0" index="1" bw="24" slack="0"/>
<pin id="1005" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="r_V_40_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="12" slack="1"/>
<pin id="1010" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_40/13 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="outcos_V_8_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="24" slack="0"/>
<pin id="1013" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/13 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln1116_2_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="61" slack="1"/>
<pin id="1017" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/14 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln1118_7_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="12" slack="1"/>
<pin id="1020" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/14 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="r_V_13_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="61" slack="0"/>
<pin id="1023" dir="0" index="1" bw="12" slack="0"/>
<pin id="1024" dir="1" index="2" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/14 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="shl_ln700_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="76" slack="0"/>
<pin id="1029" dir="0" index="1" bw="56" slack="1"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/14 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sub_ln700_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="76" slack="0"/>
<pin id="1036" dir="0" index="1" bw="76" slack="1"/>
<pin id="1037" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/14 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="rhs_V_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="72" slack="0"/>
<pin id="1041" dir="0" index="1" bw="12" slack="1"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/14 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sext_ln728_5_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="72" slack="0"/>
<pin id="1048" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/14 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="ret_V_40_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="72" slack="0"/>
<pin id="1052" dir="0" index="1" bw="76" slack="0"/>
<pin id="1053" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/14 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="trunc_ln708_5_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="0"/>
<pin id="1058" dir="0" index="1" bw="76" slack="0"/>
<pin id="1059" dir="0" index="2" bw="7" slack="0"/>
<pin id="1060" dir="0" index="3" bw="8" slack="0"/>
<pin id="1061" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/14 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sext_ln1116_12_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="58" slack="1"/>
<pin id="1068" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/14 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="sext_ln1118_13_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="24" slack="1"/>
<pin id="1071" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/14 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="r_V_33_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="58" slack="0"/>
<pin id="1074" dir="0" index="1" bw="24" slack="0"/>
<pin id="1075" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/14 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="r_V_34_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="12" slack="1"/>
<pin id="1080" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_34/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="sext_ln1116_18_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="50" slack="1"/>
<pin id="1083" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_18/14 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sext_ln1118_15_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="24" slack="1"/>
<pin id="1086" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/14 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="r_V_42_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="50" slack="0"/>
<pin id="1089" dir="0" index="1" bw="24" slack="0"/>
<pin id="1090" dir="1" index="2" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_42/14 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="r_V_43_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="12" slack="1"/>
<pin id="1095" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_43/14 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="sext_ln1192_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="72" slack="1"/>
<pin id="1098" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/15 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="sext_ln1192_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="12" slack="5"/>
<pin id="1101" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/15 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="grp_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="72" slack="0"/>
<pin id="1104" dir="0" index="1" bw="12" slack="0"/>
<pin id="1105" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/15 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1192_3_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="80" slack="1"/>
<pin id="1110" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/15 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="sext_ln1192_4_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="24" slack="1"/>
<pin id="1113" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/15 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="80" slack="0"/>
<pin id="1116" dir="0" index="1" bw="24" slack="0"/>
<pin id="1117" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/15 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="sext_ln1192_5_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="68" slack="1"/>
<pin id="1122" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/15 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sext_ln1192_6_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="24" slack="1"/>
<pin id="1125" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/15 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="68" slack="0"/>
<pin id="1128" dir="0" index="1" bw="24" slack="0"/>
<pin id="1129" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/15 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="ret_V_36_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="71" slack="0"/>
<pin id="1134" dir="0" index="1" bw="76" slack="1"/>
<pin id="1135" dir="1" index="2" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/17 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="trunc_ln708_3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="0"/>
<pin id="1139" dir="0" index="1" bw="76" slack="0"/>
<pin id="1140" dir="0" index="2" bw="7" slack="0"/>
<pin id="1141" dir="0" index="3" bw="8" slack="0"/>
<pin id="1142" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/17 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="ret_V_44_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="91" slack="0"/>
<pin id="1150" dir="0" index="1" bw="96" slack="1"/>
<pin id="1151" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/17 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="trunc_ln708_8_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="0"/>
<pin id="1155" dir="0" index="1" bw="96" slack="0"/>
<pin id="1156" dir="0" index="2" bw="8" slack="0"/>
<pin id="1157" dir="0" index="3" bw="8" slack="0"/>
<pin id="1158" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/17 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="ret_V_48_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="81" slack="0"/>
<pin id="1166" dir="0" index="1" bw="86" slack="1"/>
<pin id="1167" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/17 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="trunc_ln708_11_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="0"/>
<pin id="1171" dir="0" index="1" bw="86" slack="0"/>
<pin id="1172" dir="0" index="2" bw="8" slack="0"/>
<pin id="1173" dir="0" index="3" bw="8" slack="0"/>
<pin id="1174" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/17 "/>
</bind>
</comp>

<comp id="1180" class="1007" name="mul_ln1192_1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="26" slack="0"/>
<pin id="1182" dir="0" index="1" bw="16" slack="0"/>
<pin id="1183" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="1186" class="1007" name="r_V_49_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="26" slack="0"/>
<pin id="1188" dir="0" index="1" bw="16" slack="0"/>
<pin id="1189" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_49/1 "/>
</bind>
</comp>

<comp id="1193" class="1007" name="grp_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="26" slack="0"/>
<pin id="1195" dir="0" index="1" bw="16" slack="0"/>
<pin id="1196" dir="0" index="2" bw="26" slack="0"/>
<pin id="1197" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/1 ret_V_45/1 "/>
</bind>
</comp>

<comp id="1202" class="1007" name="grp_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="26" slack="0"/>
<pin id="1204" dir="0" index="1" bw="16" slack="0"/>
<pin id="1205" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="1206" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="1210" class="1007" name="grp_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="26" slack="0"/>
<pin id="1212" dir="0" index="1" bw="16" slack="0"/>
<pin id="1213" dir="0" index="2" bw="26" slack="0"/>
<pin id="1214" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/2 ret_V_42/2 "/>
</bind>
</comp>

<comp id="1219" class="1007" name="grp_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="28" slack="0"/>
<pin id="1221" dir="0" index="1" bw="16" slack="0"/>
<pin id="1222" dir="0" index="2" bw="28" slack="0"/>
<pin id="1223" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_2/2 ret_V_22/2 "/>
</bind>
</comp>

<comp id="1227" class="1007" name="grp_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="26" slack="0"/>
<pin id="1229" dir="0" index="1" bw="16" slack="0"/>
<pin id="1230" dir="0" index="2" bw="26" slack="0"/>
<pin id="1231" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_46/2 "/>
</bind>
</comp>

<comp id="1236" class="1007" name="grp_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="18" slack="0"/>
<pin id="1238" dir="0" index="1" bw="18" slack="0"/>
<pin id="1239" dir="0" index="2" bw="26" slack="0"/>
<pin id="1240" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_39/3 "/>
</bind>
</comp>

<comp id="1245" class="1007" name="mul_ln700_3_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="28" slack="0"/>
<pin id="1247" dir="0" index="1" bw="16" slack="0"/>
<pin id="1248" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/3 "/>
</bind>
</comp>

<comp id="1252" class="1007" name="grp_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="0"/>
<pin id="1254" dir="0" index="1" bw="16" slack="0"/>
<pin id="1255" dir="0" index="2" bw="26" slack="0"/>
<pin id="1256" dir="0" index="3" bw="26" slack="0"/>
<pin id="1257" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_20/3 sext_ln1192_7/3 mul_ln1192_6/3 ret_V_47/3 "/>
</bind>
</comp>

<comp id="1263" class="1007" name="r_V_22_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="16" slack="0"/>
<pin id="1265" dir="0" index="1" bw="16" slack="0"/>
<pin id="1266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/9 "/>
</bind>
</comp>

<comp id="1269" class="1007" name="mul_ln703_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="23" slack="0"/>
<pin id="1271" dir="0" index="1" bw="16" slack="0"/>
<pin id="1272" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/10 "/>
</bind>
</comp>

<comp id="1275" class="1007" name="r_V_25_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="18" slack="0"/>
<pin id="1277" dir="0" index="1" bw="18" slack="0"/>
<pin id="1278" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/10 "/>
</bind>
</comp>

<comp id="1281" class="1007" name="grp_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="20" slack="0"/>
<pin id="1283" dir="0" index="1" bw="12" slack="0"/>
<pin id="1284" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="1285" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_45/11 sext_ln703_2/11 ret_V_31/11 "/>
</bind>
</comp>

<comp id="1288" class="1007" name="grp_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="17" slack="0"/>
<pin id="1290" dir="0" index="1" bw="12" slack="0"/>
<pin id="1291" dir="0" index="2" bw="22" slack="0"/>
<pin id="1292" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703_1/11 ret_V_8/11 "/>
</bind>
</comp>

<comp id="1296" class="1007" name="r_V_51_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="12" slack="0"/>
<pin id="1298" dir="0" index="1" bw="12" slack="0"/>
<pin id="1299" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_51/11 "/>
</bind>
</comp>

<comp id="1302" class="1007" name="r_V_15_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="16" slack="0"/>
<pin id="1304" dir="0" index="1" bw="16" slack="0"/>
<pin id="1305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/11 "/>
</bind>
</comp>

<comp id="1308" class="1007" name="r_V_17_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="16" slack="0"/>
<pin id="1310" dir="0" index="1" bw="16" slack="0"/>
<pin id="1311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/11 "/>
</bind>
</comp>

<comp id="1314" class="1007" name="r_V_28_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="12" slack="0"/>
<pin id="1316" dir="0" index="1" bw="12" slack="0"/>
<pin id="1317" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/11 "/>
</bind>
</comp>

<comp id="1320" class="1007" name="mul_ln728_1_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="26" slack="0"/>
<pin id="1322" dir="0" index="1" bw="16" slack="10"/>
<pin id="1323" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/11 "/>
</bind>
</comp>

<comp id="1325" class="1007" name="r_V_29_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="13" slack="0"/>
<pin id="1327" dir="0" index="1" bw="13" slack="0"/>
<pin id="1328" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/11 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="ret_V_30_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="25" slack="0"/>
<pin id="1333" dir="0" index="1" bw="17" slack="0"/>
<pin id="1334" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_30/12 "/>
</bind>
</comp>

<comp id="1337" class="1007" name="grp_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="20" slack="0"/>
<pin id="1339" dir="0" index="1" bw="12" slack="0"/>
<pin id="1340" dir="0" index="2" bw="23" slack="2147483647"/>
<pin id="1341" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_46/12 sext_ln703_3/12 ret_V_32/12 "/>
</bind>
</comp>

<comp id="1344" class="1007" name="mul_ln728_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="22" slack="0"/>
<pin id="1346" dir="0" index="1" bw="16" slack="0"/>
<pin id="1347" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/12 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="grp_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="0"/>
<pin id="1353" dir="0" index="1" bw="12" slack="0"/>
<pin id="1354" dir="0" index="2" bw="26" slack="0"/>
<pin id="1355" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_52/12 ret_V_11/12 "/>
</bind>
</comp>

<comp id="1359" class="1007" name="grp_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="36" slack="0"/>
<pin id="1361" dir="0" index="1" bw="26" slack="0"/>
<pin id="1362" dir="0" index="2" bw="36" slack="0"/>
<pin id="1363" dir="1" index="3" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/12 ret_V_41/12 "/>
</bind>
</comp>

<comp id="1367" class="1007" name="r_V_36_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="13" slack="0"/>
<pin id="1369" dir="0" index="1" bw="13" slack="0"/>
<pin id="1370" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/12 "/>
</bind>
</comp>

<comp id="1373" class="1007" name="r_V_38_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="12" slack="0"/>
<pin id="1375" dir="0" index="1" bw="12" slack="0"/>
<pin id="1376" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_38/12 "/>
</bind>
</comp>

<comp id="1379" class="1007" name="grp_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="24" slack="0"/>
<pin id="1381" dir="0" index="1" bw="23" slack="0"/>
<pin id="1382" dir="0" index="2" bw="12" slack="0"/>
<pin id="1383" dir="0" index="3" bw="35" slack="0"/>
<pin id="1384" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_4/13 sext_ln700_1/13 mul_ln700/13 add_ln700/13 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="r_V_47_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="12" slack="0"/>
<pin id="1392" dir="0" index="1" bw="12" slack="0"/>
<pin id="1393" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_47/13 "/>
</bind>
</comp>

<comp id="1397" class="1007" name="r_V_32_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="12" slack="0"/>
<pin id="1399" dir="0" index="1" bw="12" slack="0"/>
<pin id="1400" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/13 "/>
</bind>
</comp>

<comp id="1403" class="1007" name="r_V_41_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="12" slack="0"/>
<pin id="1405" dir="0" index="1" bw="12" slack="0"/>
<pin id="1406" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_41/13 "/>
</bind>
</comp>

<comp id="1409" class="1007" name="r_V_35_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="12" slack="0"/>
<pin id="1411" dir="0" index="1" bw="12" slack="0"/>
<pin id="1412" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/14 "/>
</bind>
</comp>

<comp id="1415" class="1007" name="r_V_44_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="12" slack="0"/>
<pin id="1417" dir="0" index="1" bw="12" slack="0"/>
<pin id="1418" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_44/14 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="p_Val2_9_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="1"/>
<pin id="1423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="p_Val2_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="16" slack="1"/>
<pin id="1432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="p_Val2_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="16" slack="1"/>
<pin id="1439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="sext_ln1118_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="26" slack="10"/>
<pin id="1449" dir="1" index="1" bw="26" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="p_Val2_2_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="16" slack="1"/>
<pin id="1454" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="mul_ln1192_1_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="26" slack="1"/>
<pin id="1464" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="trunc_ln51_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="16" slack="1"/>
<pin id="1469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="sub_ln703_1_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="1"/>
<pin id="1474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="trunc_ln708_2_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="16" slack="1"/>
<pin id="1479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="p_Val2_20_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="16" slack="1"/>
<pin id="1484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="trunc_ln708_9_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="16" slack="1"/>
<pin id="1494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="add_ln703_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="1"/>
<pin id="1499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="trunc_ln_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="1"/>
<pin id="1504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1507" class="1005" name="add_ln703_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="trunc_ln708_6_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="1"/>
<pin id="1514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="ret_V_22_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="28" slack="1"/>
<pin id="1519" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="trunc_ln708_s_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="1"/>
<pin id="1524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1527" class="1005" name="lhs_V_3_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="17" slack="7"/>
<pin id="1529" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="r_V_4_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="17" slack="7"/>
<pin id="1534" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="add_ln703_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="16" slack="1"/>
<pin id="1539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="trunc_ln708_4_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="16" slack="1"/>
<pin id="1544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln708_7_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="1"/>
<pin id="1549" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="trunc_ln708_10_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="1"/>
<pin id="1554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="add_ln703_3_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="16" slack="1"/>
<pin id="1559" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="r_V_22_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="32" slack="1"/>
<pin id="1564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_22 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="ret_V_37_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="17" slack="2"/>
<pin id="1569" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="mul_ln703_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="23" slack="1"/>
<pin id="1574" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="outsin_V_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="12" slack="1"/>
<pin id="1579" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1583" class="1005" name="ret_V_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="17" slack="1"/>
<pin id="1585" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1588" class="1005" name="outcos_V_2_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="12" slack="1"/>
<pin id="1590" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="outcos_V_10_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="12" slack="1"/>
<pin id="1595" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_10 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="outcos_V_4_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="12" slack="2"/>
<pin id="1601" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="outcos_V_4 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="r_V_23_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="39" slack="1"/>
<pin id="1607" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="r_V_25_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="36" slack="1"/>
<pin id="1612" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="ret_V_18_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="13" slack="1"/>
<pin id="1617" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="ret_V_31_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="23" slack="1"/>
<pin id="1622" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="outcos_V_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="12" slack="1"/>
<pin id="1627" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V "/>
</bind>
</comp>

<comp id="1630" class="1005" name="ret_V_8_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="28" slack="1"/>
<pin id="1632" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="r_V_50_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="13" slack="1"/>
<pin id="1637" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V_50 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="r_V_51_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="24" slack="1"/>
<pin id="1642" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_51 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="r_V_15_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="r_V_17_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="r_V_26_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="69" slack="1"/>
<pin id="1658" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="r_V_28_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="24" slack="1"/>
<pin id="1663" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_28 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="mul_ln728_1_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="26" slack="1"/>
<pin id="1668" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728_1 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="r_V_29_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="26" slack="1"/>
<pin id="1673" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="outsin_V_9_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="12" slack="1"/>
<pin id="1678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="ret_V_30_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="25" slack="1"/>
<pin id="1683" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="ret_V_32_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="23" slack="1"/>
<pin id="1688" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="outsin_V_1_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="12" slack="1"/>
<pin id="1693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="outsin_V_2_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="12" slack="1"/>
<pin id="1698" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_2 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="r_V_11_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="50" slack="1"/>
<pin id="1703" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="outsin_V_5_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="12" slack="1"/>
<pin id="1708" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="add_ln700_1_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="36" slack="1"/>
<pin id="1713" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="r_V_18_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="39" slack="1"/>
<pin id="1718" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="ret_V_11_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="28" slack="1"/>
<pin id="1723" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="sext_ln700_6_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="76" slack="1"/>
<pin id="1728" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_6 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="sext_ln700_7_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="76" slack="1"/>
<pin id="1733" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln700_7 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="ret_V_41_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="36" slack="1"/>
<pin id="1738" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="outcos_V_5_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="12" slack="1"/>
<pin id="1743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_5 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="r_V_36_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="26" slack="1"/>
<pin id="1748" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="r_V_38_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="24" slack="1"/>
<pin id="1753" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_38 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="outcos_V_7_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="12" slack="1"/>
<pin id="1758" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_7 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="trunc_ln708_1_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="16" slack="4"/>
<pin id="1763" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="r_V_12_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="61" slack="1"/>
<pin id="1768" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="outsin_V_6_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="12" slack="1"/>
<pin id="1773" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="sub_ln700_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="56" slack="1"/>
<pin id="1778" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="mul_ln700_2_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="76" slack="1"/>
<pin id="1783" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="outsin_V_12_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="12" slack="1"/>
<pin id="1788" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_12 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="r_V_30_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="58" slack="1"/>
<pin id="1793" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="r_V_32_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="24" slack="1"/>
<pin id="1798" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_32 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="outcos_V_6_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="12" slack="1"/>
<pin id="1803" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_6 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="r_V_39_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="50" slack="1"/>
<pin id="1808" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_39 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="r_V_41_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="24" slack="1"/>
<pin id="1813" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_41 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="outcos_V_8_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="12" slack="1"/>
<pin id="1818" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_8 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="r_V_13_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="72" slack="1"/>
<pin id="1823" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="trunc_ln708_5_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="16" slack="3"/>
<pin id="1828" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="r_V_33_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="80" slack="1"/>
<pin id="1833" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="r_V_35_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="24" slack="1"/>
<pin id="1838" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_35 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="r_V_42_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="68" slack="1"/>
<pin id="1843" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="r_V_42 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="r_V_44_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="24" slack="1"/>
<pin id="1848" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_44 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="sext_ln1192_1_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="76" slack="1"/>
<pin id="1853" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="sext_ln1192_2_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="76" slack="1"/>
<pin id="1858" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_2 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="sext_ln1192_3_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="96" slack="1"/>
<pin id="1863" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_3 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="sext_ln1192_4_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="96" slack="1"/>
<pin id="1868" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_4 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="sext_ln1192_5_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="86" slack="1"/>
<pin id="1873" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_5 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="sext_ln1192_6_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="86" slack="1"/>
<pin id="1878" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_6 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="mul_ln1192_2_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="76" slack="1"/>
<pin id="1883" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="mul_ln1192_4_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="96" slack="1"/>
<pin id="1888" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="mul_ln1192_7_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="86" slack="1"/>
<pin id="1893" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="170" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="170" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="170" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="170" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="170" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="32" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="14" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="190" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="190" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="190" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="190" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="364"><net_src comp="354" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="368"><net_src comp="190" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="374"><net_src comp="316" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="330" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="370" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="190" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="396"><net_src comp="386" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="386" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="40" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="421"><net_src comp="417" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="440" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="40" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="477" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="491"><net_src comp="467" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="50" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="52" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="534"><net_src comp="76" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="557"><net_src comp="38" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="40" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="90" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="560" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="231" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="94" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="236" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="584" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="241" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="246" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="231" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="628"><net_src comp="98" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="572" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="100" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="246" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="102" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="667"><net_src comp="251" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="680"><net_src comp="256" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="106" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="52" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="261" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="108" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="731"><net_src comp="266" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="744"><net_src comp="271" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="276" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="114" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="52" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="759"><net_src comp="749" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="765" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="768" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="781"><net_src comp="281" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="789"><net_src comp="116" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="796"><net_src comp="120" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="52" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="801"><net_src comp="791" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="785" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="815"><net_src comp="98" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="828"><net_src comp="50" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="52" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="833"><net_src comp="823" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="844"><net_src comp="834" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="854"><net_src comp="122" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="52" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="859"><net_src comp="286" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="867"><net_src comp="126" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="291" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="891"><net_src comp="130" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="52" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="896"><net_src comp="886" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="905"><net_src comp="132" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="52" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="910"><net_src comp="900" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="922"><net_src comp="80" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="911" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="82" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="925"><net_src comp="84" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="936"><net_src comp="926" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="296" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="134" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="78" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="965"><net_src comp="954" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="948" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="301" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="975"><net_src comp="136" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="987"><net_src comp="976" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="995"><net_src comp="306" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1006"><net_src comp="996" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1014"><net_src comp="311" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1025"><net_src comp="1015" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1032"><net_src comp="138" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="78" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1038"><net_src comp="1027" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1044"><net_src comp="140" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="142" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1049"><net_src comp="1039" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1034" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1062"><net_src comp="144" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1063"><net_src comp="1050" pin="2"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="146" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1065"><net_src comp="148" pin="0"/><net_sink comp="1056" pin=3"/></net>

<net id="1076"><net_src comp="1066" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1091"><net_src comp="1081" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1084" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1106"><net_src comp="1096" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1099" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1118"><net_src comp="1108" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1130"><net_src comp="1120" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="172" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1143"><net_src comp="144" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="1132" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1145"><net_src comp="146" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1146"><net_src comp="148" pin="0"/><net_sink comp="1137" pin=3"/></net>

<net id="1147"><net_src comp="1137" pin="4"/><net_sink comp="203" pin=2"/></net>

<net id="1152"><net_src comp="174" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1159"><net_src comp="176" pin="0"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="1148" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1161"><net_src comp="178" pin="0"/><net_sink comp="1153" pin=2"/></net>

<net id="1162"><net_src comp="180" pin="0"/><net_sink comp="1153" pin=3"/></net>

<net id="1163"><net_src comp="1153" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="1168"><net_src comp="182" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1175"><net_src comp="184" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1177"><net_src comp="186" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1178"><net_src comp="188" pin="0"/><net_sink comp="1169" pin=3"/></net>

<net id="1179"><net_src comp="1169" pin="4"/><net_sink comp="224" pin=2"/></net>

<net id="1184"><net_src comp="34" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="350" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="36" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="350" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1192"><net_src comp="1186" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="1198"><net_src comp="48" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1199"><net_src comp="326" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1200"><net_src comp="397" pin="3"/><net_sink comp="1193" pin=2"/></net>

<net id="1201"><net_src comp="1193" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="1207"><net_src comp="54" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="422" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="1202" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="1215"><net_src comp="60" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1216"><net_src comp="446" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1217"><net_src comp="62" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1218"><net_src comp="1210" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="1224"><net_src comp="64" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="414" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="66" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1232"><net_src comp="68" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="446" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1234"><net_src comp="70" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1235"><net_src comp="1227" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="1241"><net_src comp="503" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="503" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="507" pin="3"/><net_sink comp="1236" pin=2"/></net>

<net id="1244"><net_src comp="1236" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="1249"><net_src comp="526" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="523" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1251"><net_src comp="1245" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="1258"><net_src comp="484" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="470" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1260"><net_src comp="86" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1261"><net_src comp="88" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1262"><net_src comp="1252" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="1267"><net_src comp="566" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="566" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="92" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1274"><net_src comp="577" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1279"><net_src comp="640" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="640" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1286"><net_src comp="104" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="661" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1293"><net_src comp="671" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="674" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1295"><net_src comp="689" pin="1"/><net_sink comp="1288" pin=2"/></net>

<net id="1300"><net_src comp="707" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="707" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="658" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="658" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="668" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="668" pin="1"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="722" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="722" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1324"><net_src comp="110" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1329"><net_src comp="725" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1330"><net_src comp="725" pin="1"/><net_sink comp="1325" pin=1"/></net>

<net id="1335"><net_src comp="112" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="732" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1342"><net_src comp="104" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1343"><net_src comp="738" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1348"><net_src comp="118" pin="0"/><net_sink comp="1344" pin=0"/></net>

<net id="1349"><net_src comp="735" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1350"><net_src comp="1344" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="1356"><net_src comp="817" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1357"><net_src comp="820" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1358"><net_src comp="830" pin="1"/><net_sink comp="1351" pin=2"/></net>

<net id="1364"><net_src comp="124" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="846" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1366"><net_src comp="849" pin="3"/><net_sink comp="1359" pin=2"/></net>

<net id="1371"><net_src comp="869" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="869" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1377"><net_src comp="873" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1378"><net_src comp="873" pin="1"/><net_sink comp="1373" pin=1"/></net>

<net id="1385"><net_src comp="128" pin="0"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="880" pin="1"/><net_sink comp="1379" pin=1"/></net>

<net id="1387"><net_src comp="883" pin="1"/><net_sink comp="1379" pin=2"/></net>

<net id="1388"><net_src comp="893" pin="1"/><net_sink comp="1379" pin=3"/></net>

<net id="1389"><net_src comp="1379" pin="4"/><net_sink comp="911" pin=1"/></net>

<net id="1394"><net_src comp="897" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="897" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1396"><net_src comp="1390" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="1401"><net_src comp="989" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="989" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1407"><net_src comp="1008" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="1008" pin="1"/><net_sink comp="1403" pin=1"/></net>

<net id="1413"><net_src comp="1078" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="1078" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1419"><net_src comp="1093" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1420"><net_src comp="1093" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1424"><net_src comp="316" pin="4"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1427"><net_src comp="1421" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1428"><net_src comp="1421" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1429"><net_src comp="1421" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1433"><net_src comp="330" pin="4"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1436"><net_src comp="1430" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1440"><net_src comp="340" pin="4"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1443"><net_src comp="1437" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1444"><net_src comp="1437" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1445"><net_src comp="1437" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1446"><net_src comp="1437" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1450"><net_src comp="350" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="1455"><net_src comp="354" pin="4"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1457"><net_src comp="1452" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1458"><net_src comp="1452" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1459"><net_src comp="1452" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1460"><net_src comp="1452" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="1461"><net_src comp="1452" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1465"><net_src comp="1180" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1470"><net_src comp="365" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1475"><net_src comp="370" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1480"><net_src comp="377" pin="4"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1485"><net_src comp="386" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1488"><net_src comp="1482" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1489"><net_src comp="1482" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1490"><net_src comp="1482" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1491"><net_src comp="1482" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1495"><net_src comp="405" pin="4"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1500"><net_src comp="417" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1505"><net_src comp="430" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1510"><net_src comp="440" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1515"><net_src comp="449" pin="4"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1520"><net_src comp="1219" pin="3"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1525"><net_src comp="458" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1530"><net_src comp="467" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1535"><net_src comp="470" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1540"><net_src comp="477" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1545"><net_src comp="514" pin="4"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1550"><net_src comp="541" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1555"><net_src comp="551" pin="4"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1560"><net_src comp="560" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1565"><net_src comp="1263" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1570"><net_src comp="572" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1575"><net_src comp="1269" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1580"><net_src comp="580" pin="1"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1582"><net_src comp="1577" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1586"><net_src comp="603" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1591"><net_src comp="609" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1596"><net_src comp="613" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1602"><net_src comp="617" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1608"><net_src comp="624" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1613"><net_src comp="1275" pin="2"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1618"><net_src comp="652" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1623"><net_src comp="1281" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1628"><net_src comp="664" pin="1"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1633"><net_src comp="1288" pin="3"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1638"><net_src comp="701" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1643"><net_src comp="1296" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1649"><net_src comp="1302" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1654"><net_src comp="1308" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1659"><net_src comp="716" pin="2"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1664"><net_src comp="1314" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1669"><net_src comp="1320" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1674"><net_src comp="1325" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1679"><net_src comp="728" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1684"><net_src comp="1331" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1689"><net_src comp="1337" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1694"><net_src comp="741" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1699"><net_src comp="745" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1704"><net_src comp="772" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1709"><net_src comp="778" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1714"><net_src comp="802" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1719"><net_src comp="811" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1724"><net_src comp="1351" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1729"><net_src comp="834" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1734"><net_src comp="837" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1739"><net_src comp="1359" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1744"><net_src comp="856" pin="1"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1749"><net_src comp="1367" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1754"><net_src comp="1373" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1759"><net_src comp="876" pin="1"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1764"><net_src comp="916" pin="4"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1769"><net_src comp="932" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1774"><net_src comp="938" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1779"><net_src comp="961" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1784"><net_src comp="840" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1789"><net_src comp="967" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1794"><net_src comp="983" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1799"><net_src comp="1397" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1804"><net_src comp="992" pin="1"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1809"><net_src comp="1002" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1814"><net_src comp="1403" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1819"><net_src comp="1011" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1824"><net_src comp="1021" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1829"><net_src comp="1056" pin="4"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1834"><net_src comp="1072" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1839"><net_src comp="1409" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1844"><net_src comp="1087" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1849"><net_src comp="1415" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1854"><net_src comp="1096" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1859"><net_src comp="1099" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1864"><net_src comp="1108" pin="1"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1869"><net_src comp="1111" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1874"><net_src comp="1120" pin="1"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1879"><net_src comp="1123" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1884"><net_src comp="1102" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1889"><net_src comp="1114" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1894"><net_src comp="1126" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="1164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {17 }
	Port: y_1_V | {17 }
	Port: y_2_V | {17 }
	Port: y_3_V | {17 }
	Port: y_4_V | {17 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln700 : 1
		sext_ln1118_1 : 1
		call_ret_i : 1
		mul_ln1192_1 : 2
		call_ret_i4 : 1
		sub_ln703_1 : 1
		call_ret_i5 : 2
		r_V_49 : 2
		trunc_ln708_2 : 3
		call_ret_i8 : 1
		mul_ln700_4 : 2
		rhs_V_7 : 1
		ret_V_45 : 3
		trunc_ln708_9 : 4
	State 2
		call_ret_i1 : 1
		mul_ln1192 : 1
		add_ln1192 : 2
		ret_V_33 : 3
		trunc_ln : 4
		call_ret_i6 : 1
		mul_ln1192_3 : 1
		ret_V_42 : 2
		trunc_ln708_6 : 3
		mul_ln703_2 : 1
		ret_V_22 : 2
		mul_ln1192_5 : 1
		ret_V_46 : 2
		trunc_ln708_s : 3
	State 3
		add_ln703_1 : 1
		call_ret_i3 : 2
		ret_V_38 : 1
		lhs_V_5 : 2
		ret_V_15 : 3
		sext_ln1118_11 : 4
		mul_ln1193 : 5
		ret_V_39 : 6
		trunc_ln708_4 : 7
		mul_ln700_3 : 1
		ret_V_43 : 2
		trunc_ln708_7 : 3
		add_ln1192_20 : 1
		sext_ln1192_7 : 2
		mul_ln1192_6 : 3
		ret_V_47 : 4
		trunc_ln708_10 : 5
	State 4
		call_ret_i10 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		r_V_22 : 1
	State 10
		ret_V_37 : 1
		mul_ln703 : 1
		outsin_V : 1
		outcos_V_9 : 1
		sext_ln703_6 : 2
		ret_V_35 : 3
		ret_V : 4
		outcos_V_2 : 1
		outcos_V_10 : 1
		outcos_V_4 : 1
		r_V_23 : 1
		lhs_V_4 : 2
		ret_V_13 : 3
		r_V_24 : 4
		r_V_25 : 5
		outsin_V_13 : 1
		sext_ln703_12 : 2
		ret_V_18 : 3
	State 11
		r_V_45 : 1
		sext_ln703_2 : 2
		ret_V_31 : 3
		outcos_V : 1
		mul_ln703_1 : 1
		outsin_V_10 : 1
		rhs_V_1 : 2
		sext_ln728_2 : 3
		ret_V_8 : 4
		outsin_V_11 : 1
		r_V_7 : 2
		r_V_50 : 3
		r_V_51 : 1
		r_V_15 : 1
		r_V_17 : 1
		r_V_26 : 1
		r_V_28 : 1
		r_V_29 : 1
		outsin_V_9 : 1
	State 12
		ret_V_30 : 1
		r_V_46 : 1
		sext_ln703_3 : 2
		ret_V_32 : 3
		outsin_V_1 : 1
		outsin_V_2 : 1
		sext_ln728_3 : 1
		ret_V_9 : 2
		sext_ln1118_5 : 3
		r_V_11 : 4
		outsin_V_5 : 1
		mul_ln700_5 : 1
		mul_ln728 : 1
		rhs_V_2 : 2
		sext_ln700_11 : 3
		add_ln700_1 : 4
		r_V_18 : 1
		r_V_52 : 1
		sext_ln728_4 : 1
		ret_V_11 : 2
		mul_ln700_2 : 1
		mul_ln1193_1 : 1
		ret_V_41 : 2
		outcos_V_5 : 1
		ret_V_25 : 1
		sext_ln1116_14 : 2
		r_V_36 : 3
		r_V_38 : 1
		outcos_V_7 : 1
	State 13
		ret_V_4 : 1
		sext_ln700_1 : 2
		mul_ln700 : 3
		sext_ln700_3 : 1
		add_ln700 : 4
		r_V_47 : 1
		rhs_V : 2
		sext_ln728_1 : 3
		ret_V_34 : 5
		trunc_ln708_1 : 6
		r_V_12 : 1
		outsin_V_6 : 1
		mul_ln700_1 : 1
		sub_ln700 : 2
		outsin_V_12 : 1
		sext_ln1116_10 : 1
		r_V_30 : 2
		r_V_32 : 1
		outcos_V_6 : 1
		r_V_39 : 1
		r_V_41 : 1
		outcos_V_8 : 1
	State 14
		r_V_13 : 1
		sub_ln700_1 : 1
		sext_ln728_5 : 1
		ret_V_40 : 2
		trunc_ln708_5 : 3
		r_V_33 : 1
		r_V_35 : 1
		r_V_42 : 1
		r_V_44 : 1
	State 15
		mul_ln1192_2 : 1
		mul_ln1192_4 : 1
		mul_ln1192_7 : 1
	State 16
	State 17
		trunc_ln708_3 : 1
		write_ln51 : 2
		trunc_ln708_8 : 1
		write_ln53 : 2
		trunc_ln708_11 : 1
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_16_6_s_fu_231 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_236 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_241 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_246 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_251 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_256 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_261 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_266 |    2    |   353   |   4785  |
|   call   | grp_generic_sincos_16_6_s_fu_271 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_276 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_281 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_286 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_291 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_296 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_301 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_306 |    2    |   353   |   4785  |
|          | grp_generic_sincos_16_6_s_fu_311 |    2    |   353   |   4785  |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_23_fu_624          |    2    |    0    |    20   |
|          |           r_V_26_fu_716          |    4    |    0    |    27   |
|          |           r_V_11_fu_772          |    2    |    0    |    40   |
|          |        mul_ln700_5_fu_785        |    2    |    0    |    20   |
|          |           r_V_18_fu_811          |    2    |    0    |    20   |
|          |            grp_fu_840            |    4    |   361   |   178   |
|          |           r_V_12_fu_932          |    3    |    0    |    21   |
|          |        mul_ln700_1_fu_948        |    4    |    0    |    27   |
|          |           r_V_30_fu_983          |    2    |    0    |    24   |
|          |          r_V_39_fu_1002          |    2    |    0    |    50   |
|          |          r_V_13_fu_1021          |    3    |    0    |    39   |
|          |          r_V_33_fu_1072          |    4    |    0    |    35   |
|          |          r_V_42_fu_1087          |    3    |    0    |    21   |
|          |            grp_fu_1102           |    4    |   361   |   178   |
|          |            grp_fu_1114           |    5    |   361   |   178   |
|          |            grp_fu_1126           |    4    |   361   |   178   |
|          |       mul_ln1192_1_fu_1180       |    1    |    0    |    0    |
|          |          r_V_49_fu_1186          |    1    |    0    |    0    |
|    mul   |        mul_ln700_3_fu_1245       |    1    |    0    |    0    |
|          |          r_V_22_fu_1263          |    1    |    0    |    0    |
|          |         mul_ln703_fu_1269        |    1    |    0    |    0    |
|          |          r_V_25_fu_1275          |    1    |    0    |    0    |
|          |          r_V_51_fu_1296          |    1    |    0    |    0    |
|          |          r_V_15_fu_1302          |    1    |    0    |    0    |
|          |          r_V_17_fu_1308          |    1    |    0    |    0    |
|          |          r_V_28_fu_1314          |    1    |    0    |    0    |
|          |        mul_ln728_1_fu_1320       |    1    |    0    |    0    |
|          |          r_V_29_fu_1325          |    1    |    0    |    0    |
|          |         ret_V_30_fu_1331         |    1    |    0    |    0    |
|          |         mul_ln728_fu_1344        |    1    |    0    |    0    |
|          |          r_V_36_fu_1367          |    1    |    0    |    0    |
|          |          r_V_38_fu_1373          |    1    |    0    |    0    |
|          |          r_V_47_fu_1390          |    1    |    0    |    0    |
|          |          r_V_32_fu_1397          |    1    |    0    |    0    |
|          |          r_V_41_fu_1403          |    1    |    0    |    0    |
|          |          r_V_35_fu_1409          |    1    |    0    |    0    |
|          |          r_V_44_fu_1415          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln703_fu_417         |    0    |    0    |    23   |
|          |          ret_V_33_fu_425         |    0    |    0    |    33   |
|          |        add_ln703_2_fu_440        |    0    |    0    |    23   |
|          |        add_ln703_1_fu_477        |    0    |    0    |    76   |
|          |          ret_V_15_fu_497         |    0    |    0    |    24   |
|          |          ret_V_43_fu_536         |    0    |    0    |    43   |
|          |        add_ln703_3_fu_560        |    0    |    0    |    23   |
|          |           ret_V_fu_603           |    0    |    0    |    76   |
|          |          ret_V_13_fu_634         |    0    |    0    |    24   |
|    add   |          ret_V_18_fu_652         |    0    |    0    |    19   |
|          |          ret_V_9_fu_760          |    0    |    0    |    31   |
|          |        add_ln700_1_fu_802        |    0    |    0    |    43   |
|          |          ret_V_25_fu_863         |    0    |    0    |    19   |
|          |          ret_V_34_fu_911         |    0    |    0    |    43   |
|          |          ret_V_20_fu_971         |    0    |    0    |    43   |
|          |         ret_V_40_fu_1050         |    0    |    0    |    76   |
|          |         ret_V_36_fu_1132         |    0    |    0    |    83   |
|          |         ret_V_44_fu_1148         |    0    |    0    |   103   |
|          |         ret_V_48_fu_1164         |    0    |    0    |    93   |
|----------|----------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_370        |    0    |    0    |    23   |
|          |         sub_ln703_fu_473         |    0    |    0    |    76   |
|          |          ret_V_38_fu_487         |    0    |    0    |    23   |
|          |          ret_V_37_fu_572         |    0    |    0    |    23   |
|    sub   |           r_V_48_fu_584          |    0    |    0    |    23   |
|          |          ret_V_35_fu_597         |    0    |    0    |    76   |
|          |           r_V_50_fu_701          |    0    |    0    |    19   |
|          |         sub_ln700_fu_961         |    0    |    0    |    63   |
|          |        sub_ln700_1_fu_1034       |    0    |    0    |    76   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1193           |    1    |    0    |    0    |
|          |            grp_fu_1202           |    1    |    0    |    0    |
|          |            grp_fu_1210           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1219           |    1    |    0    |    0    |
|          |            grp_fu_1227           |    1    |    0    |    0    |
|          |            grp_fu_1281           |    1    |    0    |    0    |
|          |            grp_fu_1351           |    1    |    0    |    0    |
|          |            grp_fu_1359           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mulsub  |            grp_fu_1236           |    1    |    0    |    0    |
|          |            grp_fu_1337           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1252           |    1    |    0    |    0    |
|          |            grp_fu_1379           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mul_sub |            grp_fu_1288           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_190       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_196     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_203     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_210     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_217     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_224     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_9_fu_316         |    0    |    0    |    0    |
|          |          p_Val2_3_fu_330         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_340         |    0    |    0    |    0    |
|          |          p_Val2_2_fu_354         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_377       |    0    |    0    |    0    |
|          |         p_Val2_20_fu_386         |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_405       |    0    |    0    |    0    |
|          |          trunc_ln_fu_430         |    0    |    0    |    0    |
|partselect|       trunc_ln708_6_fu_449       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_458       |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_514       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_541       |    0    |    0    |    0    |
|          |       trunc_ln708_10_fu_551      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_916       |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_1056      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1137      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_1153      |    0    |    0    |    0    |
|          |      trunc_ln708_11_fu_1169      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln700_fu_326        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_350       |    0    |    0    |    0    |
|          |         sext_ln703_fu_414        |    0    |    0    |    0    |
|          |        sext_ln1192_fu_422        |    0    |    0    |    0    |
|          |       sext_ln1116_5_fu_446       |    0    |    0    |    0    |
|          |          lhs_V_3_fu_467          |    0    |    0    |    0    |
|          |           r_V_4_fu_470           |    0    |    0    |    0    |
|          |          rhs_V_4_fu_484          |    0    |    0    |    0    |
|          |          lhs_V_5_fu_493          |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_503      |    0    |    0    |    0    |
|          |        sext_ln700_8_fu_523       |    0    |    0    |    0    |
|          |        sext_ln700_9_fu_526       |    0    |    0    |    0    |
|          |           r_V_21_fu_566          |    0    |    0    |    0    |
|          |          rhs_V_3_fu_569          |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_577       |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_593       |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_621       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_630          |    0    |    0    |    0    |
|          |           r_V_24_fu_640          |    0    |    0    |    0    |
|          |       sext_ln703_12_fu_648       |    0    |    0    |    0    |
|          |           r_V_14_fu_658          |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_661       |    0    |    0    |    0    |
|          |           r_V_16_fu_668          |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_671       |    0    |    0    |    0    |
|          |        sext_ln703_8_fu_674       |    0    |    0    |    0    |
|          |        sext_ln728_2_fu_689       |    0    |    0    |    0    |
|          |           r_V_7_fu_697           |    0    |    0    |    0    |
|          |           r_V_9_fu_707           |    0    |    0    |    0    |
|          |       sext_ln1116_7_fu_710       |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_713      |    0    |    0    |    0    |
|          |           r_V_27_fu_722          |    0    |    0    |    0    |
|          |       sext_ln1116_9_fu_725       |    0    |    0    |    0    |
|          |       sext_ln1193_1_fu_732       |    0    |    0    |    0    |
|          |         sext_ln728_fu_735        |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_738       |    0    |    0    |    0    |
|          |        sext_ln728_3_fu_756       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_765        |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_768       |    0    |    0    |    0    |
|          |       sext_ln700_10_fu_782       |    0    |    0    |    0    |
|   sext   |       sext_ln700_11_fu_798       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_808        |    0    |    0    |    0    |
|          |           r_V_19_fu_817          |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_820       |    0    |    0    |    0    |
|          |        sext_ln728_4_fu_830       |    0    |    0    |    0    |
|          |        sext_ln700_6_fu_834       |    0    |    0    |    0    |
|          |        sext_ln700_7_fu_837       |    0    |    0    |    0    |
|          |       sext_ln703_13_fu_846       |    0    |    0    |    0    |
|          |       sext_ln703_14_fu_860       |    0    |    0    |    0    |
|          |       sext_ln1116_14_fu_869      |    0    |    0    |    0    |
|          |           r_V_37_fu_873          |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_880       |    0    |    0    |    0    |
|          |        sext_ln700_2_fu_883       |    0    |    0    |    0    |
|          |        sext_ln700_3_fu_893       |    0    |    0    |    0    |
|          |            r_V_fu_897            |    0    |    0    |    0    |
|          |        sext_ln728_1_fu_907       |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_926       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_929       |    0    |    0    |    0    |
|          |        sext_ln700_4_fu_942       |    0    |    0    |    0    |
|          |        sext_ln700_5_fu_945       |    0    |    0    |    0    |
|          |       sext_ln1116_10_fu_976      |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_980      |    0    |    0    |    0    |
|          |           r_V_31_fu_989          |    0    |    0    |    0    |
|          |       sext_ln1116_16_fu_996      |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_999      |    0    |    0    |    0    |
|          |          r_V_40_fu_1008          |    0    |    0    |    0    |
|          |       sext_ln1116_2_fu_1015      |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_1018      |    0    |    0    |    0    |
|          |       sext_ln728_5_fu_1046       |    0    |    0    |    0    |
|          |      sext_ln1116_12_fu_1066      |    0    |    0    |    0    |
|          |      sext_ln1118_13_fu_1069      |    0    |    0    |    0    |
|          |          r_V_34_fu_1078          |    0    |    0    |    0    |
|          |      sext_ln1116_18_fu_1081      |    0    |    0    |    0    |
|          |      sext_ln1118_15_fu_1084      |    0    |    0    |    0    |
|          |          r_V_43_fu_1093          |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_1096      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_1099      |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_1108      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1111      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1120      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1123      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln51_fu_365        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          rhs_V_7_fu_397          |    0    |    0    |    0    |
|          |          lhs_V_6_fu_507          |    0    |    0    |    0    |
|          |          rhs_V_6_fu_529          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_681          |    0    |    0    |    0    |
|          |          lhs_V_1_fu_749          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_791          |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_2_fu_823          |    0    |    0    |    0    |
|          |          lhs_V_7_fu_849          |    0    |    0    |    0    |
|          |           lhs_V_fu_886           |    0    |    0    |    0    |
|          |           rhs_V_fu_900           |    0    |    0    |    0    |
|          |           shl_ln_fu_954          |    0    |    0    |    0    |
|          |        shl_ln700_1_fu_1027       |    0    |    0    |    0    |
|          |          rhs_V_5_fu_1039         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          outsin_V_fu_580         |    0    |    0    |    0    |
|          |         outcos_V_9_fu_589        |    0    |    0    |    0    |
|          |         outcos_V_2_fu_609        |    0    |    0    |    0    |
|          |        outcos_V_10_fu_613        |    0    |    0    |    0    |
|          |         outcos_V_4_fu_617        |    0    |    0    |    0    |
|          |        outsin_V_13_fu_644        |    0    |    0    |    0    |
|          |          outcos_V_fu_664         |    0    |    0    |    0    |
|          |        outsin_V_10_fu_677        |    0    |    0    |    0    |
|          |        outsin_V_11_fu_693        |    0    |    0    |    0    |
|extractvalue|         outsin_V_9_fu_728        |    0    |    0    |    0    |
|          |         outsin_V_1_fu_741        |    0    |    0    |    0    |
|          |         outsin_V_2_fu_745        |    0    |    0    |    0    |
|          |         outsin_V_5_fu_778        |    0    |    0    |    0    |
|          |         outcos_V_5_fu_856        |    0    |    0    |    0    |
|          |         outcos_V_7_fu_876        |    0    |    0    |    0    |
|          |         outsin_V_6_fu_938        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_967        |    0    |    0    |    0    |
|          |         outcos_V_6_fu_992        |    0    |    0    |    0    |
|          |        outcos_V_8_fu_1011        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |   118   |   7445  |  83701  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1711 |   36   |
|  add_ln703_1_reg_1537 |   16   |
|  add_ln703_2_reg_1507 |   16   |
|  add_ln703_3_reg_1557 |   16   |
|   add_ln703_reg_1497  |   16   |
|    lhs_V_3_reg_1527   |   17   |
| mul_ln1192_1_reg_1462 |   26   |
| mul_ln1192_2_reg_1881 |   76   |
| mul_ln1192_4_reg_1886 |   96   |
| mul_ln1192_7_reg_1891 |   86   |
|  mul_ln700_2_reg_1781 |   76   |
|   mul_ln703_reg_1572  |   23   |
|  mul_ln728_1_reg_1666 |   26   |
|  outcos_V_10_reg_1593 |   12   |
|  outcos_V_2_reg_1588  |   12   |
|  outcos_V_4_reg_1599  |   12   |
|  outcos_V_5_reg_1741  |   12   |
|  outcos_V_6_reg_1801  |   12   |
|  outcos_V_7_reg_1756  |   12   |
|  outcos_V_8_reg_1816  |   12   |
|   outcos_V_reg_1625   |   12   |
|  outsin_V_12_reg_1786 |   12   |
|  outsin_V_1_reg_1691  |   12   |
|  outsin_V_2_reg_1696  |   12   |
|  outsin_V_5_reg_1706  |   12   |
|  outsin_V_6_reg_1771  |   12   |
|  outsin_V_9_reg_1676  |   12   |
|   outsin_V_reg_1577   |   12   |
|   p_Val2_1_reg_1437   |   16   |
|   p_Val2_20_reg_1482  |   16   |
|   p_Val2_2_reg_1452   |   16   |
|   p_Val2_3_reg_1430   |   16   |
|   p_Val2_9_reg_1421   |   16   |
|    r_V_11_reg_1701    |   50   |
|    r_V_12_reg_1766    |   61   |
|    r_V_13_reg_1821    |   72   |
|    r_V_15_reg_1646    |   32   |
|    r_V_17_reg_1651    |   32   |
|    r_V_18_reg_1716    |   39   |
|    r_V_22_reg_1562    |   32   |
|    r_V_23_reg_1605    |   39   |
|    r_V_25_reg_1610    |   36   |
|    r_V_26_reg_1656    |   69   |
|    r_V_28_reg_1661    |   24   |
|    r_V_29_reg_1671    |   26   |
|    r_V_30_reg_1791    |   58   |
|    r_V_32_reg_1796    |   24   |
|    r_V_33_reg_1831    |   80   |
|    r_V_35_reg_1836    |   24   |
|    r_V_36_reg_1746    |   26   |
|    r_V_38_reg_1751    |   24   |
|    r_V_39_reg_1806    |   50   |
|    r_V_41_reg_1811    |   24   |
|    r_V_42_reg_1841    |   68   |
|    r_V_44_reg_1846    |   24   |
|     r_V_4_reg_1532    |   17   |
|    r_V_50_reg_1635    |   13   |
|    r_V_51_reg_1640    |   24   |
|   ret_V_11_reg_1721   |   28   |
|   ret_V_18_reg_1615   |   13   |
|   ret_V_22_reg_1517   |   28   |
|   ret_V_30_reg_1681   |   25   |
|   ret_V_31_reg_1620   |   23   |
|   ret_V_32_reg_1686   |   23   |
|   ret_V_37_reg_1567   |   17   |
|   ret_V_41_reg_1736   |   36   |
|    ret_V_8_reg_1630   |   28   |
|     ret_V_reg_1583    |   17   |
| sext_ln1118_1_reg_1447|   26   |
| sext_ln1192_1_reg_1851|   76   |
| sext_ln1192_2_reg_1856|   76   |
| sext_ln1192_3_reg_1861|   96   |
| sext_ln1192_4_reg_1866|   96   |
| sext_ln1192_5_reg_1871|   86   |
| sext_ln1192_6_reg_1876|   86   |
| sext_ln700_6_reg_1726 |   76   |
| sext_ln700_7_reg_1731 |   76   |
|   sub_ln700_reg_1776  |   56   |
|  sub_ln703_1_reg_1472 |   16   |
|  trunc_ln51_reg_1467  |   16   |
|trunc_ln708_10_reg_1552|   16   |
| trunc_ln708_1_reg_1761|   16   |
| trunc_ln708_2_reg_1477|   16   |
| trunc_ln708_4_reg_1542|   16   |
| trunc_ln708_5_reg_1826|   16   |
| trunc_ln708_6_reg_1512|   16   |
| trunc_ln708_7_reg_1547|   16   |
| trunc_ln708_9_reg_1492|   16   |
| trunc_ln708_s_reg_1522|   16   |
|   trunc_ln_reg_1502   |   16   |
+-----------------------+--------+
|         Total         |  2934  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_16_6_s_fu_231 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_236 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_241 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_246 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_251 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_256 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_276 |  p1  |   2  |  16  |   32   ||    9    |
| grp_generic_sincos_16_6_s_fu_296 |  p1  |   2  |  16  |   32   ||    9    |
|            grp_fu_840            |  p0  |   2  |  69  |   138  ||    9    |
|            grp_fu_840            |  p1  |   2  |  24  |   48   ||    9    |
|            grp_fu_1102           |  p0  |   2  |  72  |   144  ||    9    |
|            grp_fu_1102           |  p1  |   2  |  12  |   24   ||    9    |
|            grp_fu_1114           |  p0  |   2  |  80  |   160  ||    9    |
|            grp_fu_1114           |  p1  |   2  |  24  |   48   ||    9    |
|            grp_fu_1126           |  p0  |   2  |  68  |   136  ||    9    |
|            grp_fu_1126           |  p1  |   2  |  24  |   48   ||    9    |
|            grp_fu_1202           |  p0  |   2  |  26  |   52   ||    9    |
|            grp_fu_1281           |  p0  |   2  |  20  |   40   ||    9    |
|            grp_fu_1337           |  p0  |   2  |  20  |   40   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |  1134  ||  11.457 ||   171   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   118  |    -   |  7445  |  83701 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   171  |
|  Register |    -   |    -   |  2934  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   118  |   11   |  10379 |  83872 |
+-----------+--------+--------+--------+--------+
