#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan 30 17:29:24 2023
# Process ID: 14569
# Current directory: /home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1
# Command line: vivado -log design_1_clk_wizard_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clk_wizard_0_0.tcl
# Log file: /home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/design_1_clk_wizard_0_0.vds
# Journal file: /home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/vivado.jou
# Running On: adx-pc, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 33544 MB
#-----------------------------------------------------------
source design_1_clk_wizard_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wizard_0_0
Command: synth_design -top design_1_clk_wizard_0_0 -part xcvm1802-vsva2197-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvm1802'
INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14623
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx2022p2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'DCO_DCLK_DIV' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:52]
WARNING: [Synth 8-11065] parameter 'DCNT_B' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:54]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_INIT' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:56]
WARNING: [Synth 8-11065] parameter 'DCO_CODE_FINAL' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:57]
WARNING: [Synth 8-11065] parameter 'BCODE_B' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:58]
WARNING: [Synth 8-11065] parameter 'T_RST' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:60]
WARNING: [Synth 8-11065] parameter 'T1_RST' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:61]
WARNING: [Synth 8-11065] parameter 'RCNT_B' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:62]
WARNING: [Synth 8-11065] parameter 'T_DCO' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:66]
WARNING: [Synth 8-11065] parameter 'T_DCO_SYN' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:70]
WARNING: [Synth 8-11065] parameter 'T_CAL_STEP' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:74]
WARNING: [Synth 8-11065] parameter 'SESSION_END' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:76]
WARNING: [Synth 8-11065] parameter 'S_RST' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:80]
WARNING: [Synth 8-11065] parameter 'S_1' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:81]
WARNING: [Synth 8-11065] parameter 'S_2' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:82]
WARNING: [Synth 8-11065] parameter 'S_3' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:83]
WARNING: [Synth 8-11065] parameter 'S_4' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:84]
WARNING: [Synth 8-11065] parameter 'S_5' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:85]
WARNING: [Synth 8-11065] parameter 'S_6' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:86]
WARNING: [Synth 8-11065] parameter 'S_7' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:87]
WARNING: [Synth 8-11065] parameter 'S_8' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:88]
WARNING: [Synth 8-11065] parameter 'S_9' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:89]
WARNING: [Synth 8-11065] parameter 'S_10' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:90]
WARNING: [Synth 8-11065] parameter 'S_11' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:91]
WARNING: [Synth 8-11065] parameter 'S_12' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:92]
WARNING: [Synth 8-11065] parameter 'S_13' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:93]
WARNING: [Synth 8-11065] parameter 'S_14' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:94]
WARNING: [Synth 8-11065] parameter 'S_15' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:95]
WARNING: [Synth 8-11065] parameter 'S_FINISH' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:96]
WARNING: [Synth 8-11065] parameter 'DONT_CARE_STATE' becomes localparam in 'design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal' with formal parameter declaration list [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv:97]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2955.090 ; gain = 362.801 ; free physical = 14374 ; free virtual = 25937
Synthesis current peak Physical Memory [PSS] (MB): peak = 2197.992; parent = 2052.263; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3966.172; parent = 2961.031; children = 1005.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wizard_0_0' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/synth/design_1_clk_wizard_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wizard_0_0_clk_wiz_top' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wizard_0_0_clocking_structure' [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx2022p2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx2022p2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME5' [/opt/Xilinx2022p2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80447]
INFO: [Synth 8-6155] done synthesizing module 'MMCME5' (0#1) [/opt/Xilinx2022p2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80447]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx2022p2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx2022p2/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wizard_0_0_clocking_structure' (0#1) [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clocking_structure.v:47]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wizard_0_0_clk_wiz_top' (0#1) [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wizard_0_0' (0#1) [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/synth/design_1_clk_wizard_0_0.v:53]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:343]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:344]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:345]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:346]
WARNING: [Synth 8-3848] Net s_axi_arready in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:347]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:348]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:349]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:350]
WARNING: [Synth 8-3848] Net clk_stop in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:379]
WARNING: [Synth 8-3848] Net clk_glitch in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:380]
WARNING: [Synth 8-3848] Net clk_oor in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:381]
WARNING: [Synth 8-3848] Net interrupt in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:382]
WARNING: [Synth 8-3848] Net locked in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:398]
WARNING: [Synth 8-3848] Net locked_fb in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:399]
WARNING: [Synth 8-3848] Net clkfb_out_p in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:404]
WARNING: [Synth 8-3848] Net clkfb_out_n in module/entity design_1_clk_wizard_0_0_clk_wiz_top does not have driver. [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_clk_wiz_top.v:405]
WARNING: [Synth 8-7129] Port clkin1_deskew in module design_1_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkin2_deskew in module design_1_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb1_deskew in module design_1_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb2_deskew in module design_1_clk_wizard_0_0_clocking_structure is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awready in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wready in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bvalid in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arready in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[31] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[30] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[29] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[28] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[27] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[26] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[25] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[24] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[23] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[22] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[21] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[20] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[19] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[18] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[17] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[16] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[15] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[14] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[13] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[12] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[11] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[10] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[9] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[8] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[7] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[6] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[5] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[4] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[3] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[2] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rdata[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rvalid in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[3] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[2] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_stop[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[3] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[2] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_glitch[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[3] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[2] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_oor[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port interrupt in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port locked in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port locked_fb in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_p in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkfb_out_n in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aclk in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aresetn in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awvalid in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module design_1_clk_wizard_0_0_clk_wiz_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3029.996 ; gain = 437.707 ; free physical = 14361 ; free virtual = 25929
Synthesis current peak Physical Memory [PSS] (MB): peak = 2197.992; parent = 2052.263; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4035.141; parent = 3030.000; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.809 ; gain = 455.520 ; free physical = 14523 ; free virtual = 26091
Synthesis current peak Physical Memory [PSS] (MB): peak = 2197.992; parent = 2052.263; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4052.953; parent = 3047.812; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.809 ; gain = 455.520 ; free physical = 14520 ; free virtual = 26090
Synthesis current peak Physical Memory [PSS] (MB): peak = 2197.992; parent = 2052.263; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4052.953; parent = 3047.812; children = 1005.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.746 ; gain = 0.000 ; free physical = 14671 ; free virtual = 26240
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc] for cell 'inst'
WARNING: [Vivado 12-2489] -period contains time 10.000100 which will be rounded to 10.000 to ensure it is an integer multiple of 1 picosecond [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc:8]
Finished Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/adx/Desktop/vmk180_bae/vmk180_bae.gen/sources_1/bd/design_1/ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_clk_wizard_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_clk_wizard_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.035 ; gain = 0.000 ; free physical = 14083 ; free virtual = 25671
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.035 ; gain = 0.000 ; free physical = 14083 ; free virtual = 25671
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx2022p2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3183.035 ; gain = 590.746 ; free physical = 14370 ; free virtual = 25961
Synthesis current peak Physical Memory [PSS] (MB): peak = 2240.415; parent = 2094.940; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4156.164; parent = 3151.023; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvm1802-vsva2197-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3183.035 ; gain = 590.746 ; free physical = 14366 ; free virtual = 25958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2240.415; parent = 2094.940; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4156.164; parent = 3151.023; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3183.035 ; gain = 590.746 ; free physical = 14359 ; free virtual = 25951
Synthesis current peak Physical Memory [PSS] (MB): peak = 2240.415; parent = 2094.940; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4156.164; parent = 3151.023; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3183.035 ; gain = 590.746 ; free physical = 14347 ; free virtual = 25941
Synthesis current peak Physical Memory [PSS] (MB): peak = 2240.415; parent = 2094.940; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4156.164; parent = 3151.023; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3183.035 ; gain = 590.746 ; free physical = 14297 ; free virtual = 25905
Synthesis current peak Physical Memory [PSS] (MB): peak = 2240.415; parent = 2094.940; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4156.164; parent = 3151.023; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3827.770 ; gain = 1235.480 ; free physical = 11132 ; free virtual = 22813
Synthesis current peak Physical Memory [PSS] (MB): peak = 3037.942; parent = 2892.522; children = 145.729
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4832.914; parent = 3827.773; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3827.770 ; gain = 1235.480 ; free physical = 11229 ; free virtual = 22910
Synthesis current peak Physical Memory [PSS] (MB): peak = 3046.585; parent = 2896.599; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4832.914; parent = 3827.773; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_clk_wizard_0_0_clk_wiz_top`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_clk_wizard_0_0_clk_wiz_top' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `design_1_clk_wizard_0_0`
   Worst Slack before retiming is -214748368 and worst slack after retiming is -214748368
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `design_1_clk_wizard_0_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3846.801 ; gain = 1254.512 ; free physical = 11206 ; free virtual = 22886
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4851.945; parent = 3846.805; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11075 ; free virtual = 22753
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11057 ; free virtual = 22734
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11054 ; free virtual = 22732
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11045 ; free virtual = 22722
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11056 ; free virtual = 22733
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11056 ; free virtual = 22733
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |MMCME5 |     1|
|3     |IBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.738 ; gain = 1260.449 ; free physical = 11056 ; free virtual = 22733
Synthesis current peak Physical Memory [PSS] (MB): peak = 3047.054; parent = 2897.070; children = 149.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4857.883; parent = 3852.742; children = 1005.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 156 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3852.738 ; gain = 1125.223 ; free physical = 11140 ; free virtual = 22817
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3852.746 ; gain = 1260.449 ; free physical = 11140 ; free virtual = 22817
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3852.746 ; gain = 0.000 ; free physical = 11134 ; free virtual = 22811
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvm1802.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/clock_primitive_inst/MMCME5_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3895.332 ; gain = 0.000 ; free physical = 11284 ; free virtual = 22961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Synth Design complete, checksum: 90c161df
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3895.332 ; gain = 2115.258 ; free physical = 11460 ; free virtual = 23138
INFO: [Common 17-1381] The checkpoint '/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/design_1_clk_wizard_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clk_wizard_0_0, cache-ID = 807a9483aac99f9a
INFO: [Common 17-1381] The checkpoint '/home/adx/Desktop/vmk180_bae/vmk180_bae.runs/design_1_clk_wizard_0_0_synth_1/design_1_clk_wizard_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_clk_wizard_0_0_utilization_synth.rpt -pb design_1_clk_wizard_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 30 17:30:05 2023...
