{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II " "Info: Running Quartus II Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 29 08:57:17 2016 " "Info: Processing started: Fri Apr 29 08:57:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab21 -c lab21 --convert_bdf_to_vhdl=\"D:/Quartus II/projects/lab21/lab21.bdf\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab21 -c lab21 --convert_bdf_to_vhdl=\"D:/Quartus II/projects/lab21/lab21.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab21.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab21 " "Info: Found entity 1: lab21" {  } { { "D:/Quartus II/projects/lab21/lab21.bdf" "" { Schematic "D:/Quartus II/projects/lab21/lab21.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info: Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "y\[10..0\] " "Warning: Not all bits in bus \"y\[10..0\]\" are used" {  } { { "D:/Quartus II/projects/lab21/lab21.bdf" "" { Schematic "D:/Quartus II/projects/lab21/lab21.bdf" { { -1088 288 411 -1072 "y\[10..7\], a\[5\], y\[5..0\]" "" } { -1088 288 411 -1072 "y\[10..7\], a\[5\], y\[5..0\]" "" } { -848 264 304 -832 "y\[9\]" "" } { -864 264 304 -848 "y\[0\]" "" } { -592 264 304 -576 "y\[7\]" "" } { -544 568 608 -528 "y\[9\]" "" } { -920 368 416 -904 "y\[0\]" "" } { -856 368 416 -840 "y\[1\]" "" } { -792 368 416 -776 "y\[2\]" "" } { -344 368 416 -328 "y\[10\]" "" } { -728 368 416 -712 "y\[3\]" "" } { -472 368 416 -456 "y\[8\]" "" } { -536 368 416 -520 "y\[7\]" "" } { -664 368 416 -648 "y\[4\]" "" } { -408 368 416 -392 "y\[9\]" "" } { -600 368 416 -584 "y\[5\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 1  Quartus II " "Info: Quartus II Create VHDL File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 29 08:57:17 2016 " "Info: Processing ended: Fri Apr 29 08:57:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
