## Table of Contents

| Section | Description |
|----------|-------------|
| [Overview](#overview) | General description of the project |
| [Part 1 – Asynchronous Ripple Counter](#part-1-asynchronous-ripple-counter) | T Flip-Flop, 4-bit ripple counter, clock divider, and top module |
| [Part 2 – Auto Up/Down Counter](#part-2-auto-updown-synchronous-counter) | 4-bit automatic synchronous up/down counter |
| [Part 3 – Push Button Up/Down Counter](#part-3-push-button-updown-counter) | Debouncer design and manual counter |
| [Part 4 – Two-Digit BCD Counter](#part-4-two-digit-bcd-counter-0099) | 00–99 BCD counter with seven-segment display |
| [Pin Assignments](#constraints-pin-assignments) | FPGA pin mapping tables |
| [Seven Segment Connections](#seven-segment-connector-pins) | JA and JB connector mapping |
| [Summary](#summary) | Key concepts covered in the project |
