
Starting:    D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     D:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    LAPTOP-GEIEM7SR
Date:        Tue Dec 17 17:33:12 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro lzy_SSD2_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "lzy_SSD2_syn.tcl"
New HDL Analyst: enabled
log file: "C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD2.srr"
Running: synthesis in foreground

Running lzy_SSD2_syn|synthesis

Running: compile (Compile) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:15 2024

Running: compile_flow (Compile Process) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:15 2024

Running: compiler (Compile Input) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:15 2024
Copied C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synwork\lzy_SSD2_comp.srs to C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD2.srs

compiler completed
# Tue Dec 17 17:33:17 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:17 2024

multi_srs_gen completed
# Tue Dec 17 17:33:17 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synwork\lzy_SSD2_mult.srs to C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD2.srs
Complete: Compile Process on lzy_SSD2_syn|synthesis

Running: premap (Pre-mapping) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:17 2024

premap completed with warnings
# Tue Dec 17 17:33:18 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on lzy_SSD2_syn|synthesis

Running: map (Map) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:18 2024

Running: fpga_mapper (Map & Optimize) on lzy_SSD2_syn|synthesis
# Tue Dec 17 17:33:18 2024
Note: Opening local project RTL file 'C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD2.srs'
Copied C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\synwork\lzy_SSD2_m.srm to C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_SSD2.srm

fpga_mapper completed with warnings
# Tue Dec 17 17:33:18 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on lzy_SSD2_syn|synthesis
Complete: Logic Synthesis on lzy_SSD2_syn|synthesis
exit status=0
License checkin: synplifypro_actel
