---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---
<!-- You can also find my articles on <u><a href="{{https://scholar.google.com/citations?hl=en&user=Be2RBnoAAAAJ}}">my Google Scholar profile</a>.</u> -->
You can also find my articles on [my Google Scholar profile](https://scholar.google.com/citations?hl=en&user=Be2RBnoAAAAJ).
<!-- {% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %} -->

<!-- {% include base_path %}

{% for post in site.publications reversed %}
  {% include archive-single.html %}
{% endfor %} -->

## Peer-reviewed Journals
- **Hasini Witharana**, Aruna Jayasena and Prabhat Mishra, [Incremental Concolic Testing of Register-Transfer Level Designs](), ACM Transactions on Design Automation of Electronic Systems (TODAES), 2024.
- **Hasini Witharana**, Aruna Jayasena, Andrew Whigham and Prabhat Mishra, [Automated Generation of Security Assertions for RTL Models](https://dl.acm.org/doi/10.1145/3565801), ACM Journal on Emerging Technologies in Computing Systems (JETC), 2022.
- **Hasini Witharana**, Yangdi Lyu, Subodha Charles and Prabhat Mishra, [A Survey on Assertion-based Hardware Verification](https://dl.acm.org/doi/10.1145/3510578), ACM Computing Surveys (CSUR), 2022.
- Aruna Jayasena, Binod Kumar, Subodha Charles, **Hasini Witharana** and Prabhat Mishra, [Network-on-Chip Trust Validation using Security Assertion](https://link.springer.com/article/10.1007/s41635-022-00129-5), Springer Journal of Hardware and Systems Security (HASS), 2022.
- **Hasini Witharana**, Yangdi Lyu and Prabhat Mishra, [Directed Test Generation for Activation of Security Assertions in RTL Models](https://dl.acm.org/doi/10.1145/3441297), ACM Transactions on Design Automation of Electronic Systems (TODAES),a26(4), article 26, pages 1-28, 2021.

## Peer-reviewed  Conferences
- **Hasini Witharana**, Debapriya Chatterjee and Prabhat Mishra, [Verifying Memory Confidentiality and Integrity of Intel TDX Trusted Execurtion Environments](),  IEEE International Symposium on Hardware Oriented Security and Trust , Washington DC, May 6-9, 2024.
- **Hasini Witharana**, Daniel Volya and Prabhat Mishra, [QcAssert: Quantum Device Testing with Concurrent Assertions](), Asia and South Pacific Design Automation Conference (ASPDAC), South Korea, January 22 - 25, 2024.
- **Hasini Witharana**, Sahan Sanjaya and Prabhat Mishra, [Dynamic Refinement of Hardware Assertion Checkers](https://ieeexplore.ieee.org/document/10137306), Design Automation and Test in Europe (DATE), Antwerp, Belgium, April 17-19, 2023.
- **Hasini Witharana** and Prabhat Mishra, [Speculative Load Forwarding Attack on Modern Processors](https://dl.acm.org/doi/abs/10.1145/3508352.3549417), International Conference on Computer-Aided Design (ICCAD), October 30 - November 3, 2022.

## Patents
- Prabhat Mishra, Hasini Witharana and Sahan Sanjaya, **Dynamic Refinement of Hardware Assertion Checkers**, U.S. Provisional Patent Application No. 63/489,020, filed March 8, 2023.
- Prabhat Mishra, Hasini Witharana and Daniel Volya, **Quantum device testing using concurrent assertions,**‚Äù Invention Disclosure November 1 2023

## Other Publications
- **Hasini Witharana** and Prabhat Mishra, Scalable Assertion-based Validation of Trusted Execution Environments, SRC TECHCON, Austin, Texas, September 10-12, 2023.
- **Hasini Witharana**, Daniel Volya and Prabhat Mishra, [Sequence-Based Incremental Concolic Testing of RTL Models](https://arxiv.org/abs/2302.12241), arXiv preprint arXiv:2302.12241, 2023.
- **Hasini Witharana**, Aruna Jayasena and Prabhat Mishra, [quAssert: Automatic Generation of Quantum Assertions](https://arxiv.org/abs/2303.01487), arXiv preprint arXiv:2303.01487, 2023.
- **Hasini Witharana** and Prabhat Mishra, Security validation of Trusted Execution Environments, GOMACTech Conference, San Diego, March 20-23, 2023.
- **Hasini Witharana** and Prabhat Mishra, Speculative Load Forwarding Attack on Modern Processors, SRC TECHCON, 2022.
- **Hasini Witharana** and Prabhat Mishra, Automated Generation of Security Assertions for RTL Models, SRC TECHCON, 2021.
- **Hasini Witharana** and Prabhat Mishra, Directed Test Generation for Activation of Assertions in RTL Models, SRC TECHCON, 2020.
