<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___t_i_m___d_m_a___base__address" xml:lang="en-US">
<title>TIM_DMA_Base_address</title>
<indexterm><primary>TIM_DMA_Base_address</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga73bca5b14da2d5026fa3877d0db53740">TIM_DMABase_CR1</link>   (0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga50e894f0d2cecc1ff3a3578098c3246e">TIM_DMABase_CR2</link>   (0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga748e24ac0675caa55869d6ba506448df">TIM_DMABase_SMCR</link>   (0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaeddacbbc2adf9705feac250f077d8c93">TIM_DMABase_DIER</link>   (0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga5cda07a11a76bbb24a7d5bb680814d31">TIM_DMABase_SR</link>   (0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gab5e6f6c3fea100896d13ce317a6ccd8e">TIM_DMABase_EGR</link>   (0x00000005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaab384496cff3e54d8179fc0db727c7ee">TIM_DMABase_CCMR1</link>   (0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga4989f74592ab359f30bd7c4a4a457571">TIM_DMABase_CCMR2</link>   (0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga6935639db5738662520e8d0eb7116dd6">TIM_DMABase_CCER</link>   (0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gacab604257d144cf3a59b360cbc958ec9">TIM_DMABase_CNT</link>   (0x00000009)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gab8dd06970f235fe9f6997e0975237388">TIM_DMABase_PSC</link>   (0x0000000A)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaab8a66f70e59b5916b4bba344746d652">TIM_DMABase_ARR</link>   (0x0000000B)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga97f9edceee5c99b32aaa2c6daf849b7d">TIM_DMABase_RCR</link>   (0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga235a47fa47fd19594a111e6e48c0d5a2">TIM_DMABase_CCR1</link>   (0x0000000D)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga0e2150dcd3afe31ecb793aa471b3b972">TIM_DMABase_CCR2</link>   (0x0000000E)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga590c90085bd2b206b941dff2731fed74">TIM_DMABase_CCR3</link>   (0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga5e84a16e7d8ea369a3a55bb6fe1f2171">TIM_DMABase_CCR4</link>   (0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaaff22bbf3091c47783c1c68b648c8605">TIM_DMABase_BDTR</link>   (0x00000011)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1ga59e2206e4e03b9d55c9fb5a24e29b01c">TIM_DMABase_DCR</link>   (0x00000012)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gad6a75d19df73bae091a0e649fba7339c">TIM_DMABase_OR</link>   (0x00000013)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___t_i_m___d_m_a___base__address_1gaf565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</link>(BASE)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gaf565551f2619b1368fed7ef1ba7414de"/><section>
    <title>IS_TIM_DMA_BASE</title>
<indexterm><primary>IS_TIM_DMA_BASE</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>IS_TIM_DMA_BASE</secondary></indexterm>
<para><computeroutput>#define IS_TIM_DMA_BASE( BASE)</computeroutput></para><emphasis role="strong">Value:</emphasis><programlisting linenumbering="unnumbered">&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;(((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga73bca5b14da2d5026fa3877d0db53740">TIM_DMABase_CR1</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga50e894f0d2cecc1ff3a3578098c3246e">TIM_DMABase_CR2</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga748e24ac0675caa55869d6ba506448df">TIM_DMABase_SMCR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gaeddacbbc2adf9705feac250f077d8c93">TIM_DMABase_DIER</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga5cda07a11a76bbb24a7d5bb680814d31">TIM_DMABase_SR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gab5e6f6c3fea100896d13ce317a6ccd8e">TIM_DMABase_EGR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gaab384496cff3e54d8179fc0db727c7ee">TIM_DMABase_CCMR1</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga4989f74592ab359f30bd7c4a4a457571">TIM_DMABase_CCMR2</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga6935639db5738662520e8d0eb7116dd6">TIM_DMABase_CCER</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gacab604257d144cf3a59b360cbc958ec9">TIM_DMABase_CNT</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gab8dd06970f235fe9f6997e0975237388">TIM_DMABase_PSC</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gaab8a66f70e59b5916b4bba344746d652">TIM_DMABase_ARR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga97f9edceee5c99b32aaa2c6daf849b7d">TIM_DMABase_RCR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga235a47fa47fd19594a111e6e48c0d5a2">TIM_DMABase_CCR1</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga0e2150dcd3afe31ecb793aa471b3b972">TIM_DMABase_CCR2</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga590c90085bd2b206b941dff2731fed74">TIM_DMABase_CCR3</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga5e84a16e7d8ea369a3a55bb6fe1f2171">TIM_DMABase_CCR4</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gaaff22bbf3091c47783c1c68b648c8605">TIM_DMABase_BDTR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1ga59e2206e4e03b9d55c9fb5a24e29b01c">TIM_DMABase_DCR</link>)&#32;||&#32;\
&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;&#32;((BASE)&#32;==&#32;<link linkend="_group___t_i_m___d_m_a___base__address_1gad6a75d19df73bae091a0e649fba7339c">TIM_DMABase_OR</link>))
</programlisting><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00902">902</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gaab8a66f70e59b5916b4bba344746d652"/><section>
    <title>TIM_DMABase_ARR</title>
<indexterm><primary>TIM_DMABase_ARR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_ARR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_ARR   (0x0000000B)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00893">893</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gaaff22bbf3091c47783c1c68b648c8605"/><section>
    <title>TIM_DMABase_BDTR</title>
<indexterm><primary>TIM_DMABase_BDTR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_BDTR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_BDTR   (0x00000011)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00899">899</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga6935639db5738662520e8d0eb7116dd6"/><section>
    <title>TIM_DMABase_CCER</title>
<indexterm><primary>TIM_DMABase_CCER</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCER</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCER   (0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00890">890</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gaab384496cff3e54d8179fc0db727c7ee"/><section>
    <title>TIM_DMABase_CCMR1</title>
<indexterm><primary>TIM_DMABase_CCMR1</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCMR1</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCMR1   (0x00000006)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00888">888</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga4989f74592ab359f30bd7c4a4a457571"/><section>
    <title>TIM_DMABase_CCMR2</title>
<indexterm><primary>TIM_DMABase_CCMR2</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCMR2</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCMR2   (0x00000007)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00889">889</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga235a47fa47fd19594a111e6e48c0d5a2"/><section>
    <title>TIM_DMABase_CCR1</title>
<indexterm><primary>TIM_DMABase_CCR1</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCR1</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCR1   (0x0000000D)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00895">895</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga0e2150dcd3afe31ecb793aa471b3b972"/><section>
    <title>TIM_DMABase_CCR2</title>
<indexterm><primary>TIM_DMABase_CCR2</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCR2</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCR2   (0x0000000E)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00896">896</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga590c90085bd2b206b941dff2731fed74"/><section>
    <title>TIM_DMABase_CCR3</title>
<indexterm><primary>TIM_DMABase_CCR3</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCR3</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCR3   (0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00897">897</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga5e84a16e7d8ea369a3a55bb6fe1f2171"/><section>
    <title>TIM_DMABase_CCR4</title>
<indexterm><primary>TIM_DMABase_CCR4</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CCR4</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CCR4   (0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00898">898</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gacab604257d144cf3a59b360cbc958ec9"/><section>
    <title>TIM_DMABase_CNT</title>
<indexterm><primary>TIM_DMABase_CNT</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CNT</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CNT   (0x00000009)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00891">891</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga73bca5b14da2d5026fa3877d0db53740"/><section>
    <title>TIM_DMABase_CR1</title>
<indexterm><primary>TIM_DMABase_CR1</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CR1</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CR1   (0x00000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00882">882</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga50e894f0d2cecc1ff3a3578098c3246e"/><section>
    <title>TIM_DMABase_CR2</title>
<indexterm><primary>TIM_DMABase_CR2</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_CR2</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_CR2   (0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00883">883</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga59e2206e4e03b9d55c9fb5a24e29b01c"/><section>
    <title>TIM_DMABase_DCR</title>
<indexterm><primary>TIM_DMABase_DCR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_DCR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_DCR   (0x00000012)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00900">900</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gaeddacbbc2adf9705feac250f077d8c93"/><section>
    <title>TIM_DMABase_DIER</title>
<indexterm><primary>TIM_DMABase_DIER</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_DIER</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_DIER   (0x00000003)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00885">885</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gab5e6f6c3fea100896d13ce317a6ccd8e"/><section>
    <title>TIM_DMABase_EGR</title>
<indexterm><primary>TIM_DMABase_EGR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_EGR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_EGR   (0x00000005)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00887">887</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gad6a75d19df73bae091a0e649fba7339c"/><section>
    <title>TIM_DMABase_OR</title>
<indexterm><primary>TIM_DMABase_OR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_OR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_OR   (0x00000013)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00901">901</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1gab8dd06970f235fe9f6997e0975237388"/><section>
    <title>TIM_DMABase_PSC</title>
<indexterm><primary>TIM_DMABase_PSC</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_PSC</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_PSC   (0x0000000A)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00892">892</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga97f9edceee5c99b32aaa2c6daf849b7d"/><section>
    <title>TIM_DMABase_RCR</title>
<indexterm><primary>TIM_DMABase_RCR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_RCR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_RCR   (0x0000000C)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00894">894</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga748e24ac0675caa55869d6ba506448df"/><section>
    <title>TIM_DMABase_SMCR</title>
<indexterm><primary>TIM_DMABase_SMCR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_SMCR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_SMCR   (0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00884">884</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
<anchor xml:id="_group___t_i_m___d_m_a___base__address_1ga5cda07a11a76bbb24a7d5bb680814d31"/><section>
    <title>TIM_DMABase_SR</title>
<indexterm><primary>TIM_DMABase_SR</primary><secondary>TIM_DMA_Base_address</secondary></indexterm>
<indexterm><primary>TIM_DMA_Base_address</primary><secondary>TIM_DMABase_SR</secondary></indexterm>
<para><computeroutput>#define TIM_DMABase_SR   (0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__tim_8h_source_1l00886">886</link> of file <link linkend="_stm32f4xx__hal__tim_8h_source">stm32f4xx_hal_tim.h</link>.</para>
</section>
</section>
</section>
