
TRNG_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003ef8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00403ef8  00403ef8  00013ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  00403f00  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000fc  204009b8  004048b8  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400ab4  004049b4  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ab8  004069b8  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   000137bb  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000029bb  00000000  00000000  000341fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003dbd  00000000  00000000  00036bb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a00  00000000  00000000  0003a972  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a30  00000000  00000000  0003b372  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000203d8  00000000  00000000  0003bda2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ad7e  00000000  00000000  0005c17a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00093aa1  00000000  00000000  00066ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000021dc  00000000  00000000  000fa99c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 2a 40 20 b1 07 40 00 af 07 40 00 af 07 40 00     .*@ ..@...@...@.
  400010:	af 07 40 00 af 07 40 00 af 07 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	af 07 40 00 af 07 40 00 00 00 00 00 af 07 40 00     ..@...@.......@.
  40003c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40004c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40005c:	af 07 40 00 af 07 40 00 00 00 00 00 bd 04 40 00     ..@...@.......@.
  40006c:	d1 04 40 00 e5 04 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40007c:	af 07 40 00 f9 04 40 00 0d 05 40 00 af 07 40 00     ..@...@...@...@.
  40008c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40009c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  4000ac:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  4000bc:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  4000cc:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  4000dc:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  4000ec:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  4000fc:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40010c:	af 07 40 00 af 07 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 af 07 40 00 11 0c 40 00 af 07 40 00     ......@...@...@.
  40012c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40013c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40014c:	af 07 40 00 af 07 40 00 af 07 40 00 af 07 40 00     ..@...@...@...@.
  40015c:	af 07 40 00 af 07 40 00 af 07 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	00403f00 	.word	0x00403f00

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00403f00 	.word	0x00403f00
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	00403f00 	.word	0x00403f00
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2000      	movs	r0, #0
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  40020e:	4802      	ldr	r0, [pc, #8]	; (400218 <sysclk_init+0x44>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	08f0d180 	.word	0x08f0d180
  40021c:	00400985 	.word	0x00400985
  400220:	004005bd 	.word	0x004005bd
  400224:	00400611 	.word	0x00400611
  400228:	00400621 	.word	0x00400621
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	00400631 	.word	0x00400631
  400238:	00400521 	.word	0x00400521
  40023c:	00400559 	.word	0x00400559
  400240:	00400879 	.word	0x00400879

00400244 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400248:	b980      	cbnz	r0, 40026c <_read+0x28>
  40024a:	460c      	mov	r4, r1
  40024c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40024e:	2a00      	cmp	r2, #0
  400250:	dd0f      	ble.n	400272 <_read+0x2e>
  400252:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400254:	4e08      	ldr	r6, [pc, #32]	; (400278 <_read+0x34>)
  400256:	4d09      	ldr	r5, [pc, #36]	; (40027c <_read+0x38>)
  400258:	6830      	ldr	r0, [r6, #0]
  40025a:	4621      	mov	r1, r4
  40025c:	682b      	ldr	r3, [r5, #0]
  40025e:	4798      	blx	r3
		ptr++;
  400260:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400262:	42bc      	cmp	r4, r7
  400264:	d1f8      	bne.n	400258 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400266:	4640      	mov	r0, r8
  400268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40026c:	f04f 38ff 	mov.w	r8, #4294967295
  400270:	e7f9      	b.n	400266 <_read+0x22>
	for (; len > 0; --len) {
  400272:	4680      	mov	r8, r0
  400274:	e7f7      	b.n	400266 <_read+0x22>
  400276:	bf00      	nop
  400278:	20400a88 	.word	0x20400a88
  40027c:	20400a80 	.word	0x20400a80

00400280 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400280:	3801      	subs	r0, #1
  400282:	2802      	cmp	r0, #2
  400284:	d815      	bhi.n	4002b2 <_write+0x32>
{
  400286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028a:	460e      	mov	r6, r1
  40028c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40028e:	b19a      	cbz	r2, 4002b8 <_write+0x38>
  400290:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400292:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002cc <_write+0x4c>
  400296:	4f0c      	ldr	r7, [pc, #48]	; (4002c8 <_write+0x48>)
  400298:	f8d8 0000 	ldr.w	r0, [r8]
  40029c:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a0:	683b      	ldr	r3, [r7, #0]
  4002a2:	4798      	blx	r3
  4002a4:	2800      	cmp	r0, #0
  4002a6:	db0a      	blt.n	4002be <_write+0x3e>
  4002a8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002aa:	3c01      	subs	r4, #1
  4002ac:	d1f4      	bne.n	400298 <_write+0x18>
  4002ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b2:	f04f 30ff 	mov.w	r0, #4294967295
  4002b6:	4770      	bx	lr
	for (; len != 0; --len) {
  4002b8:	4610      	mov	r0, r2
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002be:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002c6:	bf00      	nop
  4002c8:	20400a84 	.word	0x20400a84
  4002cc:	20400a88 	.word	0x20400a88

004002d0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002d6:	4b5b      	ldr	r3, [pc, #364]	; (400444 <board_init+0x174>)
  4002d8:	605a      	str	r2, [r3, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4002da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002de:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
  4002e2:	4b59      	ldr	r3, [pc, #356]	; (400448 <board_init+0x178>)
  4002e4:	2100      	movs	r1, #0
  4002e6:	f8c3 1250 	str.w	r1, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
  4002ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ee:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
  4002f2:	695a      	ldr	r2, [r3, #20]
  4002f4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002f8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
  4002fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002fe:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
  400302:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400306:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
  40030a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
  40030e:	f3c7 354e 	ubfx	r5, r7, #13, #15
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  400312:	f3c7 07c9 	ubfx	r7, r7, #3, #10
  400316:	016e      	lsls	r6, r5, #5
  400318:	ea4f 7c87 	mov.w	ip, r7, lsl #30
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  40031c:	f643 7ee0 	movw	lr, #16352	; 0x3fe0
  400320:	461c      	mov	r4, r3
  400322:	ea06 000e 	and.w	r0, r6, lr
  400326:	4662      	mov	r2, ip
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
  400328:	463b      	mov	r3, r7
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
  40032a:	ea40 0102 	orr.w	r1, r0, r2
  40032e:	f8c4 1260 	str.w	r1, [r4, #608]	; 0x260
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
  400332:	3b01      	subs	r3, #1
  400334:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
  400338:	f1b3 3fff 	cmp.w	r3, #4294967295
  40033c:	d1f5      	bne.n	40032a <board_init+0x5a>
    } while(sets-- != 0U);
  40033e:	3d01      	subs	r5, #1
  400340:	3e20      	subs	r6, #32
  400342:	f1b5 3fff 	cmp.w	r5, #4294967295
  400346:	d1ec      	bne.n	400322 <board_init+0x52>
  400348:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
  40034c:	4b3e      	ldr	r3, [pc, #248]	; (400448 <board_init+0x178>)
  40034e:	695a      	ldr	r2, [r3, #20]
  400350:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400354:	615a      	str	r2, [r3, #20]
  400356:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40035a:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40035e:	4a3b      	ldr	r2, [pc, #236]	; (40044c <board_init+0x17c>)
  400360:	493b      	ldr	r1, [pc, #236]	; (400450 <board_init+0x180>)
  400362:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400364:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400368:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
  40036a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40036e:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400372:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400376:	f022 0201 	bic.w	r2, r2, #1
  40037a:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40037e:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400382:	f022 0201 	bic.w	r2, r2, #1
  400386:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  40038a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40038e:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400392:	200a      	movs	r0, #10
  400394:	4c2f      	ldr	r4, [pc, #188]	; (400454 <board_init+0x184>)
  400396:	47a0      	blx	r4
  400398:	200b      	movs	r0, #11
  40039a:	47a0      	blx	r4
  40039c:	200c      	movs	r0, #12
  40039e:	47a0      	blx	r4
  4003a0:	2010      	movs	r0, #16
  4003a2:	47a0      	blx	r4
  4003a4:	2011      	movs	r0, #17
  4003a6:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4003a8:	4b2b      	ldr	r3, [pc, #172]	; (400458 <board_init+0x188>)
  4003aa:	f44f 7280 	mov.w	r2, #256	; 0x100
  4003ae:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003b0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4003b4:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4003b6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4003ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4003be:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003c0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4003c4:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4003c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ca:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4003cc:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4003ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4003d2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003d4:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003d8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003da:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003dc:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003e0:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4003e2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003e6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003ea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4003ee:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003f2:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003f8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003fa:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400400:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400402:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400406:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400408:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40040a:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40040e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400410:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400412:	4a12      	ldr	r2, [pc, #72]	; (40045c <board_init+0x18c>)
  400414:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400418:	f043 0310 	orr.w	r3, r3, #16
  40041c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400420:	4b0f      	ldr	r3, [pc, #60]	; (400460 <board_init+0x190>)
  400422:	2210      	movs	r2, #16
  400424:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400426:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40042a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40042c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40042e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400432:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400434:	4311      	orrs	r1, r2
  400436:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400438:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40043a:	4311      	orrs	r1, r2
  40043c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40043e:	605a      	str	r2, [r3, #4]
  400440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400442:	bf00      	nop
  400444:	400e1850 	.word	0x400e1850
  400448:	e000ed00 	.word	0xe000ed00
  40044c:	400e0c00 	.word	0x400e0c00
  400450:	5a00080c 	.word	0x5a00080c
  400454:	00400641 	.word	0x00400641
  400458:	400e1200 	.word	0x400e1200
  40045c:	40088000 	.word	0x40088000
  400460:	400e1000 	.word	0x400e1000

00400464 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400464:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400466:	4770      	bx	lr

00400468 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400468:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40046a:	4770      	bx	lr

0040046c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40046c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400470:	4604      	mov	r4, r0
  400472:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400474:	4b0e      	ldr	r3, [pc, #56]	; (4004b0 <pio_handler_process+0x44>)
  400476:	4798      	blx	r3
  400478:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40047a:	4620      	mov	r0, r4
  40047c:	4b0d      	ldr	r3, [pc, #52]	; (4004b4 <pio_handler_process+0x48>)
  40047e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400480:	4005      	ands	r5, r0
  400482:	d013      	beq.n	4004ac <pio_handler_process+0x40>
  400484:	4c0c      	ldr	r4, [pc, #48]	; (4004b8 <pio_handler_process+0x4c>)
  400486:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40048a:	e003      	b.n	400494 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40048c:	42b4      	cmp	r4, r6
  40048e:	d00d      	beq.n	4004ac <pio_handler_process+0x40>
  400490:	3410      	adds	r4, #16
		while (status != 0) {
  400492:	b15d      	cbz	r5, 4004ac <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400494:	6820      	ldr	r0, [r4, #0]
  400496:	4540      	cmp	r0, r8
  400498:	d1f8      	bne.n	40048c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40049a:	6861      	ldr	r1, [r4, #4]
  40049c:	4229      	tst	r1, r5
  40049e:	d0f5      	beq.n	40048c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4004a0:	68e3      	ldr	r3, [r4, #12]
  4004a2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4004a4:	6863      	ldr	r3, [r4, #4]
  4004a6:	ea25 0503 	bic.w	r5, r5, r3
  4004aa:	e7ef      	b.n	40048c <pio_handler_process+0x20>
  4004ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004b0:	00400465 	.word	0x00400465
  4004b4:	00400469 	.word	0x00400469
  4004b8:	204009d4 	.word	0x204009d4

004004bc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004bc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004be:	210a      	movs	r1, #10
  4004c0:	4801      	ldr	r0, [pc, #4]	; (4004c8 <PIOA_Handler+0xc>)
  4004c2:	4b02      	ldr	r3, [pc, #8]	; (4004cc <PIOA_Handler+0x10>)
  4004c4:	4798      	blx	r3
  4004c6:	bd08      	pop	{r3, pc}
  4004c8:	400e0e00 	.word	0x400e0e00
  4004cc:	0040046d 	.word	0x0040046d

004004d0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004d0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004d2:	210b      	movs	r1, #11
  4004d4:	4801      	ldr	r0, [pc, #4]	; (4004dc <PIOB_Handler+0xc>)
  4004d6:	4b02      	ldr	r3, [pc, #8]	; (4004e0 <PIOB_Handler+0x10>)
  4004d8:	4798      	blx	r3
  4004da:	bd08      	pop	{r3, pc}
  4004dc:	400e1000 	.word	0x400e1000
  4004e0:	0040046d 	.word	0x0040046d

004004e4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4004e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4004e6:	210c      	movs	r1, #12
  4004e8:	4801      	ldr	r0, [pc, #4]	; (4004f0 <PIOC_Handler+0xc>)
  4004ea:	4b02      	ldr	r3, [pc, #8]	; (4004f4 <PIOC_Handler+0x10>)
  4004ec:	4798      	blx	r3
  4004ee:	bd08      	pop	{r3, pc}
  4004f0:	400e1200 	.word	0x400e1200
  4004f4:	0040046d 	.word	0x0040046d

004004f8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4004f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4004fa:	2110      	movs	r1, #16
  4004fc:	4801      	ldr	r0, [pc, #4]	; (400504 <PIOD_Handler+0xc>)
  4004fe:	4b02      	ldr	r3, [pc, #8]	; (400508 <PIOD_Handler+0x10>)
  400500:	4798      	blx	r3
  400502:	bd08      	pop	{r3, pc}
  400504:	400e1400 	.word	0x400e1400
  400508:	0040046d 	.word	0x0040046d

0040050c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40050c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40050e:	2111      	movs	r1, #17
  400510:	4801      	ldr	r0, [pc, #4]	; (400518 <PIOE_Handler+0xc>)
  400512:	4b02      	ldr	r3, [pc, #8]	; (40051c <PIOE_Handler+0x10>)
  400514:	4798      	blx	r3
  400516:	bd08      	pop	{r3, pc}
  400518:	400e1600 	.word	0x400e1600
  40051c:	0040046d 	.word	0x0040046d

00400520 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400520:	2803      	cmp	r0, #3
  400522:	d011      	beq.n	400548 <pmc_mck_set_division+0x28>
  400524:	2804      	cmp	r0, #4
  400526:	d012      	beq.n	40054e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400528:	2802      	cmp	r0, #2
  40052a:	bf0c      	ite	eq
  40052c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400530:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400532:	4a08      	ldr	r2, [pc, #32]	; (400554 <pmc_mck_set_division+0x34>)
  400534:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400536:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40053a:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  40053c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40053e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400540:	f013 0f08 	tst.w	r3, #8
  400544:	d0fb      	beq.n	40053e <pmc_mck_set_division+0x1e>
}
  400546:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400548:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40054c:	e7f1      	b.n	400532 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40054e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400552:	e7ee      	b.n	400532 <pmc_mck_set_division+0x12>
  400554:	400e0600 	.word	0x400e0600

00400558 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400558:	4a17      	ldr	r2, [pc, #92]	; (4005b8 <pmc_switch_mck_to_pllack+0x60>)
  40055a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40055c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400560:	4318      	orrs	r0, r3
  400562:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400564:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400566:	f013 0f08 	tst.w	r3, #8
  40056a:	d10a      	bne.n	400582 <pmc_switch_mck_to_pllack+0x2a>
  40056c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400570:	4911      	ldr	r1, [pc, #68]	; (4005b8 <pmc_switch_mck_to_pllack+0x60>)
  400572:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400574:	f012 0f08 	tst.w	r2, #8
  400578:	d103      	bne.n	400582 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40057a:	3b01      	subs	r3, #1
  40057c:	d1f9      	bne.n	400572 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40057e:	2001      	movs	r0, #1
  400580:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400582:	4a0d      	ldr	r2, [pc, #52]	; (4005b8 <pmc_switch_mck_to_pllack+0x60>)
  400584:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400586:	f023 0303 	bic.w	r3, r3, #3
  40058a:	f043 0302 	orr.w	r3, r3, #2
  40058e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400590:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400592:	f013 0f08 	tst.w	r3, #8
  400596:	d10a      	bne.n	4005ae <pmc_switch_mck_to_pllack+0x56>
  400598:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40059c:	4906      	ldr	r1, [pc, #24]	; (4005b8 <pmc_switch_mck_to_pllack+0x60>)
  40059e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4005a0:	f012 0f08 	tst.w	r2, #8
  4005a4:	d105      	bne.n	4005b2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005a6:	3b01      	subs	r3, #1
  4005a8:	d1f9      	bne.n	40059e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4005aa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4005ac:	4770      	bx	lr
	return 0;
  4005ae:	2000      	movs	r0, #0
  4005b0:	4770      	bx	lr
  4005b2:	2000      	movs	r0, #0
  4005b4:	4770      	bx	lr
  4005b6:	bf00      	nop
  4005b8:	400e0600 	.word	0x400e0600

004005bc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4005bc:	b9a0      	cbnz	r0, 4005e8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005be:	480e      	ldr	r0, [pc, #56]	; (4005f8 <pmc_switch_mainck_to_xtal+0x3c>)
  4005c0:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4005c2:	0209      	lsls	r1, r1, #8
  4005c4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4005c6:	4a0d      	ldr	r2, [pc, #52]	; (4005fc <pmc_switch_mainck_to_xtal+0x40>)
  4005c8:	401a      	ands	r2, r3
  4005ca:	4b0d      	ldr	r3, [pc, #52]	; (400600 <pmc_switch_mainck_to_xtal+0x44>)
  4005cc:	4313      	orrs	r3, r2
  4005ce:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005d0:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005d2:	4602      	mov	r2, r0
  4005d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005d6:	f013 0f01 	tst.w	r3, #1
  4005da:	d0fb      	beq.n	4005d4 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005dc:	4a06      	ldr	r2, [pc, #24]	; (4005f8 <pmc_switch_mainck_to_xtal+0x3c>)
  4005de:	6a11      	ldr	r1, [r2, #32]
  4005e0:	4b08      	ldr	r3, [pc, #32]	; (400604 <pmc_switch_mainck_to_xtal+0x48>)
  4005e2:	430b      	orrs	r3, r1
  4005e4:	6213      	str	r3, [r2, #32]
  4005e6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005e8:	4903      	ldr	r1, [pc, #12]	; (4005f8 <pmc_switch_mainck_to_xtal+0x3c>)
  4005ea:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005ec:	4a06      	ldr	r2, [pc, #24]	; (400608 <pmc_switch_mainck_to_xtal+0x4c>)
  4005ee:	401a      	ands	r2, r3
  4005f0:	4b06      	ldr	r3, [pc, #24]	; (40060c <pmc_switch_mainck_to_xtal+0x50>)
  4005f2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005f4:	620b      	str	r3, [r1, #32]
  4005f6:	4770      	bx	lr
  4005f8:	400e0600 	.word	0x400e0600
  4005fc:	ffc8fffc 	.word	0xffc8fffc
  400600:	00370001 	.word	0x00370001
  400604:	01370000 	.word	0x01370000
  400608:	fec8fffc 	.word	0xfec8fffc
  40060c:	01370002 	.word	0x01370002

00400610 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400610:	4b02      	ldr	r3, [pc, #8]	; (40061c <pmc_osc_is_ready_mainck+0xc>)
  400612:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400614:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400618:	4770      	bx	lr
  40061a:	bf00      	nop
  40061c:	400e0600 	.word	0x400e0600

00400620 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400620:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400624:	4b01      	ldr	r3, [pc, #4]	; (40062c <pmc_disable_pllack+0xc>)
  400626:	629a      	str	r2, [r3, #40]	; 0x28
  400628:	4770      	bx	lr
  40062a:	bf00      	nop
  40062c:	400e0600 	.word	0x400e0600

00400630 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400630:	4b02      	ldr	r3, [pc, #8]	; (40063c <pmc_is_locked_pllack+0xc>)
  400632:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400634:	f000 0002 	and.w	r0, r0, #2
  400638:	4770      	bx	lr
  40063a:	bf00      	nop
  40063c:	400e0600 	.word	0x400e0600

00400640 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  400640:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  400644:	4b05      	ldr	r3, [pc, #20]	; (40065c <pmc_enable_periph_clk+0x1c>)
  400646:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  40064a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  40064e:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  400652:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400656:	2000      	movs	r0, #0
  400658:	4770      	bx	lr
  40065a:	bf00      	nop
  40065c:	400e0600 	.word	0x400e0600

00400660 <trng_enable>:
 * \param p_trng  Pointer to a TRNG instance.
 *
 */
void trng_enable(Trng *p_trng)
{
	p_trng->TRNG_CR = TRNG_CR_ENABLE | TRNG_CR_KEY_PASSWD;
  400660:	4b01      	ldr	r3, [pc, #4]	; (400668 <trng_enable+0x8>)
  400662:	6003      	str	r3, [r0, #0]
  400664:	4770      	bx	lr
  400666:	bf00      	nop
  400668:	524e4701 	.word	0x524e4701

0040066c <trng_enable_interrupt>:
 * \param p_trng  Pointer to a TRNG instance.
 *
 */
void trng_enable_interrupt(Trng *p_trng)
{
	p_trng->TRNG_IER = TRNG_IER_DATRDY;
  40066c:	2301      	movs	r3, #1
  40066e:	6103      	str	r3, [r0, #16]
  400670:	4770      	bx	lr

00400672 <trng_get_interrupt_status>:
 *
 * \retval The interrupt status value.
 */
uint32_t trng_get_interrupt_status(Trng *p_trng)
{
	return p_trng->TRNG_ISR;
  400672:	69c0      	ldr	r0, [r0, #28]
}
  400674:	4770      	bx	lr

00400676 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400676:	6943      	ldr	r3, [r0, #20]
  400678:	f013 0f02 	tst.w	r3, #2
  40067c:	d002      	beq.n	400684 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40067e:	61c1      	str	r1, [r0, #28]
	return 0;
  400680:	2000      	movs	r0, #0
  400682:	4770      	bx	lr
		return 1;
  400684:	2001      	movs	r0, #1
}
  400686:	4770      	bx	lr

00400688 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400688:	6943      	ldr	r3, [r0, #20]
  40068a:	f013 0f01 	tst.w	r3, #1
  40068e:	d003      	beq.n	400698 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400690:	6983      	ldr	r3, [r0, #24]
  400692:	700b      	strb	r3, [r1, #0]
	return 0;
  400694:	2000      	movs	r0, #0
  400696:	4770      	bx	lr
		return 1;
  400698:	2001      	movs	r0, #1
}
  40069a:	4770      	bx	lr

0040069c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40069c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40069e:	010b      	lsls	r3, r1, #4
  4006a0:	4293      	cmp	r3, r2
  4006a2:	d914      	bls.n	4006ce <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006a4:	00c9      	lsls	r1, r1, #3
  4006a6:	084b      	lsrs	r3, r1, #1
  4006a8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  4006ac:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  4006b0:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006b2:	1e5c      	subs	r4, r3, #1
  4006b4:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006b8:	428c      	cmp	r4, r1
  4006ba:	d901      	bls.n	4006c0 <usart_set_async_baudrate+0x24>
		return 1;
  4006bc:	2001      	movs	r0, #1
  4006be:	e017      	b.n	4006f0 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4006c0:	6841      	ldr	r1, [r0, #4]
  4006c2:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4006c6:	6041      	str	r1, [r0, #4]
  4006c8:	e00c      	b.n	4006e4 <usart_set_async_baudrate+0x48>
		return 1;
  4006ca:	2001      	movs	r0, #1
  4006cc:	e010      	b.n	4006f0 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006ce:	0859      	lsrs	r1, r3, #1
  4006d0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4006d4:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4006d8:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006da:	1e5c      	subs	r4, r3, #1
  4006dc:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006e0:	428c      	cmp	r4, r1
  4006e2:	d8f2      	bhi.n	4006ca <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4006e4:	0412      	lsls	r2, r2, #16
  4006e6:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4006ea:	431a      	orrs	r2, r3
  4006ec:	6202      	str	r2, [r0, #32]

	return 0;
  4006ee:	2000      	movs	r0, #0
}
  4006f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006f4:	4770      	bx	lr
	...

004006f8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4006f8:	4b08      	ldr	r3, [pc, #32]	; (40071c <usart_reset+0x24>)
  4006fa:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4006fe:	2300      	movs	r3, #0
  400700:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400702:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400704:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400706:	2388      	movs	r3, #136	; 0x88
  400708:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40070a:	2324      	movs	r3, #36	; 0x24
  40070c:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40070e:	f44f 7380 	mov.w	r3, #256	; 0x100
  400712:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400714:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400718:	6003      	str	r3, [r0, #0]
  40071a:	4770      	bx	lr
  40071c:	55534100 	.word	0x55534100

00400720 <usart_init_rs232>:
{
  400720:	b570      	push	{r4, r5, r6, lr}
  400722:	4605      	mov	r5, r0
  400724:	460c      	mov	r4, r1
  400726:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400728:	4b0f      	ldr	r3, [pc, #60]	; (400768 <usart_init_rs232+0x48>)
  40072a:	4798      	blx	r3
	ul_reg_val = 0;
  40072c:	2200      	movs	r2, #0
  40072e:	4b0f      	ldr	r3, [pc, #60]	; (40076c <usart_init_rs232+0x4c>)
  400730:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400732:	b1a4      	cbz	r4, 40075e <usart_init_rs232+0x3e>
  400734:	4632      	mov	r2, r6
  400736:	6821      	ldr	r1, [r4, #0]
  400738:	4628      	mov	r0, r5
  40073a:	4b0d      	ldr	r3, [pc, #52]	; (400770 <usart_init_rs232+0x50>)
  40073c:	4798      	blx	r3
  40073e:	4602      	mov	r2, r0
  400740:	b978      	cbnz	r0, 400762 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400742:	6863      	ldr	r3, [r4, #4]
  400744:	68a1      	ldr	r1, [r4, #8]
  400746:	430b      	orrs	r3, r1
  400748:	6921      	ldr	r1, [r4, #16]
  40074a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40074c:	68e1      	ldr	r1, [r4, #12]
  40074e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400750:	4906      	ldr	r1, [pc, #24]	; (40076c <usart_init_rs232+0x4c>)
  400752:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400754:	6869      	ldr	r1, [r5, #4]
  400756:	430b      	orrs	r3, r1
  400758:	606b      	str	r3, [r5, #4]
}
  40075a:	4610      	mov	r0, r2
  40075c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40075e:	2201      	movs	r2, #1
  400760:	e7fb      	b.n	40075a <usart_init_rs232+0x3a>
  400762:	2201      	movs	r2, #1
  400764:	e7f9      	b.n	40075a <usart_init_rs232+0x3a>
  400766:	bf00      	nop
  400768:	004006f9 	.word	0x004006f9
  40076c:	20400a44 	.word	0x20400a44
  400770:	0040069d 	.word	0x0040069d

00400774 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400774:	2340      	movs	r3, #64	; 0x40
  400776:	6003      	str	r3, [r0, #0]
  400778:	4770      	bx	lr

0040077a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40077a:	2310      	movs	r3, #16
  40077c:	6003      	str	r3, [r0, #0]
  40077e:	4770      	bx	lr

00400780 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400780:	6943      	ldr	r3, [r0, #20]
  400782:	f013 0f02 	tst.w	r3, #2
  400786:	d004      	beq.n	400792 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400788:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40078c:	61c1      	str	r1, [r0, #28]
	return 0;
  40078e:	2000      	movs	r0, #0
  400790:	4770      	bx	lr
		return 1;
  400792:	2001      	movs	r0, #1
}
  400794:	4770      	bx	lr

00400796 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400796:	6943      	ldr	r3, [r0, #20]
  400798:	f013 0f01 	tst.w	r3, #1
  40079c:	d005      	beq.n	4007aa <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40079e:	6983      	ldr	r3, [r0, #24]
  4007a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4007a4:	600b      	str	r3, [r1, #0]
	return 0;
  4007a6:	2000      	movs	r0, #0
  4007a8:	4770      	bx	lr
		return 1;
  4007aa:	2001      	movs	r0, #1
}
  4007ac:	4770      	bx	lr

004007ae <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4007ae:	e7fe      	b.n	4007ae <Dummy_Handler>

004007b0 <Reset_Handler>:
{
  4007b0:	b500      	push	{lr}
  4007b2:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4007b4:	4b25      	ldr	r3, [pc, #148]	; (40084c <Reset_Handler+0x9c>)
  4007b6:	4a26      	ldr	r2, [pc, #152]	; (400850 <Reset_Handler+0xa0>)
  4007b8:	429a      	cmp	r2, r3
  4007ba:	d010      	beq.n	4007de <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4007bc:	4b25      	ldr	r3, [pc, #148]	; (400854 <Reset_Handler+0xa4>)
  4007be:	4a23      	ldr	r2, [pc, #140]	; (40084c <Reset_Handler+0x9c>)
  4007c0:	429a      	cmp	r2, r3
  4007c2:	d20c      	bcs.n	4007de <Reset_Handler+0x2e>
  4007c4:	3b01      	subs	r3, #1
  4007c6:	1a9b      	subs	r3, r3, r2
  4007c8:	f023 0303 	bic.w	r3, r3, #3
  4007cc:	3304      	adds	r3, #4
  4007ce:	4413      	add	r3, r2
  4007d0:	491f      	ldr	r1, [pc, #124]	; (400850 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4007d2:	f851 0b04 	ldr.w	r0, [r1], #4
  4007d6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4007da:	429a      	cmp	r2, r3
  4007dc:	d1f9      	bne.n	4007d2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4007de:	4b1e      	ldr	r3, [pc, #120]	; (400858 <Reset_Handler+0xa8>)
  4007e0:	4a1e      	ldr	r2, [pc, #120]	; (40085c <Reset_Handler+0xac>)
  4007e2:	429a      	cmp	r2, r3
  4007e4:	d20a      	bcs.n	4007fc <Reset_Handler+0x4c>
  4007e6:	3b01      	subs	r3, #1
  4007e8:	1a9b      	subs	r3, r3, r2
  4007ea:	f023 0303 	bic.w	r3, r3, #3
  4007ee:	3304      	adds	r3, #4
  4007f0:	4413      	add	r3, r2
                *pDest++ = 0;
  4007f2:	2100      	movs	r1, #0
  4007f4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4007f8:	4293      	cmp	r3, r2
  4007fa:	d1fb      	bne.n	4007f4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4007fc:	4a18      	ldr	r2, [pc, #96]	; (400860 <Reset_Handler+0xb0>)
  4007fe:	4b19      	ldr	r3, [pc, #100]	; (400864 <Reset_Handler+0xb4>)
  400800:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400804:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400806:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40080a:	fab3 f383 	clz	r3, r3
  40080e:	095b      	lsrs	r3, r3, #5
  400810:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400812:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400814:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400818:	2200      	movs	r2, #0
  40081a:	4b13      	ldr	r3, [pc, #76]	; (400868 <Reset_Handler+0xb8>)
  40081c:	701a      	strb	r2, [r3, #0]
	return flags;
  40081e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400820:	4a12      	ldr	r2, [pc, #72]	; (40086c <Reset_Handler+0xbc>)
  400822:	6813      	ldr	r3, [r2, #0]
  400824:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400828:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40082a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40082e:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400832:	b129      	cbz	r1, 400840 <Reset_Handler+0x90>
		cpu_irq_enable();
  400834:	2201      	movs	r2, #1
  400836:	4b0c      	ldr	r3, [pc, #48]	; (400868 <Reset_Handler+0xb8>)
  400838:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  40083a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40083e:	b662      	cpsie	i
        __libc_init_array();
  400840:	4b0b      	ldr	r3, [pc, #44]	; (400870 <Reset_Handler+0xc0>)
  400842:	4798      	blx	r3
        main();
  400844:	4b0b      	ldr	r3, [pc, #44]	; (400874 <Reset_Handler+0xc4>)
  400846:	4798      	blx	r3
  400848:	e7fe      	b.n	400848 <Reset_Handler+0x98>
  40084a:	bf00      	nop
  40084c:	20400000 	.word	0x20400000
  400850:	00403f00 	.word	0x00403f00
  400854:	204009b8 	.word	0x204009b8
  400858:	20400ab4 	.word	0x20400ab4
  40085c:	204009b8 	.word	0x204009b8
  400860:	e000ed00 	.word	0xe000ed00
  400864:	00400000 	.word	0x00400000
  400868:	20400000 	.word	0x20400000
  40086c:	e000ed88 	.word	0xe000ed88
  400870:	00400d51 	.word	0x00400d51
  400874:	00400c25 	.word	0x00400c25

00400878 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400878:	4b3b      	ldr	r3, [pc, #236]	; (400968 <SystemCoreClockUpdate+0xf0>)
  40087a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40087c:	f003 0303 	and.w	r3, r3, #3
  400880:	2b01      	cmp	r3, #1
  400882:	d01d      	beq.n	4008c0 <SystemCoreClockUpdate+0x48>
  400884:	b183      	cbz	r3, 4008a8 <SystemCoreClockUpdate+0x30>
  400886:	2b02      	cmp	r3, #2
  400888:	d036      	beq.n	4008f8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40088a:	4b37      	ldr	r3, [pc, #220]	; (400968 <SystemCoreClockUpdate+0xf0>)
  40088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40088e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400892:	2b70      	cmp	r3, #112	; 0x70
  400894:	d05f      	beq.n	400956 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400896:	4b34      	ldr	r3, [pc, #208]	; (400968 <SystemCoreClockUpdate+0xf0>)
  400898:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40089a:	4934      	ldr	r1, [pc, #208]	; (40096c <SystemCoreClockUpdate+0xf4>)
  40089c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4008a0:	680b      	ldr	r3, [r1, #0]
  4008a2:	40d3      	lsrs	r3, r2
  4008a4:	600b      	str	r3, [r1, #0]
  4008a6:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4008a8:	4b31      	ldr	r3, [pc, #196]	; (400970 <SystemCoreClockUpdate+0xf8>)
  4008aa:	695b      	ldr	r3, [r3, #20]
  4008ac:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008b0:	bf14      	ite	ne
  4008b2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4008b6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4008ba:	4b2c      	ldr	r3, [pc, #176]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008bc:	601a      	str	r2, [r3, #0]
  4008be:	e7e4      	b.n	40088a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008c0:	4b29      	ldr	r3, [pc, #164]	; (400968 <SystemCoreClockUpdate+0xf0>)
  4008c2:	6a1b      	ldr	r3, [r3, #32]
  4008c4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008c8:	d003      	beq.n	4008d2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4008ca:	4a2a      	ldr	r2, [pc, #168]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008cc:	4b27      	ldr	r3, [pc, #156]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008ce:	601a      	str	r2, [r3, #0]
  4008d0:	e7db      	b.n	40088a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008d2:	4a29      	ldr	r2, [pc, #164]	; (400978 <SystemCoreClockUpdate+0x100>)
  4008d4:	4b25      	ldr	r3, [pc, #148]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008d6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4008d8:	4b23      	ldr	r3, [pc, #140]	; (400968 <SystemCoreClockUpdate+0xf0>)
  4008da:	6a1b      	ldr	r3, [r3, #32]
  4008dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008e0:	2b10      	cmp	r3, #16
  4008e2:	d005      	beq.n	4008f0 <SystemCoreClockUpdate+0x78>
  4008e4:	2b20      	cmp	r3, #32
  4008e6:	d1d0      	bne.n	40088a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4008e8:	4a22      	ldr	r2, [pc, #136]	; (400974 <SystemCoreClockUpdate+0xfc>)
  4008ea:	4b20      	ldr	r3, [pc, #128]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008ec:	601a      	str	r2, [r3, #0]
          break;
  4008ee:	e7cc      	b.n	40088a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4008f0:	4a22      	ldr	r2, [pc, #136]	; (40097c <SystemCoreClockUpdate+0x104>)
  4008f2:	4b1e      	ldr	r3, [pc, #120]	; (40096c <SystemCoreClockUpdate+0xf4>)
  4008f4:	601a      	str	r2, [r3, #0]
          break;
  4008f6:	e7c8      	b.n	40088a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008f8:	4b1b      	ldr	r3, [pc, #108]	; (400968 <SystemCoreClockUpdate+0xf0>)
  4008fa:	6a1b      	ldr	r3, [r3, #32]
  4008fc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400900:	d016      	beq.n	400930 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400902:	4a1c      	ldr	r2, [pc, #112]	; (400974 <SystemCoreClockUpdate+0xfc>)
  400904:	4b19      	ldr	r3, [pc, #100]	; (40096c <SystemCoreClockUpdate+0xf4>)
  400906:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400908:	4b17      	ldr	r3, [pc, #92]	; (400968 <SystemCoreClockUpdate+0xf0>)
  40090a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40090c:	f003 0303 	and.w	r3, r3, #3
  400910:	2b02      	cmp	r3, #2
  400912:	d1ba      	bne.n	40088a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400914:	4a14      	ldr	r2, [pc, #80]	; (400968 <SystemCoreClockUpdate+0xf0>)
  400916:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400918:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40091a:	4814      	ldr	r0, [pc, #80]	; (40096c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40091c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400920:	6803      	ldr	r3, [r0, #0]
  400922:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400926:	b2d2      	uxtb	r2, r2
  400928:	fbb3 f3f2 	udiv	r3, r3, r2
  40092c:	6003      	str	r3, [r0, #0]
  40092e:	e7ac      	b.n	40088a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400930:	4a11      	ldr	r2, [pc, #68]	; (400978 <SystemCoreClockUpdate+0x100>)
  400932:	4b0e      	ldr	r3, [pc, #56]	; (40096c <SystemCoreClockUpdate+0xf4>)
  400934:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400936:	4b0c      	ldr	r3, [pc, #48]	; (400968 <SystemCoreClockUpdate+0xf0>)
  400938:	6a1b      	ldr	r3, [r3, #32]
  40093a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40093e:	2b10      	cmp	r3, #16
  400940:	d005      	beq.n	40094e <SystemCoreClockUpdate+0xd6>
  400942:	2b20      	cmp	r3, #32
  400944:	d1e0      	bne.n	400908 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400946:	4a0b      	ldr	r2, [pc, #44]	; (400974 <SystemCoreClockUpdate+0xfc>)
  400948:	4b08      	ldr	r3, [pc, #32]	; (40096c <SystemCoreClockUpdate+0xf4>)
  40094a:	601a      	str	r2, [r3, #0]
          break;
  40094c:	e7dc      	b.n	400908 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40094e:	4a0b      	ldr	r2, [pc, #44]	; (40097c <SystemCoreClockUpdate+0x104>)
  400950:	4b06      	ldr	r3, [pc, #24]	; (40096c <SystemCoreClockUpdate+0xf4>)
  400952:	601a      	str	r2, [r3, #0]
          break;
  400954:	e7d8      	b.n	400908 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400956:	4a05      	ldr	r2, [pc, #20]	; (40096c <SystemCoreClockUpdate+0xf4>)
  400958:	6813      	ldr	r3, [r2, #0]
  40095a:	4909      	ldr	r1, [pc, #36]	; (400980 <SystemCoreClockUpdate+0x108>)
  40095c:	fba1 1303 	umull	r1, r3, r1, r3
  400960:	085b      	lsrs	r3, r3, #1
  400962:	6013      	str	r3, [r2, #0]
  400964:	4770      	bx	lr
  400966:	bf00      	nop
  400968:	400e0600 	.word	0x400e0600
  40096c:	20400004 	.word	0x20400004
  400970:	400e1810 	.word	0x400e1810
  400974:	00b71b00 	.word	0x00b71b00
  400978:	003d0900 	.word	0x003d0900
  40097c:	007a1200 	.word	0x007a1200
  400980:	aaaaaaab 	.word	0xaaaaaaab

00400984 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400984:	4b16      	ldr	r3, [pc, #88]	; (4009e0 <system_init_flash+0x5c>)
  400986:	4298      	cmp	r0, r3
  400988:	d913      	bls.n	4009b2 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40098a:	4b16      	ldr	r3, [pc, #88]	; (4009e4 <system_init_flash+0x60>)
  40098c:	4298      	cmp	r0, r3
  40098e:	d915      	bls.n	4009bc <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400990:	4b15      	ldr	r3, [pc, #84]	; (4009e8 <system_init_flash+0x64>)
  400992:	4298      	cmp	r0, r3
  400994:	d916      	bls.n	4009c4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400996:	4b15      	ldr	r3, [pc, #84]	; (4009ec <system_init_flash+0x68>)
  400998:	4298      	cmp	r0, r3
  40099a:	d917      	bls.n	4009cc <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40099c:	4b14      	ldr	r3, [pc, #80]	; (4009f0 <system_init_flash+0x6c>)
  40099e:	4298      	cmp	r0, r3
  4009a0:	d918      	bls.n	4009d4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4009a2:	4b14      	ldr	r3, [pc, #80]	; (4009f4 <system_init_flash+0x70>)
  4009a4:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4009a6:	bf94      	ite	ls
  4009a8:	4a13      	ldrls	r2, [pc, #76]	; (4009f8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4009aa:	4a14      	ldrhi	r2, [pc, #80]	; (4009fc <system_init_flash+0x78>)
  4009ac:	4b14      	ldr	r3, [pc, #80]	; (400a00 <system_init_flash+0x7c>)
  4009ae:	601a      	str	r2, [r3, #0]
  4009b0:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009b2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4009b6:	4b12      	ldr	r3, [pc, #72]	; (400a00 <system_init_flash+0x7c>)
  4009b8:	601a      	str	r2, [r3, #0]
  4009ba:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4009bc:	4a11      	ldr	r2, [pc, #68]	; (400a04 <system_init_flash+0x80>)
  4009be:	4b10      	ldr	r3, [pc, #64]	; (400a00 <system_init_flash+0x7c>)
  4009c0:	601a      	str	r2, [r3, #0]
  4009c2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009c4:	4a10      	ldr	r2, [pc, #64]	; (400a08 <system_init_flash+0x84>)
  4009c6:	4b0e      	ldr	r3, [pc, #56]	; (400a00 <system_init_flash+0x7c>)
  4009c8:	601a      	str	r2, [r3, #0]
  4009ca:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4009cc:	4a0f      	ldr	r2, [pc, #60]	; (400a0c <system_init_flash+0x88>)
  4009ce:	4b0c      	ldr	r3, [pc, #48]	; (400a00 <system_init_flash+0x7c>)
  4009d0:	601a      	str	r2, [r3, #0]
  4009d2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4009d4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4009d8:	4b09      	ldr	r3, [pc, #36]	; (400a00 <system_init_flash+0x7c>)
  4009da:	601a      	str	r2, [r3, #0]
  4009dc:	4770      	bx	lr
  4009de:	bf00      	nop
  4009e0:	015ef3bf 	.word	0x015ef3bf
  4009e4:	02bde77f 	.word	0x02bde77f
  4009e8:	041cdb3f 	.word	0x041cdb3f
  4009ec:	057bceff 	.word	0x057bceff
  4009f0:	06dac2bf 	.word	0x06dac2bf
  4009f4:	0839b67f 	.word	0x0839b67f
  4009f8:	04000500 	.word	0x04000500
  4009fc:	04000600 	.word	0x04000600
  400a00:	400e0c00 	.word	0x400e0c00
  400a04:	04000100 	.word	0x04000100
  400a08:	04000200 	.word	0x04000200
  400a0c:	04000300 	.word	0x04000300

00400a10 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a10:	4b0a      	ldr	r3, [pc, #40]	; (400a3c <_sbrk+0x2c>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	b153      	cbz	r3, 400a2c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400a16:	4b09      	ldr	r3, [pc, #36]	; (400a3c <_sbrk+0x2c>)
  400a18:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a1a:	181a      	adds	r2, r3, r0
  400a1c:	4908      	ldr	r1, [pc, #32]	; (400a40 <_sbrk+0x30>)
  400a1e:	4291      	cmp	r1, r2
  400a20:	db08      	blt.n	400a34 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a22:	4610      	mov	r0, r2
  400a24:	4a05      	ldr	r2, [pc, #20]	; (400a3c <_sbrk+0x2c>)
  400a26:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400a28:	4618      	mov	r0, r3
  400a2a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400a2c:	4a05      	ldr	r2, [pc, #20]	; (400a44 <_sbrk+0x34>)
  400a2e:	4b03      	ldr	r3, [pc, #12]	; (400a3c <_sbrk+0x2c>)
  400a30:	601a      	str	r2, [r3, #0]
  400a32:	e7f0      	b.n	400a16 <_sbrk+0x6>
		return (caddr_t) -1;	
  400a34:	f04f 30ff 	mov.w	r0, #4294967295
}
  400a38:	4770      	bx	lr
  400a3a:	bf00      	nop
  400a3c:	20400a48 	.word	0x20400a48
  400a40:	2045fffc 	.word	0x2045fffc
  400a44:	20402cb8 	.word	0x20402cb8

00400a48 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a48:	f04f 30ff 	mov.w	r0, #4294967295
  400a4c:	4770      	bx	lr

00400a4e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a52:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a54:	2000      	movs	r0, #0
  400a56:	4770      	bx	lr

00400a58 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a58:	2001      	movs	r0, #1
  400a5a:	4770      	bx	lr

00400a5c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a5c:	2000      	movs	r0, #0
  400a5e:	4770      	bx	lr

00400a60 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400a60:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a62:	b083      	sub	sp, #12
  400a64:	4605      	mov	r5, r0
  400a66:	460c      	mov	r4, r1
	uint32_t val = 0;
  400a68:	2300      	movs	r3, #0
  400a6a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400a6c:	4b2a      	ldr	r3, [pc, #168]	; (400b18 <usart_serial_getchar+0xb8>)
  400a6e:	4298      	cmp	r0, r3
  400a70:	d013      	beq.n	400a9a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400a72:	4b2a      	ldr	r3, [pc, #168]	; (400b1c <usart_serial_getchar+0xbc>)
  400a74:	4298      	cmp	r0, r3
  400a76:	d018      	beq.n	400aaa <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400a78:	4b29      	ldr	r3, [pc, #164]	; (400b20 <usart_serial_getchar+0xc0>)
  400a7a:	4298      	cmp	r0, r3
  400a7c:	d01d      	beq.n	400aba <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400a7e:	4b29      	ldr	r3, [pc, #164]	; (400b24 <usart_serial_getchar+0xc4>)
  400a80:	429d      	cmp	r5, r3
  400a82:	d022      	beq.n	400aca <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400a84:	4b28      	ldr	r3, [pc, #160]	; (400b28 <usart_serial_getchar+0xc8>)
  400a86:	429d      	cmp	r5, r3
  400a88:	d027      	beq.n	400ada <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400a8a:	4b28      	ldr	r3, [pc, #160]	; (400b2c <usart_serial_getchar+0xcc>)
  400a8c:	429d      	cmp	r5, r3
  400a8e:	d02e      	beq.n	400aee <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400a90:	4b27      	ldr	r3, [pc, #156]	; (400b30 <usart_serial_getchar+0xd0>)
  400a92:	429d      	cmp	r5, r3
  400a94:	d035      	beq.n	400b02 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400a96:	b003      	add	sp, #12
  400a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400a9a:	461f      	mov	r7, r3
  400a9c:	4e25      	ldr	r6, [pc, #148]	; (400b34 <usart_serial_getchar+0xd4>)
  400a9e:	4621      	mov	r1, r4
  400aa0:	4638      	mov	r0, r7
  400aa2:	47b0      	blx	r6
  400aa4:	2800      	cmp	r0, #0
  400aa6:	d1fa      	bne.n	400a9e <usart_serial_getchar+0x3e>
  400aa8:	e7e9      	b.n	400a7e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400aaa:	461f      	mov	r7, r3
  400aac:	4e21      	ldr	r6, [pc, #132]	; (400b34 <usart_serial_getchar+0xd4>)
  400aae:	4621      	mov	r1, r4
  400ab0:	4638      	mov	r0, r7
  400ab2:	47b0      	blx	r6
  400ab4:	2800      	cmp	r0, #0
  400ab6:	d1fa      	bne.n	400aae <usart_serial_getchar+0x4e>
  400ab8:	e7e4      	b.n	400a84 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400aba:	461f      	mov	r7, r3
  400abc:	4e1d      	ldr	r6, [pc, #116]	; (400b34 <usart_serial_getchar+0xd4>)
  400abe:	4621      	mov	r1, r4
  400ac0:	4638      	mov	r0, r7
  400ac2:	47b0      	blx	r6
  400ac4:	2800      	cmp	r0, #0
  400ac6:	d1fa      	bne.n	400abe <usart_serial_getchar+0x5e>
  400ac8:	e7df      	b.n	400a8a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400aca:	461f      	mov	r7, r3
  400acc:	4e19      	ldr	r6, [pc, #100]	; (400b34 <usart_serial_getchar+0xd4>)
  400ace:	4621      	mov	r1, r4
  400ad0:	4638      	mov	r0, r7
  400ad2:	47b0      	blx	r6
  400ad4:	2800      	cmp	r0, #0
  400ad6:	d1fa      	bne.n	400ace <usart_serial_getchar+0x6e>
  400ad8:	e7da      	b.n	400a90 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400ada:	461e      	mov	r6, r3
  400adc:	4d16      	ldr	r5, [pc, #88]	; (400b38 <usart_serial_getchar+0xd8>)
  400ade:	a901      	add	r1, sp, #4
  400ae0:	4630      	mov	r0, r6
  400ae2:	47a8      	blx	r5
  400ae4:	2800      	cmp	r0, #0
  400ae6:	d1fa      	bne.n	400ade <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400ae8:	9b01      	ldr	r3, [sp, #4]
  400aea:	7023      	strb	r3, [r4, #0]
  400aec:	e7d3      	b.n	400a96 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400aee:	461e      	mov	r6, r3
  400af0:	4d11      	ldr	r5, [pc, #68]	; (400b38 <usart_serial_getchar+0xd8>)
  400af2:	a901      	add	r1, sp, #4
  400af4:	4630      	mov	r0, r6
  400af6:	47a8      	blx	r5
  400af8:	2800      	cmp	r0, #0
  400afa:	d1fa      	bne.n	400af2 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400afc:	9b01      	ldr	r3, [sp, #4]
  400afe:	7023      	strb	r3, [r4, #0]
  400b00:	e7c9      	b.n	400a96 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400b02:	461e      	mov	r6, r3
  400b04:	4d0c      	ldr	r5, [pc, #48]	; (400b38 <usart_serial_getchar+0xd8>)
  400b06:	a901      	add	r1, sp, #4
  400b08:	4630      	mov	r0, r6
  400b0a:	47a8      	blx	r5
  400b0c:	2800      	cmp	r0, #0
  400b0e:	d1fa      	bne.n	400b06 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400b10:	9b01      	ldr	r3, [sp, #4]
  400b12:	7023      	strb	r3, [r4, #0]
}
  400b14:	e7bf      	b.n	400a96 <usart_serial_getchar+0x36>
  400b16:	bf00      	nop
  400b18:	400e0800 	.word	0x400e0800
  400b1c:	400e0a00 	.word	0x400e0a00
  400b20:	400e1a00 	.word	0x400e1a00
  400b24:	400e1c00 	.word	0x400e1c00
  400b28:	40024000 	.word	0x40024000
  400b2c:	40028000 	.word	0x40028000
  400b30:	4002c000 	.word	0x4002c000
  400b34:	00400689 	.word	0x00400689
  400b38:	00400797 	.word	0x00400797

00400b3c <usart_serial_putchar>:
{
  400b3c:	b570      	push	{r4, r5, r6, lr}
  400b3e:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400b40:	4b2a      	ldr	r3, [pc, #168]	; (400bec <usart_serial_putchar+0xb0>)
  400b42:	4298      	cmp	r0, r3
  400b44:	d013      	beq.n	400b6e <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400b46:	4b2a      	ldr	r3, [pc, #168]	; (400bf0 <usart_serial_putchar+0xb4>)
  400b48:	4298      	cmp	r0, r3
  400b4a:	d019      	beq.n	400b80 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400b4c:	4b29      	ldr	r3, [pc, #164]	; (400bf4 <usart_serial_putchar+0xb8>)
  400b4e:	4298      	cmp	r0, r3
  400b50:	d01f      	beq.n	400b92 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400b52:	4b29      	ldr	r3, [pc, #164]	; (400bf8 <usart_serial_putchar+0xbc>)
  400b54:	4298      	cmp	r0, r3
  400b56:	d025      	beq.n	400ba4 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400b58:	4b28      	ldr	r3, [pc, #160]	; (400bfc <usart_serial_putchar+0xc0>)
  400b5a:	4298      	cmp	r0, r3
  400b5c:	d02b      	beq.n	400bb6 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400b5e:	4b28      	ldr	r3, [pc, #160]	; (400c00 <usart_serial_putchar+0xc4>)
  400b60:	4298      	cmp	r0, r3
  400b62:	d031      	beq.n	400bc8 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400b64:	4b27      	ldr	r3, [pc, #156]	; (400c04 <usart_serial_putchar+0xc8>)
  400b66:	4298      	cmp	r0, r3
  400b68:	d037      	beq.n	400bda <usart_serial_putchar+0x9e>
	return 0;
  400b6a:	2000      	movs	r0, #0
}
  400b6c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b6e:	461e      	mov	r6, r3
  400b70:	4d25      	ldr	r5, [pc, #148]	; (400c08 <usart_serial_putchar+0xcc>)
  400b72:	4621      	mov	r1, r4
  400b74:	4630      	mov	r0, r6
  400b76:	47a8      	blx	r5
  400b78:	2800      	cmp	r0, #0
  400b7a:	d1fa      	bne.n	400b72 <usart_serial_putchar+0x36>
		return 1;
  400b7c:	2001      	movs	r0, #1
  400b7e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b80:	461e      	mov	r6, r3
  400b82:	4d21      	ldr	r5, [pc, #132]	; (400c08 <usart_serial_putchar+0xcc>)
  400b84:	4621      	mov	r1, r4
  400b86:	4630      	mov	r0, r6
  400b88:	47a8      	blx	r5
  400b8a:	2800      	cmp	r0, #0
  400b8c:	d1fa      	bne.n	400b84 <usart_serial_putchar+0x48>
		return 1;
  400b8e:	2001      	movs	r0, #1
  400b90:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b92:	461e      	mov	r6, r3
  400b94:	4d1c      	ldr	r5, [pc, #112]	; (400c08 <usart_serial_putchar+0xcc>)
  400b96:	4621      	mov	r1, r4
  400b98:	4630      	mov	r0, r6
  400b9a:	47a8      	blx	r5
  400b9c:	2800      	cmp	r0, #0
  400b9e:	d1fa      	bne.n	400b96 <usart_serial_putchar+0x5a>
		return 1;
  400ba0:	2001      	movs	r0, #1
  400ba2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ba4:	461e      	mov	r6, r3
  400ba6:	4d18      	ldr	r5, [pc, #96]	; (400c08 <usart_serial_putchar+0xcc>)
  400ba8:	4621      	mov	r1, r4
  400baa:	4630      	mov	r0, r6
  400bac:	47a8      	blx	r5
  400bae:	2800      	cmp	r0, #0
  400bb0:	d1fa      	bne.n	400ba8 <usart_serial_putchar+0x6c>
		return 1;
  400bb2:	2001      	movs	r0, #1
  400bb4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400bb6:	461e      	mov	r6, r3
  400bb8:	4d14      	ldr	r5, [pc, #80]	; (400c0c <usart_serial_putchar+0xd0>)
  400bba:	4621      	mov	r1, r4
  400bbc:	4630      	mov	r0, r6
  400bbe:	47a8      	blx	r5
  400bc0:	2800      	cmp	r0, #0
  400bc2:	d1fa      	bne.n	400bba <usart_serial_putchar+0x7e>
		return 1;
  400bc4:	2001      	movs	r0, #1
  400bc6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400bc8:	461e      	mov	r6, r3
  400bca:	4d10      	ldr	r5, [pc, #64]	; (400c0c <usart_serial_putchar+0xd0>)
  400bcc:	4621      	mov	r1, r4
  400bce:	4630      	mov	r0, r6
  400bd0:	47a8      	blx	r5
  400bd2:	2800      	cmp	r0, #0
  400bd4:	d1fa      	bne.n	400bcc <usart_serial_putchar+0x90>
		return 1;
  400bd6:	2001      	movs	r0, #1
  400bd8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400bda:	461e      	mov	r6, r3
  400bdc:	4d0b      	ldr	r5, [pc, #44]	; (400c0c <usart_serial_putchar+0xd0>)
  400bde:	4621      	mov	r1, r4
  400be0:	4630      	mov	r0, r6
  400be2:	47a8      	blx	r5
  400be4:	2800      	cmp	r0, #0
  400be6:	d1fa      	bne.n	400bde <usart_serial_putchar+0xa2>
		return 1;
  400be8:	2001      	movs	r0, #1
  400bea:	bd70      	pop	{r4, r5, r6, pc}
  400bec:	400e0800 	.word	0x400e0800
  400bf0:	400e0a00 	.word	0x400e0a00
  400bf4:	400e1a00 	.word	0x400e1a00
  400bf8:	400e1c00 	.word	0x400e1c00
  400bfc:	40024000 	.word	0x40024000
  400c00:	40028000 	.word	0x40028000
  400c04:	4002c000 	.word	0x4002c000
  400c08:	00400677 	.word	0x00400677
  400c0c:	00400781 	.word	0x00400781

00400c10 <TRNG_Handler>:
/*
Esse  o handler do TRNG que quando for chamado
realiza a criao de mais um nmero aleatrio
*/
void TRNG_Handler(void)
{
  400c10:	b508      	push	{r3, lr}

	// Varivel para sabermos se foi ou no acionado o handler
	uint32_t status;

	// Guardamos o valor desse status com essa funo de interrupo
	status = trng_get_interrupt_status(TRNG);
  400c12:	4802      	ldr	r0, [pc, #8]	; (400c1c <TRNG_Handler+0xc>)
  400c14:	4b02      	ldr	r3, [pc, #8]	; (400c20 <TRNG_Handler+0x10>)
  400c16:	4798      	blx	r3
  400c18:	bd08      	pop	{r3, pc}
  400c1a:	bf00      	nop
  400c1c:	40070000 	.word	0x40070000
  400c20:	00400673 	.word	0x00400673

00400c24 <main>:
	}
}

//parte principal do cdigo que  rodado ao iniciar a placa
int main(void)
{
  400c24:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c26:	b087      	sub	sp, #28
	sysclk_init();
  400c28:	4b2d      	ldr	r3, [pc, #180]	; (400ce0 <main+0xbc>)
  400c2a:	4798      	blx	r3
	board_init();
  400c2c:	4b2d      	ldr	r3, [pc, #180]	; (400ce4 <main+0xc0>)
  400c2e:	4798      	blx	r3
  400c30:	200e      	movs	r0, #14
  400c32:	4e2d      	ldr	r6, [pc, #180]	; (400ce8 <main+0xc4>)
  400c34:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400c36:	4d2d      	ldr	r5, [pc, #180]	; (400cec <main+0xc8>)
  400c38:	4b2d      	ldr	r3, [pc, #180]	; (400cf0 <main+0xcc>)
  400c3a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c3c:	4a2d      	ldr	r2, [pc, #180]	; (400cf4 <main+0xd0>)
  400c3e:	4b2e      	ldr	r3, [pc, #184]	; (400cf8 <main+0xd4>)
  400c40:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c42:	4a2e      	ldr	r2, [pc, #184]	; (400cfc <main+0xd8>)
  400c44:	4b2e      	ldr	r3, [pc, #184]	; (400d00 <main+0xdc>)
  400c46:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400c48:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c4c:	9300      	str	r3, [sp, #0]
	usart_settings.char_length = opt->charlength;
  400c4e:	23c0      	movs	r3, #192	; 0xc0
  400c50:	9301      	str	r3, [sp, #4]
	usart_settings.parity_type = opt->paritytype;
  400c52:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c56:	9302      	str	r3, [sp, #8]
	usart_settings.stop_bits= opt->stopbits;
  400c58:	2400      	movs	r4, #0
  400c5a:	9403      	str	r4, [sp, #12]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400c5c:	9404      	str	r4, [sp, #16]
  400c5e:	200e      	movs	r0, #14
  400c60:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  400c62:	4a28      	ldr	r2, [pc, #160]	; (400d04 <main+0xe0>)
  400c64:	4669      	mov	r1, sp
  400c66:	4628      	mov	r0, r5
  400c68:	4b27      	ldr	r3, [pc, #156]	; (400d08 <main+0xe4>)
  400c6a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400c6c:	4628      	mov	r0, r5
  400c6e:	4b27      	ldr	r3, [pc, #156]	; (400d0c <main+0xe8>)
  400c70:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400c72:	4628      	mov	r0, r5
  400c74:	4b26      	ldr	r3, [pc, #152]	; (400d10 <main+0xec>)
  400c76:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c78:	4f26      	ldr	r7, [pc, #152]	; (400d14 <main+0xf0>)
  400c7a:	683b      	ldr	r3, [r7, #0]
  400c7c:	4621      	mov	r1, r4
  400c7e:	6898      	ldr	r0, [r3, #8]
  400c80:	4d25      	ldr	r5, [pc, #148]	; (400d18 <main+0xf4>)
  400c82:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400c84:	683b      	ldr	r3, [r7, #0]
  400c86:	4621      	mov	r1, r4
  400c88:	6858      	ldr	r0, [r3, #4]
  400c8a:	47a8      	blx	r5
	
	configure_console();
	
	printf("-- TRNG Example --\n\r");
  400c8c:	4823      	ldr	r0, [pc, #140]	; (400d1c <main+0xf8>)
  400c8e:	4d24      	ldr	r5, [pc, #144]	; (400d20 <main+0xfc>)
  400c90:	47a8      	blx	r5
	printf("-- %s\n\r", BOARD_NAME);
  400c92:	4924      	ldr	r1, [pc, #144]	; (400d24 <main+0x100>)
  400c94:	4824      	ldr	r0, [pc, #144]	; (400d28 <main+0x104>)
  400c96:	47a8      	blx	r5
	printf("-- Compiled: %s %s --\n\r\n", __DATE__, __TIME__);
  400c98:	4a24      	ldr	r2, [pc, #144]	; (400d2c <main+0x108>)
  400c9a:	4925      	ldr	r1, [pc, #148]	; (400d30 <main+0x10c>)
  400c9c:	4825      	ldr	r0, [pc, #148]	; (400d34 <main+0x110>)
  400c9e:	47a8      	blx	r5

	pmc_enable_periph_clk(ID_TRNG);
  400ca0:	2039      	movs	r0, #57	; 0x39
  400ca2:	47b0      	blx	r6

	trng_enable(TRNG);
  400ca4:	4d24      	ldr	r5, [pc, #144]	; (400d38 <main+0x114>)
  400ca6:	4628      	mov	r0, r5
  400ca8:	4b24      	ldr	r3, [pc, #144]	; (400d3c <main+0x118>)
  400caa:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400cac:	4b24      	ldr	r3, [pc, #144]	; (400d40 <main+0x11c>)
  400cae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400cb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400cb6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400cba:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400cbe:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400cc2:	f883 4339 	strb.w	r4, [r3, #825]	; 0x339
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400cc6:	605a      	str	r2, [r3, #4]

	NVIC_DisableIRQ(TRNG_IRQn);
	NVIC_ClearPendingIRQ(TRNG_IRQn);
	NVIC_SetPriority(TRNG_IRQn, 0);
	NVIC_EnableIRQ(TRNG_IRQn);
	trng_enable_interrupt(TRNG);
  400cc8:	4628      	mov	r0, r5
  400cca:	4b1e      	ldr	r3, [pc, #120]	; (400d44 <main+0x120>)
  400ccc:	4798      	blx	r3
	time_t t;
	n = 5;
	
	while (1) {
		
			printf("%d\n", rand());
  400cce:	4e1e      	ldr	r6, [pc, #120]	; (400d48 <main+0x124>)
  400cd0:	4d1e      	ldr	r5, [pc, #120]	; (400d4c <main+0x128>)
  400cd2:	4c13      	ldr	r4, [pc, #76]	; (400d20 <main+0xfc>)
  400cd4:	47b0      	blx	r6
  400cd6:	4601      	mov	r1, r0
  400cd8:	4628      	mov	r0, r5
  400cda:	47a0      	blx	r4
  400cdc:	e7fa      	b.n	400cd4 <main+0xb0>
  400cde:	bf00      	nop
  400ce0:	004001d5 	.word	0x004001d5
  400ce4:	004002d1 	.word	0x004002d1
  400ce8:	00400641 	.word	0x00400641
  400cec:	40028000 	.word	0x40028000
  400cf0:	20400a88 	.word	0x20400a88
  400cf4:	00400b3d 	.word	0x00400b3d
  400cf8:	20400a84 	.word	0x20400a84
  400cfc:	00400a61 	.word	0x00400a61
  400d00:	20400a80 	.word	0x20400a80
  400d04:	08f0d180 	.word	0x08f0d180
  400d08:	00400721 	.word	0x00400721
  400d0c:	00400775 	.word	0x00400775
  400d10:	0040077b 	.word	0x0040077b
  400d14:	20400008 	.word	0x20400008
  400d18:	00400ea5 	.word	0x00400ea5
  400d1c:	00403d08 	.word	0x00403d08
  400d20:	00400da1 	.word	0x00400da1
  400d24:	00403d20 	.word	0x00403d20
  400d28:	00403d2c 	.word	0x00403d2c
  400d2c:	00403d34 	.word	0x00403d34
  400d30:	00403d40 	.word	0x00403d40
  400d34:	00403d4c 	.word	0x00403d4c
  400d38:	40070000 	.word	0x40070000
  400d3c:	00400661 	.word	0x00400661
  400d40:	e000e100 	.word	0xe000e100
  400d44:	0040066d 	.word	0x0040066d
  400d48:	00400e65 	.word	0x00400e65
  400d4c:	00403d68 	.word	0x00403d68

00400d50 <__libc_init_array>:
  400d50:	b570      	push	{r4, r5, r6, lr}
  400d52:	4e0f      	ldr	r6, [pc, #60]	; (400d90 <__libc_init_array+0x40>)
  400d54:	4d0f      	ldr	r5, [pc, #60]	; (400d94 <__libc_init_array+0x44>)
  400d56:	1b76      	subs	r6, r6, r5
  400d58:	10b6      	asrs	r6, r6, #2
  400d5a:	bf18      	it	ne
  400d5c:	2400      	movne	r4, #0
  400d5e:	d005      	beq.n	400d6c <__libc_init_array+0x1c>
  400d60:	3401      	adds	r4, #1
  400d62:	f855 3b04 	ldr.w	r3, [r5], #4
  400d66:	4798      	blx	r3
  400d68:	42a6      	cmp	r6, r4
  400d6a:	d1f9      	bne.n	400d60 <__libc_init_array+0x10>
  400d6c:	4e0a      	ldr	r6, [pc, #40]	; (400d98 <__libc_init_array+0x48>)
  400d6e:	4d0b      	ldr	r5, [pc, #44]	; (400d9c <__libc_init_array+0x4c>)
  400d70:	1b76      	subs	r6, r6, r5
  400d72:	f003 f8af 	bl	403ed4 <_init>
  400d76:	10b6      	asrs	r6, r6, #2
  400d78:	bf18      	it	ne
  400d7a:	2400      	movne	r4, #0
  400d7c:	d006      	beq.n	400d8c <__libc_init_array+0x3c>
  400d7e:	3401      	adds	r4, #1
  400d80:	f855 3b04 	ldr.w	r3, [r5], #4
  400d84:	4798      	blx	r3
  400d86:	42a6      	cmp	r6, r4
  400d88:	d1f9      	bne.n	400d7e <__libc_init_array+0x2e>
  400d8a:	bd70      	pop	{r4, r5, r6, pc}
  400d8c:	bd70      	pop	{r4, r5, r6, pc}
  400d8e:	bf00      	nop
  400d90:	00403ee0 	.word	0x00403ee0
  400d94:	00403ee0 	.word	0x00403ee0
  400d98:	00403ee8 	.word	0x00403ee8
  400d9c:	00403ee0 	.word	0x00403ee0

00400da0 <iprintf>:
  400da0:	b40f      	push	{r0, r1, r2, r3}
  400da2:	b500      	push	{lr}
  400da4:	4907      	ldr	r1, [pc, #28]	; (400dc4 <iprintf+0x24>)
  400da6:	b083      	sub	sp, #12
  400da8:	ab04      	add	r3, sp, #16
  400daa:	6808      	ldr	r0, [r1, #0]
  400dac:	f853 2b04 	ldr.w	r2, [r3], #4
  400db0:	6881      	ldr	r1, [r0, #8]
  400db2:	9301      	str	r3, [sp, #4]
  400db4:	f000 f986 	bl	4010c4 <_vfiprintf_r>
  400db8:	b003      	add	sp, #12
  400dba:	f85d eb04 	ldr.w	lr, [sp], #4
  400dbe:	b004      	add	sp, #16
  400dc0:	4770      	bx	lr
  400dc2:	bf00      	nop
  400dc4:	20400008 	.word	0x20400008

00400dc8 <memset>:
  400dc8:	b470      	push	{r4, r5, r6}
  400dca:	0786      	lsls	r6, r0, #30
  400dcc:	d046      	beq.n	400e5c <memset+0x94>
  400dce:	1e54      	subs	r4, r2, #1
  400dd0:	2a00      	cmp	r2, #0
  400dd2:	d041      	beq.n	400e58 <memset+0x90>
  400dd4:	b2ca      	uxtb	r2, r1
  400dd6:	4603      	mov	r3, r0
  400dd8:	e002      	b.n	400de0 <memset+0x18>
  400dda:	f114 34ff 	adds.w	r4, r4, #4294967295
  400dde:	d33b      	bcc.n	400e58 <memset+0x90>
  400de0:	f803 2b01 	strb.w	r2, [r3], #1
  400de4:	079d      	lsls	r5, r3, #30
  400de6:	d1f8      	bne.n	400dda <memset+0x12>
  400de8:	2c03      	cmp	r4, #3
  400dea:	d92e      	bls.n	400e4a <memset+0x82>
  400dec:	b2cd      	uxtb	r5, r1
  400dee:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400df2:	2c0f      	cmp	r4, #15
  400df4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400df8:	d919      	bls.n	400e2e <memset+0x66>
  400dfa:	f103 0210 	add.w	r2, r3, #16
  400dfe:	4626      	mov	r6, r4
  400e00:	3e10      	subs	r6, #16
  400e02:	2e0f      	cmp	r6, #15
  400e04:	f842 5c10 	str.w	r5, [r2, #-16]
  400e08:	f842 5c0c 	str.w	r5, [r2, #-12]
  400e0c:	f842 5c08 	str.w	r5, [r2, #-8]
  400e10:	f842 5c04 	str.w	r5, [r2, #-4]
  400e14:	f102 0210 	add.w	r2, r2, #16
  400e18:	d8f2      	bhi.n	400e00 <memset+0x38>
  400e1a:	f1a4 0210 	sub.w	r2, r4, #16
  400e1e:	f022 020f 	bic.w	r2, r2, #15
  400e22:	f004 040f 	and.w	r4, r4, #15
  400e26:	3210      	adds	r2, #16
  400e28:	2c03      	cmp	r4, #3
  400e2a:	4413      	add	r3, r2
  400e2c:	d90d      	bls.n	400e4a <memset+0x82>
  400e2e:	461e      	mov	r6, r3
  400e30:	4622      	mov	r2, r4
  400e32:	3a04      	subs	r2, #4
  400e34:	2a03      	cmp	r2, #3
  400e36:	f846 5b04 	str.w	r5, [r6], #4
  400e3a:	d8fa      	bhi.n	400e32 <memset+0x6a>
  400e3c:	1f22      	subs	r2, r4, #4
  400e3e:	f022 0203 	bic.w	r2, r2, #3
  400e42:	3204      	adds	r2, #4
  400e44:	4413      	add	r3, r2
  400e46:	f004 0403 	and.w	r4, r4, #3
  400e4a:	b12c      	cbz	r4, 400e58 <memset+0x90>
  400e4c:	b2c9      	uxtb	r1, r1
  400e4e:	441c      	add	r4, r3
  400e50:	f803 1b01 	strb.w	r1, [r3], #1
  400e54:	429c      	cmp	r4, r3
  400e56:	d1fb      	bne.n	400e50 <memset+0x88>
  400e58:	bc70      	pop	{r4, r5, r6}
  400e5a:	4770      	bx	lr
  400e5c:	4614      	mov	r4, r2
  400e5e:	4603      	mov	r3, r0
  400e60:	e7c2      	b.n	400de8 <memset+0x20>
  400e62:	bf00      	nop

00400e64 <rand>:
  400e64:	b410      	push	{r4}
  400e66:	4b0c      	ldr	r3, [pc, #48]	; (400e98 <rand+0x34>)
  400e68:	480c      	ldr	r0, [pc, #48]	; (400e9c <rand+0x38>)
  400e6a:	6819      	ldr	r1, [r3, #0]
  400e6c:	4c0c      	ldr	r4, [pc, #48]	; (400ea0 <rand+0x3c>)
  400e6e:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
  400e72:	f8d1 30ac 	ldr.w	r3, [r1, #172]	; 0xac
  400e76:	fb00 f002 	mul.w	r0, r0, r2
  400e7a:	fb04 0003 	mla	r0, r4, r3, r0
  400e7e:	fba2 2304 	umull	r2, r3, r2, r4
  400e82:	4403      	add	r3, r0
  400e84:	3201      	adds	r2, #1
  400e86:	f143 0300 	adc.w	r3, r3, #0
  400e8a:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
  400e8e:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
  400e92:	bc10      	pop	{r4}
  400e94:	4770      	bx	lr
  400e96:	bf00      	nop
  400e98:	20400008 	.word	0x20400008
  400e9c:	5851f42d 	.word	0x5851f42d
  400ea0:	4c957f2d 	.word	0x4c957f2d

00400ea4 <setbuf>:
  400ea4:	2900      	cmp	r1, #0
  400ea6:	bf0c      	ite	eq
  400ea8:	2202      	moveq	r2, #2
  400eaa:	2200      	movne	r2, #0
  400eac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400eb0:	f000 b800 	b.w	400eb4 <setvbuf>

00400eb4 <setvbuf>:
  400eb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400eb8:	4c61      	ldr	r4, [pc, #388]	; (401040 <setvbuf+0x18c>)
  400eba:	6825      	ldr	r5, [r4, #0]
  400ebc:	b083      	sub	sp, #12
  400ebe:	4604      	mov	r4, r0
  400ec0:	460f      	mov	r7, r1
  400ec2:	4690      	mov	r8, r2
  400ec4:	461e      	mov	r6, r3
  400ec6:	b115      	cbz	r5, 400ece <setvbuf+0x1a>
  400ec8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400eca:	2b00      	cmp	r3, #0
  400ecc:	d064      	beq.n	400f98 <setvbuf+0xe4>
  400ece:	f1b8 0f02 	cmp.w	r8, #2
  400ed2:	d006      	beq.n	400ee2 <setvbuf+0x2e>
  400ed4:	f1b8 0f01 	cmp.w	r8, #1
  400ed8:	f200 809f 	bhi.w	40101a <setvbuf+0x166>
  400edc:	2e00      	cmp	r6, #0
  400ede:	f2c0 809c 	blt.w	40101a <setvbuf+0x166>
  400ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400ee4:	07d8      	lsls	r0, r3, #31
  400ee6:	d534      	bpl.n	400f52 <setvbuf+0x9e>
  400ee8:	4621      	mov	r1, r4
  400eea:	4628      	mov	r0, r5
  400eec:	f001 f888 	bl	402000 <_fflush_r>
  400ef0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400ef2:	b141      	cbz	r1, 400f06 <setvbuf+0x52>
  400ef4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400ef8:	4299      	cmp	r1, r3
  400efa:	d002      	beq.n	400f02 <setvbuf+0x4e>
  400efc:	4628      	mov	r0, r5
  400efe:	f001 f9fd 	bl	4022fc <_free_r>
  400f02:	2300      	movs	r3, #0
  400f04:	6323      	str	r3, [r4, #48]	; 0x30
  400f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f0a:	2200      	movs	r2, #0
  400f0c:	61a2      	str	r2, [r4, #24]
  400f0e:	6062      	str	r2, [r4, #4]
  400f10:	061a      	lsls	r2, r3, #24
  400f12:	d43a      	bmi.n	400f8a <setvbuf+0xd6>
  400f14:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  400f18:	f023 0303 	bic.w	r3, r3, #3
  400f1c:	f1b8 0f02 	cmp.w	r8, #2
  400f20:	81a3      	strh	r3, [r4, #12]
  400f22:	d01d      	beq.n	400f60 <setvbuf+0xac>
  400f24:	ab01      	add	r3, sp, #4
  400f26:	466a      	mov	r2, sp
  400f28:	4621      	mov	r1, r4
  400f2a:	4628      	mov	r0, r5
  400f2c:	f001 fc84 	bl	402838 <__swhatbuf_r>
  400f30:	89a3      	ldrh	r3, [r4, #12]
  400f32:	4318      	orrs	r0, r3
  400f34:	81a0      	strh	r0, [r4, #12]
  400f36:	2e00      	cmp	r6, #0
  400f38:	d132      	bne.n	400fa0 <setvbuf+0xec>
  400f3a:	9e00      	ldr	r6, [sp, #0]
  400f3c:	4630      	mov	r0, r6
  400f3e:	f001 fcf3 	bl	402928 <malloc>
  400f42:	4607      	mov	r7, r0
  400f44:	2800      	cmp	r0, #0
  400f46:	d06b      	beq.n	401020 <setvbuf+0x16c>
  400f48:	89a3      	ldrh	r3, [r4, #12]
  400f4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400f4e:	81a3      	strh	r3, [r4, #12]
  400f50:	e028      	b.n	400fa4 <setvbuf+0xf0>
  400f52:	89a3      	ldrh	r3, [r4, #12]
  400f54:	0599      	lsls	r1, r3, #22
  400f56:	d4c7      	bmi.n	400ee8 <setvbuf+0x34>
  400f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400f5a:	f001 fc69 	bl	402830 <__retarget_lock_acquire_recursive>
  400f5e:	e7c3      	b.n	400ee8 <setvbuf+0x34>
  400f60:	2500      	movs	r5, #0
  400f62:	6e61      	ldr	r1, [r4, #100]	; 0x64
  400f64:	2600      	movs	r6, #0
  400f66:	f104 0243 	add.w	r2, r4, #67	; 0x43
  400f6a:	f043 0302 	orr.w	r3, r3, #2
  400f6e:	2001      	movs	r0, #1
  400f70:	60a6      	str	r6, [r4, #8]
  400f72:	07ce      	lsls	r6, r1, #31
  400f74:	81a3      	strh	r3, [r4, #12]
  400f76:	6022      	str	r2, [r4, #0]
  400f78:	6122      	str	r2, [r4, #16]
  400f7a:	6160      	str	r0, [r4, #20]
  400f7c:	d401      	bmi.n	400f82 <setvbuf+0xce>
  400f7e:	0598      	lsls	r0, r3, #22
  400f80:	d53e      	bpl.n	401000 <setvbuf+0x14c>
  400f82:	4628      	mov	r0, r5
  400f84:	b003      	add	sp, #12
  400f86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f8a:	6921      	ldr	r1, [r4, #16]
  400f8c:	4628      	mov	r0, r5
  400f8e:	f001 f9b5 	bl	4022fc <_free_r>
  400f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f96:	e7bd      	b.n	400f14 <setvbuf+0x60>
  400f98:	4628      	mov	r0, r5
  400f9a:	f001 f889 	bl	4020b0 <__sinit>
  400f9e:	e796      	b.n	400ece <setvbuf+0x1a>
  400fa0:	2f00      	cmp	r7, #0
  400fa2:	d0cb      	beq.n	400f3c <setvbuf+0x88>
  400fa4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400fa6:	2b00      	cmp	r3, #0
  400fa8:	d033      	beq.n	401012 <setvbuf+0x15e>
  400faa:	9b00      	ldr	r3, [sp, #0]
  400fac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  400fb0:	6027      	str	r7, [r4, #0]
  400fb2:	429e      	cmp	r6, r3
  400fb4:	bf1c      	itt	ne
  400fb6:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  400fba:	81a2      	strhne	r2, [r4, #12]
  400fbc:	f1b8 0f01 	cmp.w	r8, #1
  400fc0:	bf04      	itt	eq
  400fc2:	f042 0201 	orreq.w	r2, r2, #1
  400fc6:	81a2      	strheq	r2, [r4, #12]
  400fc8:	b292      	uxth	r2, r2
  400fca:	f012 0308 	ands.w	r3, r2, #8
  400fce:	6127      	str	r7, [r4, #16]
  400fd0:	6166      	str	r6, [r4, #20]
  400fd2:	d00e      	beq.n	400ff2 <setvbuf+0x13e>
  400fd4:	07d1      	lsls	r1, r2, #31
  400fd6:	d51a      	bpl.n	40100e <setvbuf+0x15a>
  400fd8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400fda:	4276      	negs	r6, r6
  400fdc:	2300      	movs	r3, #0
  400fde:	f015 0501 	ands.w	r5, r5, #1
  400fe2:	61a6      	str	r6, [r4, #24]
  400fe4:	60a3      	str	r3, [r4, #8]
  400fe6:	d009      	beq.n	400ffc <setvbuf+0x148>
  400fe8:	2500      	movs	r5, #0
  400fea:	4628      	mov	r0, r5
  400fec:	b003      	add	sp, #12
  400fee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ff2:	60a3      	str	r3, [r4, #8]
  400ff4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400ff6:	f015 0501 	ands.w	r5, r5, #1
  400ffa:	d1f5      	bne.n	400fe8 <setvbuf+0x134>
  400ffc:	0593      	lsls	r3, r2, #22
  400ffe:	d4c0      	bmi.n	400f82 <setvbuf+0xce>
  401000:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401002:	f001 fc17 	bl	402834 <__retarget_lock_release_recursive>
  401006:	4628      	mov	r0, r5
  401008:	b003      	add	sp, #12
  40100a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40100e:	60a6      	str	r6, [r4, #8]
  401010:	e7f0      	b.n	400ff4 <setvbuf+0x140>
  401012:	4628      	mov	r0, r5
  401014:	f001 f84c 	bl	4020b0 <__sinit>
  401018:	e7c7      	b.n	400faa <setvbuf+0xf6>
  40101a:	f04f 35ff 	mov.w	r5, #4294967295
  40101e:	e7b0      	b.n	400f82 <setvbuf+0xce>
  401020:	f8dd 9000 	ldr.w	r9, [sp]
  401024:	45b1      	cmp	r9, r6
  401026:	d004      	beq.n	401032 <setvbuf+0x17e>
  401028:	4648      	mov	r0, r9
  40102a:	f001 fc7d 	bl	402928 <malloc>
  40102e:	4607      	mov	r7, r0
  401030:	b920      	cbnz	r0, 40103c <setvbuf+0x188>
  401032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401036:	f04f 35ff 	mov.w	r5, #4294967295
  40103a:	e792      	b.n	400f62 <setvbuf+0xae>
  40103c:	464e      	mov	r6, r9
  40103e:	e783      	b.n	400f48 <setvbuf+0x94>
  401040:	20400008 	.word	0x20400008

00401044 <__sprint_r.part.0>:
  401044:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401048:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40104a:	049c      	lsls	r4, r3, #18
  40104c:	4693      	mov	fp, r2
  40104e:	d52f      	bpl.n	4010b0 <__sprint_r.part.0+0x6c>
  401050:	6893      	ldr	r3, [r2, #8]
  401052:	6812      	ldr	r2, [r2, #0]
  401054:	b353      	cbz	r3, 4010ac <__sprint_r.part.0+0x68>
  401056:	460e      	mov	r6, r1
  401058:	4607      	mov	r7, r0
  40105a:	f102 0908 	add.w	r9, r2, #8
  40105e:	e919 0420 	ldmdb	r9, {r5, sl}
  401062:	ea5f 089a 	movs.w	r8, sl, lsr #2
  401066:	d017      	beq.n	401098 <__sprint_r.part.0+0x54>
  401068:	3d04      	subs	r5, #4
  40106a:	2400      	movs	r4, #0
  40106c:	e001      	b.n	401072 <__sprint_r.part.0+0x2e>
  40106e:	45a0      	cmp	r8, r4
  401070:	d010      	beq.n	401094 <__sprint_r.part.0+0x50>
  401072:	4632      	mov	r2, r6
  401074:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401078:	4638      	mov	r0, r7
  40107a:	f001 f8bb 	bl	4021f4 <_fputwc_r>
  40107e:	1c43      	adds	r3, r0, #1
  401080:	f104 0401 	add.w	r4, r4, #1
  401084:	d1f3      	bne.n	40106e <__sprint_r.part.0+0x2a>
  401086:	2300      	movs	r3, #0
  401088:	f8cb 3008 	str.w	r3, [fp, #8]
  40108c:	f8cb 3004 	str.w	r3, [fp, #4]
  401090:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401094:	f8db 3008 	ldr.w	r3, [fp, #8]
  401098:	f02a 0a03 	bic.w	sl, sl, #3
  40109c:	eba3 030a 	sub.w	r3, r3, sl
  4010a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4010a4:	f109 0908 	add.w	r9, r9, #8
  4010a8:	2b00      	cmp	r3, #0
  4010aa:	d1d8      	bne.n	40105e <__sprint_r.part.0+0x1a>
  4010ac:	2000      	movs	r0, #0
  4010ae:	e7ea      	b.n	401086 <__sprint_r.part.0+0x42>
  4010b0:	f001 fa0a 	bl	4024c8 <__sfvwrite_r>
  4010b4:	2300      	movs	r3, #0
  4010b6:	f8cb 3008 	str.w	r3, [fp, #8]
  4010ba:	f8cb 3004 	str.w	r3, [fp, #4]
  4010be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4010c2:	bf00      	nop

004010c4 <_vfiprintf_r>:
  4010c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010c8:	b0ad      	sub	sp, #180	; 0xb4
  4010ca:	461d      	mov	r5, r3
  4010cc:	468b      	mov	fp, r1
  4010ce:	4690      	mov	r8, r2
  4010d0:	9307      	str	r3, [sp, #28]
  4010d2:	9006      	str	r0, [sp, #24]
  4010d4:	b118      	cbz	r0, 4010de <_vfiprintf_r+0x1a>
  4010d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4010d8:	2b00      	cmp	r3, #0
  4010da:	f000 80f3 	beq.w	4012c4 <_vfiprintf_r+0x200>
  4010de:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4010e2:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4010e6:	07df      	lsls	r7, r3, #31
  4010e8:	b281      	uxth	r1, r0
  4010ea:	d402      	bmi.n	4010f2 <_vfiprintf_r+0x2e>
  4010ec:	058e      	lsls	r6, r1, #22
  4010ee:	f140 80fc 	bpl.w	4012ea <_vfiprintf_r+0x226>
  4010f2:	048c      	lsls	r4, r1, #18
  4010f4:	d40a      	bmi.n	40110c <_vfiprintf_r+0x48>
  4010f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4010fa:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4010fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401102:	f8ab 100c 	strh.w	r1, [fp, #12]
  401106:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40110a:	b289      	uxth	r1, r1
  40110c:	0708      	lsls	r0, r1, #28
  40110e:	f140 80b3 	bpl.w	401278 <_vfiprintf_r+0x1b4>
  401112:	f8db 3010 	ldr.w	r3, [fp, #16]
  401116:	2b00      	cmp	r3, #0
  401118:	f000 80ae 	beq.w	401278 <_vfiprintf_r+0x1b4>
  40111c:	f001 031a 	and.w	r3, r1, #26
  401120:	2b0a      	cmp	r3, #10
  401122:	f000 80b5 	beq.w	401290 <_vfiprintf_r+0x1cc>
  401126:	2300      	movs	r3, #0
  401128:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  40112c:	930b      	str	r3, [sp, #44]	; 0x2c
  40112e:	9311      	str	r3, [sp, #68]	; 0x44
  401130:	9310      	str	r3, [sp, #64]	; 0x40
  401132:	9303      	str	r3, [sp, #12]
  401134:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401138:	46ca      	mov	sl, r9
  40113a:	f8cd b010 	str.w	fp, [sp, #16]
  40113e:	f898 3000 	ldrb.w	r3, [r8]
  401142:	4644      	mov	r4, r8
  401144:	b1fb      	cbz	r3, 401186 <_vfiprintf_r+0xc2>
  401146:	2b25      	cmp	r3, #37	; 0x25
  401148:	d102      	bne.n	401150 <_vfiprintf_r+0x8c>
  40114a:	e01c      	b.n	401186 <_vfiprintf_r+0xc2>
  40114c:	2b25      	cmp	r3, #37	; 0x25
  40114e:	d003      	beq.n	401158 <_vfiprintf_r+0x94>
  401150:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401154:	2b00      	cmp	r3, #0
  401156:	d1f9      	bne.n	40114c <_vfiprintf_r+0x88>
  401158:	eba4 0508 	sub.w	r5, r4, r8
  40115c:	b19d      	cbz	r5, 401186 <_vfiprintf_r+0xc2>
  40115e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401160:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401162:	f8ca 8000 	str.w	r8, [sl]
  401166:	3301      	adds	r3, #1
  401168:	442a      	add	r2, r5
  40116a:	2b07      	cmp	r3, #7
  40116c:	f8ca 5004 	str.w	r5, [sl, #4]
  401170:	9211      	str	r2, [sp, #68]	; 0x44
  401172:	9310      	str	r3, [sp, #64]	; 0x40
  401174:	dd7a      	ble.n	40126c <_vfiprintf_r+0x1a8>
  401176:	2a00      	cmp	r2, #0
  401178:	f040 84b0 	bne.w	401adc <_vfiprintf_r+0xa18>
  40117c:	9b03      	ldr	r3, [sp, #12]
  40117e:	9210      	str	r2, [sp, #64]	; 0x40
  401180:	442b      	add	r3, r5
  401182:	46ca      	mov	sl, r9
  401184:	9303      	str	r3, [sp, #12]
  401186:	7823      	ldrb	r3, [r4, #0]
  401188:	2b00      	cmp	r3, #0
  40118a:	f000 83e0 	beq.w	40194e <_vfiprintf_r+0x88a>
  40118e:	2000      	movs	r0, #0
  401190:	f04f 0300 	mov.w	r3, #0
  401194:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401198:	f104 0801 	add.w	r8, r4, #1
  40119c:	7862      	ldrb	r2, [r4, #1]
  40119e:	4605      	mov	r5, r0
  4011a0:	4606      	mov	r6, r0
  4011a2:	4603      	mov	r3, r0
  4011a4:	f04f 34ff 	mov.w	r4, #4294967295
  4011a8:	f108 0801 	add.w	r8, r8, #1
  4011ac:	f1a2 0120 	sub.w	r1, r2, #32
  4011b0:	2958      	cmp	r1, #88	; 0x58
  4011b2:	f200 82de 	bhi.w	401772 <_vfiprintf_r+0x6ae>
  4011b6:	e8df f011 	tbh	[pc, r1, lsl #1]
  4011ba:	0221      	.short	0x0221
  4011bc:	02dc02dc 	.word	0x02dc02dc
  4011c0:	02dc0229 	.word	0x02dc0229
  4011c4:	02dc02dc 	.word	0x02dc02dc
  4011c8:	02dc02dc 	.word	0x02dc02dc
  4011cc:	028902dc 	.word	0x028902dc
  4011d0:	02dc0295 	.word	0x02dc0295
  4011d4:	02bd00a2 	.word	0x02bd00a2
  4011d8:	019f02dc 	.word	0x019f02dc
  4011dc:	01a401a4 	.word	0x01a401a4
  4011e0:	01a401a4 	.word	0x01a401a4
  4011e4:	01a401a4 	.word	0x01a401a4
  4011e8:	01a401a4 	.word	0x01a401a4
  4011ec:	02dc01a4 	.word	0x02dc01a4
  4011f0:	02dc02dc 	.word	0x02dc02dc
  4011f4:	02dc02dc 	.word	0x02dc02dc
  4011f8:	02dc02dc 	.word	0x02dc02dc
  4011fc:	02dc02dc 	.word	0x02dc02dc
  401200:	01b202dc 	.word	0x01b202dc
  401204:	02dc02dc 	.word	0x02dc02dc
  401208:	02dc02dc 	.word	0x02dc02dc
  40120c:	02dc02dc 	.word	0x02dc02dc
  401210:	02dc02dc 	.word	0x02dc02dc
  401214:	02dc02dc 	.word	0x02dc02dc
  401218:	02dc0197 	.word	0x02dc0197
  40121c:	02dc02dc 	.word	0x02dc02dc
  401220:	02dc02dc 	.word	0x02dc02dc
  401224:	02dc019b 	.word	0x02dc019b
  401228:	025302dc 	.word	0x025302dc
  40122c:	02dc02dc 	.word	0x02dc02dc
  401230:	02dc02dc 	.word	0x02dc02dc
  401234:	02dc02dc 	.word	0x02dc02dc
  401238:	02dc02dc 	.word	0x02dc02dc
  40123c:	02dc02dc 	.word	0x02dc02dc
  401240:	021b025a 	.word	0x021b025a
  401244:	02dc02dc 	.word	0x02dc02dc
  401248:	026e02dc 	.word	0x026e02dc
  40124c:	02dc021b 	.word	0x02dc021b
  401250:	027302dc 	.word	0x027302dc
  401254:	01f502dc 	.word	0x01f502dc
  401258:	02090182 	.word	0x02090182
  40125c:	02dc02d7 	.word	0x02dc02d7
  401260:	02dc029a 	.word	0x02dc029a
  401264:	02dc00a7 	.word	0x02dc00a7
  401268:	022e02dc 	.word	0x022e02dc
  40126c:	f10a 0a08 	add.w	sl, sl, #8
  401270:	9b03      	ldr	r3, [sp, #12]
  401272:	442b      	add	r3, r5
  401274:	9303      	str	r3, [sp, #12]
  401276:	e786      	b.n	401186 <_vfiprintf_r+0xc2>
  401278:	4659      	mov	r1, fp
  40127a:	9806      	ldr	r0, [sp, #24]
  40127c:	f000 fdac 	bl	401dd8 <__swsetup_r>
  401280:	bb18      	cbnz	r0, 4012ca <_vfiprintf_r+0x206>
  401282:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  401286:	f001 031a 	and.w	r3, r1, #26
  40128a:	2b0a      	cmp	r3, #10
  40128c:	f47f af4b 	bne.w	401126 <_vfiprintf_r+0x62>
  401290:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  401294:	2b00      	cmp	r3, #0
  401296:	f6ff af46 	blt.w	401126 <_vfiprintf_r+0x62>
  40129a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40129e:	07db      	lsls	r3, r3, #31
  4012a0:	d405      	bmi.n	4012ae <_vfiprintf_r+0x1ea>
  4012a2:	058f      	lsls	r7, r1, #22
  4012a4:	d403      	bmi.n	4012ae <_vfiprintf_r+0x1ea>
  4012a6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4012aa:	f001 fac3 	bl	402834 <__retarget_lock_release_recursive>
  4012ae:	462b      	mov	r3, r5
  4012b0:	4642      	mov	r2, r8
  4012b2:	4659      	mov	r1, fp
  4012b4:	9806      	ldr	r0, [sp, #24]
  4012b6:	f000 fd4d 	bl	401d54 <__sbprintf>
  4012ba:	9003      	str	r0, [sp, #12]
  4012bc:	9803      	ldr	r0, [sp, #12]
  4012be:	b02d      	add	sp, #180	; 0xb4
  4012c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012c4:	f000 fef4 	bl	4020b0 <__sinit>
  4012c8:	e709      	b.n	4010de <_vfiprintf_r+0x1a>
  4012ca:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4012ce:	07d9      	lsls	r1, r3, #31
  4012d0:	d404      	bmi.n	4012dc <_vfiprintf_r+0x218>
  4012d2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4012d6:	059a      	lsls	r2, r3, #22
  4012d8:	f140 84aa 	bpl.w	401c30 <_vfiprintf_r+0xb6c>
  4012dc:	f04f 33ff 	mov.w	r3, #4294967295
  4012e0:	9303      	str	r3, [sp, #12]
  4012e2:	9803      	ldr	r0, [sp, #12]
  4012e4:	b02d      	add	sp, #180	; 0xb4
  4012e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012ea:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4012ee:	f001 fa9f 	bl	402830 <__retarget_lock_acquire_recursive>
  4012f2:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4012f6:	b281      	uxth	r1, r0
  4012f8:	e6fb      	b.n	4010f2 <_vfiprintf_r+0x2e>
  4012fa:	4276      	negs	r6, r6
  4012fc:	9207      	str	r2, [sp, #28]
  4012fe:	f043 0304 	orr.w	r3, r3, #4
  401302:	f898 2000 	ldrb.w	r2, [r8]
  401306:	e74f      	b.n	4011a8 <_vfiprintf_r+0xe4>
  401308:	9608      	str	r6, [sp, #32]
  40130a:	069e      	lsls	r6, r3, #26
  40130c:	f100 8450 	bmi.w	401bb0 <_vfiprintf_r+0xaec>
  401310:	9907      	ldr	r1, [sp, #28]
  401312:	06dd      	lsls	r5, r3, #27
  401314:	460a      	mov	r2, r1
  401316:	f100 83ef 	bmi.w	401af8 <_vfiprintf_r+0xa34>
  40131a:	0658      	lsls	r0, r3, #25
  40131c:	f140 83ec 	bpl.w	401af8 <_vfiprintf_r+0xa34>
  401320:	880e      	ldrh	r6, [r1, #0]
  401322:	3104      	adds	r1, #4
  401324:	2700      	movs	r7, #0
  401326:	2201      	movs	r2, #1
  401328:	9107      	str	r1, [sp, #28]
  40132a:	f04f 0100 	mov.w	r1, #0
  40132e:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  401332:	2500      	movs	r5, #0
  401334:	1c61      	adds	r1, r4, #1
  401336:	f000 8116 	beq.w	401566 <_vfiprintf_r+0x4a2>
  40133a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  40133e:	9102      	str	r1, [sp, #8]
  401340:	ea56 0107 	orrs.w	r1, r6, r7
  401344:	f040 8114 	bne.w	401570 <_vfiprintf_r+0x4ac>
  401348:	2c00      	cmp	r4, #0
  40134a:	f040 835c 	bne.w	401a06 <_vfiprintf_r+0x942>
  40134e:	2a00      	cmp	r2, #0
  401350:	f040 83b7 	bne.w	401ac2 <_vfiprintf_r+0x9fe>
  401354:	f013 0301 	ands.w	r3, r3, #1
  401358:	9305      	str	r3, [sp, #20]
  40135a:	f000 8457 	beq.w	401c0c <_vfiprintf_r+0xb48>
  40135e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401362:	2330      	movs	r3, #48	; 0x30
  401364:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401368:	9b05      	ldr	r3, [sp, #20]
  40136a:	42a3      	cmp	r3, r4
  40136c:	bfb8      	it	lt
  40136e:	4623      	movlt	r3, r4
  401370:	9301      	str	r3, [sp, #4]
  401372:	b10d      	cbz	r5, 401378 <_vfiprintf_r+0x2b4>
  401374:	3301      	adds	r3, #1
  401376:	9301      	str	r3, [sp, #4]
  401378:	9b02      	ldr	r3, [sp, #8]
  40137a:	f013 0302 	ands.w	r3, r3, #2
  40137e:	9309      	str	r3, [sp, #36]	; 0x24
  401380:	d002      	beq.n	401388 <_vfiprintf_r+0x2c4>
  401382:	9b01      	ldr	r3, [sp, #4]
  401384:	3302      	adds	r3, #2
  401386:	9301      	str	r3, [sp, #4]
  401388:	9b02      	ldr	r3, [sp, #8]
  40138a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40138e:	930a      	str	r3, [sp, #40]	; 0x28
  401390:	f040 8217 	bne.w	4017c2 <_vfiprintf_r+0x6fe>
  401394:	9b08      	ldr	r3, [sp, #32]
  401396:	9a01      	ldr	r2, [sp, #4]
  401398:	1a9d      	subs	r5, r3, r2
  40139a:	2d00      	cmp	r5, #0
  40139c:	f340 8211 	ble.w	4017c2 <_vfiprintf_r+0x6fe>
  4013a0:	2d10      	cmp	r5, #16
  4013a2:	f340 8490 	ble.w	401cc6 <_vfiprintf_r+0xc02>
  4013a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4013a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4013aa:	4ec4      	ldr	r6, [pc, #784]	; (4016bc <_vfiprintf_r+0x5f8>)
  4013ac:	46d6      	mov	lr, sl
  4013ae:	2710      	movs	r7, #16
  4013b0:	46a2      	mov	sl, r4
  4013b2:	4619      	mov	r1, r3
  4013b4:	9c06      	ldr	r4, [sp, #24]
  4013b6:	e007      	b.n	4013c8 <_vfiprintf_r+0x304>
  4013b8:	f101 0c02 	add.w	ip, r1, #2
  4013bc:	f10e 0e08 	add.w	lr, lr, #8
  4013c0:	4601      	mov	r1, r0
  4013c2:	3d10      	subs	r5, #16
  4013c4:	2d10      	cmp	r5, #16
  4013c6:	dd11      	ble.n	4013ec <_vfiprintf_r+0x328>
  4013c8:	1c48      	adds	r0, r1, #1
  4013ca:	3210      	adds	r2, #16
  4013cc:	2807      	cmp	r0, #7
  4013ce:	9211      	str	r2, [sp, #68]	; 0x44
  4013d0:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4013d4:	9010      	str	r0, [sp, #64]	; 0x40
  4013d6:	ddef      	ble.n	4013b8 <_vfiprintf_r+0x2f4>
  4013d8:	2a00      	cmp	r2, #0
  4013da:	f040 81e4 	bne.w	4017a6 <_vfiprintf_r+0x6e2>
  4013de:	3d10      	subs	r5, #16
  4013e0:	2d10      	cmp	r5, #16
  4013e2:	4611      	mov	r1, r2
  4013e4:	f04f 0c01 	mov.w	ip, #1
  4013e8:	46ce      	mov	lr, r9
  4013ea:	dced      	bgt.n	4013c8 <_vfiprintf_r+0x304>
  4013ec:	4654      	mov	r4, sl
  4013ee:	4661      	mov	r1, ip
  4013f0:	46f2      	mov	sl, lr
  4013f2:	442a      	add	r2, r5
  4013f4:	2907      	cmp	r1, #7
  4013f6:	9211      	str	r2, [sp, #68]	; 0x44
  4013f8:	f8ca 6000 	str.w	r6, [sl]
  4013fc:	f8ca 5004 	str.w	r5, [sl, #4]
  401400:	9110      	str	r1, [sp, #64]	; 0x40
  401402:	f300 82ec 	bgt.w	4019de <_vfiprintf_r+0x91a>
  401406:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40140a:	f10a 0a08 	add.w	sl, sl, #8
  40140e:	1c48      	adds	r0, r1, #1
  401410:	2d00      	cmp	r5, #0
  401412:	f040 81de 	bne.w	4017d2 <_vfiprintf_r+0x70e>
  401416:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401418:	2b00      	cmp	r3, #0
  40141a:	f000 81f8 	beq.w	40180e <_vfiprintf_r+0x74a>
  40141e:	3202      	adds	r2, #2
  401420:	a90e      	add	r1, sp, #56	; 0x38
  401422:	2302      	movs	r3, #2
  401424:	2807      	cmp	r0, #7
  401426:	9211      	str	r2, [sp, #68]	; 0x44
  401428:	9010      	str	r0, [sp, #64]	; 0x40
  40142a:	e88a 000a 	stmia.w	sl, {r1, r3}
  40142e:	f340 81ea 	ble.w	401806 <_vfiprintf_r+0x742>
  401432:	2a00      	cmp	r2, #0
  401434:	f040 838c 	bne.w	401b50 <_vfiprintf_r+0xa8c>
  401438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40143a:	2b80      	cmp	r3, #128	; 0x80
  40143c:	f04f 0001 	mov.w	r0, #1
  401440:	4611      	mov	r1, r2
  401442:	46ca      	mov	sl, r9
  401444:	f040 81e7 	bne.w	401816 <_vfiprintf_r+0x752>
  401448:	9b08      	ldr	r3, [sp, #32]
  40144a:	9d01      	ldr	r5, [sp, #4]
  40144c:	1b5e      	subs	r6, r3, r5
  40144e:	2e00      	cmp	r6, #0
  401450:	f340 81e1 	ble.w	401816 <_vfiprintf_r+0x752>
  401454:	2e10      	cmp	r6, #16
  401456:	4d9a      	ldr	r5, [pc, #616]	; (4016c0 <_vfiprintf_r+0x5fc>)
  401458:	f340 8450 	ble.w	401cfc <_vfiprintf_r+0xc38>
  40145c:	46d4      	mov	ip, sl
  40145e:	2710      	movs	r7, #16
  401460:	46a2      	mov	sl, r4
  401462:	9c06      	ldr	r4, [sp, #24]
  401464:	e007      	b.n	401476 <_vfiprintf_r+0x3b2>
  401466:	f101 0e02 	add.w	lr, r1, #2
  40146a:	f10c 0c08 	add.w	ip, ip, #8
  40146e:	4601      	mov	r1, r0
  401470:	3e10      	subs	r6, #16
  401472:	2e10      	cmp	r6, #16
  401474:	dd11      	ble.n	40149a <_vfiprintf_r+0x3d6>
  401476:	1c48      	adds	r0, r1, #1
  401478:	3210      	adds	r2, #16
  40147a:	2807      	cmp	r0, #7
  40147c:	9211      	str	r2, [sp, #68]	; 0x44
  40147e:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401482:	9010      	str	r0, [sp, #64]	; 0x40
  401484:	ddef      	ble.n	401466 <_vfiprintf_r+0x3a2>
  401486:	2a00      	cmp	r2, #0
  401488:	f040 829d 	bne.w	4019c6 <_vfiprintf_r+0x902>
  40148c:	3e10      	subs	r6, #16
  40148e:	2e10      	cmp	r6, #16
  401490:	f04f 0e01 	mov.w	lr, #1
  401494:	4611      	mov	r1, r2
  401496:	46cc      	mov	ip, r9
  401498:	dced      	bgt.n	401476 <_vfiprintf_r+0x3b2>
  40149a:	4654      	mov	r4, sl
  40149c:	46e2      	mov	sl, ip
  40149e:	4432      	add	r2, r6
  4014a0:	f1be 0f07 	cmp.w	lr, #7
  4014a4:	9211      	str	r2, [sp, #68]	; 0x44
  4014a6:	e88a 0060 	stmia.w	sl, {r5, r6}
  4014aa:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4014ae:	f300 8369 	bgt.w	401b84 <_vfiprintf_r+0xac0>
  4014b2:	f10a 0a08 	add.w	sl, sl, #8
  4014b6:	f10e 0001 	add.w	r0, lr, #1
  4014ba:	4671      	mov	r1, lr
  4014bc:	e1ab      	b.n	401816 <_vfiprintf_r+0x752>
  4014be:	9608      	str	r6, [sp, #32]
  4014c0:	f013 0220 	ands.w	r2, r3, #32
  4014c4:	f040 838c 	bne.w	401be0 <_vfiprintf_r+0xb1c>
  4014c8:	f013 0110 	ands.w	r1, r3, #16
  4014cc:	f040 831a 	bne.w	401b04 <_vfiprintf_r+0xa40>
  4014d0:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4014d4:	f000 8316 	beq.w	401b04 <_vfiprintf_r+0xa40>
  4014d8:	9807      	ldr	r0, [sp, #28]
  4014da:	460a      	mov	r2, r1
  4014dc:	4601      	mov	r1, r0
  4014de:	3104      	adds	r1, #4
  4014e0:	8806      	ldrh	r6, [r0, #0]
  4014e2:	9107      	str	r1, [sp, #28]
  4014e4:	2700      	movs	r7, #0
  4014e6:	e720      	b.n	40132a <_vfiprintf_r+0x266>
  4014e8:	9608      	str	r6, [sp, #32]
  4014ea:	f043 0310 	orr.w	r3, r3, #16
  4014ee:	e7e7      	b.n	4014c0 <_vfiprintf_r+0x3fc>
  4014f0:	9608      	str	r6, [sp, #32]
  4014f2:	f043 0310 	orr.w	r3, r3, #16
  4014f6:	e708      	b.n	40130a <_vfiprintf_r+0x246>
  4014f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4014fc:	f898 2000 	ldrb.w	r2, [r8]
  401500:	e652      	b.n	4011a8 <_vfiprintf_r+0xe4>
  401502:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401506:	2600      	movs	r6, #0
  401508:	f818 2b01 	ldrb.w	r2, [r8], #1
  40150c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401510:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401514:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401518:	2909      	cmp	r1, #9
  40151a:	d9f5      	bls.n	401508 <_vfiprintf_r+0x444>
  40151c:	e646      	b.n	4011ac <_vfiprintf_r+0xe8>
  40151e:	9608      	str	r6, [sp, #32]
  401520:	2800      	cmp	r0, #0
  401522:	f040 8408 	bne.w	401d36 <_vfiprintf_r+0xc72>
  401526:	f043 0310 	orr.w	r3, r3, #16
  40152a:	069e      	lsls	r6, r3, #26
  40152c:	f100 834c 	bmi.w	401bc8 <_vfiprintf_r+0xb04>
  401530:	06dd      	lsls	r5, r3, #27
  401532:	f100 82f3 	bmi.w	401b1c <_vfiprintf_r+0xa58>
  401536:	0658      	lsls	r0, r3, #25
  401538:	f140 82f0 	bpl.w	401b1c <_vfiprintf_r+0xa58>
  40153c:	9d07      	ldr	r5, [sp, #28]
  40153e:	f9b5 6000 	ldrsh.w	r6, [r5]
  401542:	462a      	mov	r2, r5
  401544:	17f7      	asrs	r7, r6, #31
  401546:	3204      	adds	r2, #4
  401548:	4630      	mov	r0, r6
  40154a:	4639      	mov	r1, r7
  40154c:	9207      	str	r2, [sp, #28]
  40154e:	2800      	cmp	r0, #0
  401550:	f171 0200 	sbcs.w	r2, r1, #0
  401554:	f2c0 835d 	blt.w	401c12 <_vfiprintf_r+0xb4e>
  401558:	1c61      	adds	r1, r4, #1
  40155a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40155e:	f04f 0201 	mov.w	r2, #1
  401562:	f47f aeea 	bne.w	40133a <_vfiprintf_r+0x276>
  401566:	ea56 0107 	orrs.w	r1, r6, r7
  40156a:	f000 824d 	beq.w	401a08 <_vfiprintf_r+0x944>
  40156e:	9302      	str	r3, [sp, #8]
  401570:	2a01      	cmp	r2, #1
  401572:	f000 828c 	beq.w	401a8e <_vfiprintf_r+0x9ca>
  401576:	2a02      	cmp	r2, #2
  401578:	f040 825c 	bne.w	401a34 <_vfiprintf_r+0x970>
  40157c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40157e:	46cb      	mov	fp, r9
  401580:	0933      	lsrs	r3, r6, #4
  401582:	f006 010f 	and.w	r1, r6, #15
  401586:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40158a:	093a      	lsrs	r2, r7, #4
  40158c:	461e      	mov	r6, r3
  40158e:	4617      	mov	r7, r2
  401590:	5c43      	ldrb	r3, [r0, r1]
  401592:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401596:	ea56 0307 	orrs.w	r3, r6, r7
  40159a:	d1f1      	bne.n	401580 <_vfiprintf_r+0x4bc>
  40159c:	eba9 030b 	sub.w	r3, r9, fp
  4015a0:	9305      	str	r3, [sp, #20]
  4015a2:	e6e1      	b.n	401368 <_vfiprintf_r+0x2a4>
  4015a4:	2800      	cmp	r0, #0
  4015a6:	f040 83c0 	bne.w	401d2a <_vfiprintf_r+0xc66>
  4015aa:	0699      	lsls	r1, r3, #26
  4015ac:	f100 8367 	bmi.w	401c7e <_vfiprintf_r+0xbba>
  4015b0:	06da      	lsls	r2, r3, #27
  4015b2:	f100 80f1 	bmi.w	401798 <_vfiprintf_r+0x6d4>
  4015b6:	065b      	lsls	r3, r3, #25
  4015b8:	f140 80ee 	bpl.w	401798 <_vfiprintf_r+0x6d4>
  4015bc:	9a07      	ldr	r2, [sp, #28]
  4015be:	6813      	ldr	r3, [r2, #0]
  4015c0:	3204      	adds	r2, #4
  4015c2:	9207      	str	r2, [sp, #28]
  4015c4:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4015c8:	801a      	strh	r2, [r3, #0]
  4015ca:	e5b8      	b.n	40113e <_vfiprintf_r+0x7a>
  4015cc:	9807      	ldr	r0, [sp, #28]
  4015ce:	4a3d      	ldr	r2, [pc, #244]	; (4016c4 <_vfiprintf_r+0x600>)
  4015d0:	9608      	str	r6, [sp, #32]
  4015d2:	920b      	str	r2, [sp, #44]	; 0x2c
  4015d4:	6806      	ldr	r6, [r0, #0]
  4015d6:	2278      	movs	r2, #120	; 0x78
  4015d8:	2130      	movs	r1, #48	; 0x30
  4015da:	3004      	adds	r0, #4
  4015dc:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4015e0:	f043 0302 	orr.w	r3, r3, #2
  4015e4:	9007      	str	r0, [sp, #28]
  4015e6:	2700      	movs	r7, #0
  4015e8:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4015ec:	2202      	movs	r2, #2
  4015ee:	e69c      	b.n	40132a <_vfiprintf_r+0x266>
  4015f0:	9608      	str	r6, [sp, #32]
  4015f2:	2800      	cmp	r0, #0
  4015f4:	d099      	beq.n	40152a <_vfiprintf_r+0x466>
  4015f6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4015fa:	e796      	b.n	40152a <_vfiprintf_r+0x466>
  4015fc:	f898 2000 	ldrb.w	r2, [r8]
  401600:	2d00      	cmp	r5, #0
  401602:	f47f add1 	bne.w	4011a8 <_vfiprintf_r+0xe4>
  401606:	2001      	movs	r0, #1
  401608:	2520      	movs	r5, #32
  40160a:	e5cd      	b.n	4011a8 <_vfiprintf_r+0xe4>
  40160c:	f043 0301 	orr.w	r3, r3, #1
  401610:	f898 2000 	ldrb.w	r2, [r8]
  401614:	e5c8      	b.n	4011a8 <_vfiprintf_r+0xe4>
  401616:	9608      	str	r6, [sp, #32]
  401618:	2800      	cmp	r0, #0
  40161a:	f040 8393 	bne.w	401d44 <_vfiprintf_r+0xc80>
  40161e:	4929      	ldr	r1, [pc, #164]	; (4016c4 <_vfiprintf_r+0x600>)
  401620:	910b      	str	r1, [sp, #44]	; 0x2c
  401622:	069f      	lsls	r7, r3, #26
  401624:	f100 82e8 	bmi.w	401bf8 <_vfiprintf_r+0xb34>
  401628:	9807      	ldr	r0, [sp, #28]
  40162a:	06de      	lsls	r6, r3, #27
  40162c:	4601      	mov	r1, r0
  40162e:	f100 8270 	bmi.w	401b12 <_vfiprintf_r+0xa4e>
  401632:	065d      	lsls	r5, r3, #25
  401634:	f140 826d 	bpl.w	401b12 <_vfiprintf_r+0xa4e>
  401638:	3104      	adds	r1, #4
  40163a:	8806      	ldrh	r6, [r0, #0]
  40163c:	9107      	str	r1, [sp, #28]
  40163e:	2700      	movs	r7, #0
  401640:	07d8      	lsls	r0, r3, #31
  401642:	f140 8222 	bpl.w	401a8a <_vfiprintf_r+0x9c6>
  401646:	ea56 0107 	orrs.w	r1, r6, r7
  40164a:	f000 821e 	beq.w	401a8a <_vfiprintf_r+0x9c6>
  40164e:	2130      	movs	r1, #48	; 0x30
  401650:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401654:	f043 0302 	orr.w	r3, r3, #2
  401658:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40165c:	2202      	movs	r2, #2
  40165e:	e664      	b.n	40132a <_vfiprintf_r+0x266>
  401660:	9608      	str	r6, [sp, #32]
  401662:	2800      	cmp	r0, #0
  401664:	f040 836b 	bne.w	401d3e <_vfiprintf_r+0xc7a>
  401668:	4917      	ldr	r1, [pc, #92]	; (4016c8 <_vfiprintf_r+0x604>)
  40166a:	910b      	str	r1, [sp, #44]	; 0x2c
  40166c:	e7d9      	b.n	401622 <_vfiprintf_r+0x55e>
  40166e:	9907      	ldr	r1, [sp, #28]
  401670:	9608      	str	r6, [sp, #32]
  401672:	680a      	ldr	r2, [r1, #0]
  401674:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401678:	f04f 0000 	mov.w	r0, #0
  40167c:	460a      	mov	r2, r1
  40167e:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401682:	3204      	adds	r2, #4
  401684:	2001      	movs	r0, #1
  401686:	9001      	str	r0, [sp, #4]
  401688:	9207      	str	r2, [sp, #28]
  40168a:	9005      	str	r0, [sp, #20]
  40168c:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401690:	9302      	str	r3, [sp, #8]
  401692:	2400      	movs	r4, #0
  401694:	e670      	b.n	401378 <_vfiprintf_r+0x2b4>
  401696:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40169a:	f898 2000 	ldrb.w	r2, [r8]
  40169e:	e583      	b.n	4011a8 <_vfiprintf_r+0xe4>
  4016a0:	f898 2000 	ldrb.w	r2, [r8]
  4016a4:	2a6c      	cmp	r2, #108	; 0x6c
  4016a6:	bf03      	ittte	eq
  4016a8:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4016ac:	f043 0320 	orreq.w	r3, r3, #32
  4016b0:	f108 0801 	addeq.w	r8, r8, #1
  4016b4:	f043 0310 	orrne.w	r3, r3, #16
  4016b8:	e576      	b.n	4011a8 <_vfiprintf_r+0xe4>
  4016ba:	bf00      	nop
  4016bc:	00403da0 	.word	0x00403da0
  4016c0:	00403db0 	.word	0x00403db0
  4016c4:	00403d84 	.word	0x00403d84
  4016c8:	00403d70 	.word	0x00403d70
  4016cc:	9907      	ldr	r1, [sp, #28]
  4016ce:	680e      	ldr	r6, [r1, #0]
  4016d0:	460a      	mov	r2, r1
  4016d2:	2e00      	cmp	r6, #0
  4016d4:	f102 0204 	add.w	r2, r2, #4
  4016d8:	f6ff ae0f 	blt.w	4012fa <_vfiprintf_r+0x236>
  4016dc:	9207      	str	r2, [sp, #28]
  4016de:	f898 2000 	ldrb.w	r2, [r8]
  4016e2:	e561      	b.n	4011a8 <_vfiprintf_r+0xe4>
  4016e4:	f898 2000 	ldrb.w	r2, [r8]
  4016e8:	2001      	movs	r0, #1
  4016ea:	252b      	movs	r5, #43	; 0x2b
  4016ec:	e55c      	b.n	4011a8 <_vfiprintf_r+0xe4>
  4016ee:	9907      	ldr	r1, [sp, #28]
  4016f0:	9608      	str	r6, [sp, #32]
  4016f2:	f8d1 b000 	ldr.w	fp, [r1]
  4016f6:	f04f 0200 	mov.w	r2, #0
  4016fa:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4016fe:	1d0e      	adds	r6, r1, #4
  401700:	f1bb 0f00 	cmp.w	fp, #0
  401704:	f000 82e5 	beq.w	401cd2 <_vfiprintf_r+0xc0e>
  401708:	1c67      	adds	r7, r4, #1
  40170a:	f000 82c4 	beq.w	401c96 <_vfiprintf_r+0xbd2>
  40170e:	4622      	mov	r2, r4
  401710:	2100      	movs	r1, #0
  401712:	4658      	mov	r0, fp
  401714:	9301      	str	r3, [sp, #4]
  401716:	f001 fbdb 	bl	402ed0 <memchr>
  40171a:	9b01      	ldr	r3, [sp, #4]
  40171c:	2800      	cmp	r0, #0
  40171e:	f000 82e5 	beq.w	401cec <_vfiprintf_r+0xc28>
  401722:	eba0 020b 	sub.w	r2, r0, fp
  401726:	9205      	str	r2, [sp, #20]
  401728:	9607      	str	r6, [sp, #28]
  40172a:	9302      	str	r3, [sp, #8]
  40172c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401730:	2400      	movs	r4, #0
  401732:	e619      	b.n	401368 <_vfiprintf_r+0x2a4>
  401734:	f898 2000 	ldrb.w	r2, [r8]
  401738:	2a2a      	cmp	r2, #42	; 0x2a
  40173a:	f108 0701 	add.w	r7, r8, #1
  40173e:	f000 82e9 	beq.w	401d14 <_vfiprintf_r+0xc50>
  401742:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401746:	2909      	cmp	r1, #9
  401748:	46b8      	mov	r8, r7
  40174a:	f04f 0400 	mov.w	r4, #0
  40174e:	f63f ad2d 	bhi.w	4011ac <_vfiprintf_r+0xe8>
  401752:	f818 2b01 	ldrb.w	r2, [r8], #1
  401756:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40175a:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40175e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401762:	2909      	cmp	r1, #9
  401764:	d9f5      	bls.n	401752 <_vfiprintf_r+0x68e>
  401766:	e521      	b.n	4011ac <_vfiprintf_r+0xe8>
  401768:	f043 0320 	orr.w	r3, r3, #32
  40176c:	f898 2000 	ldrb.w	r2, [r8]
  401770:	e51a      	b.n	4011a8 <_vfiprintf_r+0xe4>
  401772:	9608      	str	r6, [sp, #32]
  401774:	2800      	cmp	r0, #0
  401776:	f040 82db 	bne.w	401d30 <_vfiprintf_r+0xc6c>
  40177a:	2a00      	cmp	r2, #0
  40177c:	f000 80e7 	beq.w	40194e <_vfiprintf_r+0x88a>
  401780:	2101      	movs	r1, #1
  401782:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401786:	f04f 0200 	mov.w	r2, #0
  40178a:	9101      	str	r1, [sp, #4]
  40178c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401790:	9105      	str	r1, [sp, #20]
  401792:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401796:	e77b      	b.n	401690 <_vfiprintf_r+0x5cc>
  401798:	9a07      	ldr	r2, [sp, #28]
  40179a:	6813      	ldr	r3, [r2, #0]
  40179c:	3204      	adds	r2, #4
  40179e:	9207      	str	r2, [sp, #28]
  4017a0:	9a03      	ldr	r2, [sp, #12]
  4017a2:	601a      	str	r2, [r3, #0]
  4017a4:	e4cb      	b.n	40113e <_vfiprintf_r+0x7a>
  4017a6:	aa0f      	add	r2, sp, #60	; 0x3c
  4017a8:	9904      	ldr	r1, [sp, #16]
  4017aa:	4620      	mov	r0, r4
  4017ac:	f7ff fc4a 	bl	401044 <__sprint_r.part.0>
  4017b0:	2800      	cmp	r0, #0
  4017b2:	f040 8139 	bne.w	401a28 <_vfiprintf_r+0x964>
  4017b6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4017b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4017ba:	f101 0c01 	add.w	ip, r1, #1
  4017be:	46ce      	mov	lr, r9
  4017c0:	e5ff      	b.n	4013c2 <_vfiprintf_r+0x2fe>
  4017c2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4017c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4017c6:	1c48      	adds	r0, r1, #1
  4017c8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4017cc:	2d00      	cmp	r5, #0
  4017ce:	f43f ae22 	beq.w	401416 <_vfiprintf_r+0x352>
  4017d2:	3201      	adds	r2, #1
  4017d4:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4017d8:	2101      	movs	r1, #1
  4017da:	2807      	cmp	r0, #7
  4017dc:	9211      	str	r2, [sp, #68]	; 0x44
  4017de:	9010      	str	r0, [sp, #64]	; 0x40
  4017e0:	f8ca 5000 	str.w	r5, [sl]
  4017e4:	f8ca 1004 	str.w	r1, [sl, #4]
  4017e8:	f340 8108 	ble.w	4019fc <_vfiprintf_r+0x938>
  4017ec:	2a00      	cmp	r2, #0
  4017ee:	f040 81bc 	bne.w	401b6a <_vfiprintf_r+0xaa6>
  4017f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4017f4:	2b00      	cmp	r3, #0
  4017f6:	f43f ae1f 	beq.w	401438 <_vfiprintf_r+0x374>
  4017fa:	ab0e      	add	r3, sp, #56	; 0x38
  4017fc:	2202      	movs	r2, #2
  4017fe:	4608      	mov	r0, r1
  401800:	931c      	str	r3, [sp, #112]	; 0x70
  401802:	921d      	str	r2, [sp, #116]	; 0x74
  401804:	46ca      	mov	sl, r9
  401806:	4601      	mov	r1, r0
  401808:	f10a 0a08 	add.w	sl, sl, #8
  40180c:	3001      	adds	r0, #1
  40180e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401810:	2b80      	cmp	r3, #128	; 0x80
  401812:	f43f ae19 	beq.w	401448 <_vfiprintf_r+0x384>
  401816:	9b05      	ldr	r3, [sp, #20]
  401818:	1ae4      	subs	r4, r4, r3
  40181a:	2c00      	cmp	r4, #0
  40181c:	dd2e      	ble.n	40187c <_vfiprintf_r+0x7b8>
  40181e:	2c10      	cmp	r4, #16
  401820:	4db3      	ldr	r5, [pc, #716]	; (401af0 <_vfiprintf_r+0xa2c>)
  401822:	dd1e      	ble.n	401862 <_vfiprintf_r+0x79e>
  401824:	46d6      	mov	lr, sl
  401826:	2610      	movs	r6, #16
  401828:	9f06      	ldr	r7, [sp, #24]
  40182a:	f8dd a010 	ldr.w	sl, [sp, #16]
  40182e:	e006      	b.n	40183e <_vfiprintf_r+0x77a>
  401830:	1c88      	adds	r0, r1, #2
  401832:	f10e 0e08 	add.w	lr, lr, #8
  401836:	4619      	mov	r1, r3
  401838:	3c10      	subs	r4, #16
  40183a:	2c10      	cmp	r4, #16
  40183c:	dd10      	ble.n	401860 <_vfiprintf_r+0x79c>
  40183e:	1c4b      	adds	r3, r1, #1
  401840:	3210      	adds	r2, #16
  401842:	2b07      	cmp	r3, #7
  401844:	9211      	str	r2, [sp, #68]	; 0x44
  401846:	e88e 0060 	stmia.w	lr, {r5, r6}
  40184a:	9310      	str	r3, [sp, #64]	; 0x40
  40184c:	ddf0      	ble.n	401830 <_vfiprintf_r+0x76c>
  40184e:	2a00      	cmp	r2, #0
  401850:	d165      	bne.n	40191e <_vfiprintf_r+0x85a>
  401852:	3c10      	subs	r4, #16
  401854:	2c10      	cmp	r4, #16
  401856:	f04f 0001 	mov.w	r0, #1
  40185a:	4611      	mov	r1, r2
  40185c:	46ce      	mov	lr, r9
  40185e:	dcee      	bgt.n	40183e <_vfiprintf_r+0x77a>
  401860:	46f2      	mov	sl, lr
  401862:	4422      	add	r2, r4
  401864:	2807      	cmp	r0, #7
  401866:	9211      	str	r2, [sp, #68]	; 0x44
  401868:	f8ca 5000 	str.w	r5, [sl]
  40186c:	f8ca 4004 	str.w	r4, [sl, #4]
  401870:	9010      	str	r0, [sp, #64]	; 0x40
  401872:	f300 8085 	bgt.w	401980 <_vfiprintf_r+0x8bc>
  401876:	f10a 0a08 	add.w	sl, sl, #8
  40187a:	3001      	adds	r0, #1
  40187c:	9905      	ldr	r1, [sp, #20]
  40187e:	f8ca b000 	str.w	fp, [sl]
  401882:	440a      	add	r2, r1
  401884:	2807      	cmp	r0, #7
  401886:	9211      	str	r2, [sp, #68]	; 0x44
  401888:	f8ca 1004 	str.w	r1, [sl, #4]
  40188c:	9010      	str	r0, [sp, #64]	; 0x40
  40188e:	f340 8082 	ble.w	401996 <_vfiprintf_r+0x8d2>
  401892:	2a00      	cmp	r2, #0
  401894:	f040 8118 	bne.w	401ac8 <_vfiprintf_r+0xa04>
  401898:	9b02      	ldr	r3, [sp, #8]
  40189a:	9210      	str	r2, [sp, #64]	; 0x40
  40189c:	0758      	lsls	r0, r3, #29
  40189e:	d535      	bpl.n	40190c <_vfiprintf_r+0x848>
  4018a0:	9b08      	ldr	r3, [sp, #32]
  4018a2:	9901      	ldr	r1, [sp, #4]
  4018a4:	1a5c      	subs	r4, r3, r1
  4018a6:	2c00      	cmp	r4, #0
  4018a8:	f340 80e7 	ble.w	401a7a <_vfiprintf_r+0x9b6>
  4018ac:	46ca      	mov	sl, r9
  4018ae:	2c10      	cmp	r4, #16
  4018b0:	f340 8218 	ble.w	401ce4 <_vfiprintf_r+0xc20>
  4018b4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4018b6:	4e8f      	ldr	r6, [pc, #572]	; (401af4 <_vfiprintf_r+0xa30>)
  4018b8:	9f06      	ldr	r7, [sp, #24]
  4018ba:	f8dd b010 	ldr.w	fp, [sp, #16]
  4018be:	2510      	movs	r5, #16
  4018c0:	e006      	b.n	4018d0 <_vfiprintf_r+0x80c>
  4018c2:	1c88      	adds	r0, r1, #2
  4018c4:	f10a 0a08 	add.w	sl, sl, #8
  4018c8:	4619      	mov	r1, r3
  4018ca:	3c10      	subs	r4, #16
  4018cc:	2c10      	cmp	r4, #16
  4018ce:	dd11      	ble.n	4018f4 <_vfiprintf_r+0x830>
  4018d0:	1c4b      	adds	r3, r1, #1
  4018d2:	3210      	adds	r2, #16
  4018d4:	2b07      	cmp	r3, #7
  4018d6:	9211      	str	r2, [sp, #68]	; 0x44
  4018d8:	f8ca 6000 	str.w	r6, [sl]
  4018dc:	f8ca 5004 	str.w	r5, [sl, #4]
  4018e0:	9310      	str	r3, [sp, #64]	; 0x40
  4018e2:	ddee      	ble.n	4018c2 <_vfiprintf_r+0x7fe>
  4018e4:	bb42      	cbnz	r2, 401938 <_vfiprintf_r+0x874>
  4018e6:	3c10      	subs	r4, #16
  4018e8:	2c10      	cmp	r4, #16
  4018ea:	f04f 0001 	mov.w	r0, #1
  4018ee:	4611      	mov	r1, r2
  4018f0:	46ca      	mov	sl, r9
  4018f2:	dced      	bgt.n	4018d0 <_vfiprintf_r+0x80c>
  4018f4:	4422      	add	r2, r4
  4018f6:	2807      	cmp	r0, #7
  4018f8:	9211      	str	r2, [sp, #68]	; 0x44
  4018fa:	f8ca 6000 	str.w	r6, [sl]
  4018fe:	f8ca 4004 	str.w	r4, [sl, #4]
  401902:	9010      	str	r0, [sp, #64]	; 0x40
  401904:	dd51      	ble.n	4019aa <_vfiprintf_r+0x8e6>
  401906:	2a00      	cmp	r2, #0
  401908:	f040 819b 	bne.w	401c42 <_vfiprintf_r+0xb7e>
  40190c:	9b03      	ldr	r3, [sp, #12]
  40190e:	9a08      	ldr	r2, [sp, #32]
  401910:	9901      	ldr	r1, [sp, #4]
  401912:	428a      	cmp	r2, r1
  401914:	bfac      	ite	ge
  401916:	189b      	addge	r3, r3, r2
  401918:	185b      	addlt	r3, r3, r1
  40191a:	9303      	str	r3, [sp, #12]
  40191c:	e04e      	b.n	4019bc <_vfiprintf_r+0x8f8>
  40191e:	aa0f      	add	r2, sp, #60	; 0x3c
  401920:	4651      	mov	r1, sl
  401922:	4638      	mov	r0, r7
  401924:	f7ff fb8e 	bl	401044 <__sprint_r.part.0>
  401928:	2800      	cmp	r0, #0
  40192a:	f040 813f 	bne.w	401bac <_vfiprintf_r+0xae8>
  40192e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401930:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401932:	1c48      	adds	r0, r1, #1
  401934:	46ce      	mov	lr, r9
  401936:	e77f      	b.n	401838 <_vfiprintf_r+0x774>
  401938:	aa0f      	add	r2, sp, #60	; 0x3c
  40193a:	4659      	mov	r1, fp
  40193c:	4638      	mov	r0, r7
  40193e:	f7ff fb81 	bl	401044 <__sprint_r.part.0>
  401942:	b960      	cbnz	r0, 40195e <_vfiprintf_r+0x89a>
  401944:	9910      	ldr	r1, [sp, #64]	; 0x40
  401946:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401948:	1c48      	adds	r0, r1, #1
  40194a:	46ca      	mov	sl, r9
  40194c:	e7bd      	b.n	4018ca <_vfiprintf_r+0x806>
  40194e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401950:	f8dd b010 	ldr.w	fp, [sp, #16]
  401954:	2b00      	cmp	r3, #0
  401956:	f040 81d4 	bne.w	401d02 <_vfiprintf_r+0xc3e>
  40195a:	2300      	movs	r3, #0
  40195c:	9310      	str	r3, [sp, #64]	; 0x40
  40195e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401962:	f013 0f01 	tst.w	r3, #1
  401966:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40196a:	d102      	bne.n	401972 <_vfiprintf_r+0x8ae>
  40196c:	059a      	lsls	r2, r3, #22
  40196e:	f140 80de 	bpl.w	401b2e <_vfiprintf_r+0xa6a>
  401972:	065b      	lsls	r3, r3, #25
  401974:	f53f acb2 	bmi.w	4012dc <_vfiprintf_r+0x218>
  401978:	9803      	ldr	r0, [sp, #12]
  40197a:	b02d      	add	sp, #180	; 0xb4
  40197c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401980:	2a00      	cmp	r2, #0
  401982:	f040 8106 	bne.w	401b92 <_vfiprintf_r+0xace>
  401986:	9a05      	ldr	r2, [sp, #20]
  401988:	921d      	str	r2, [sp, #116]	; 0x74
  40198a:	2301      	movs	r3, #1
  40198c:	9211      	str	r2, [sp, #68]	; 0x44
  40198e:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401992:	9310      	str	r3, [sp, #64]	; 0x40
  401994:	46ca      	mov	sl, r9
  401996:	f10a 0a08 	add.w	sl, sl, #8
  40199a:	9b02      	ldr	r3, [sp, #8]
  40199c:	0759      	lsls	r1, r3, #29
  40199e:	d504      	bpl.n	4019aa <_vfiprintf_r+0x8e6>
  4019a0:	9b08      	ldr	r3, [sp, #32]
  4019a2:	9901      	ldr	r1, [sp, #4]
  4019a4:	1a5c      	subs	r4, r3, r1
  4019a6:	2c00      	cmp	r4, #0
  4019a8:	dc81      	bgt.n	4018ae <_vfiprintf_r+0x7ea>
  4019aa:	9b03      	ldr	r3, [sp, #12]
  4019ac:	9908      	ldr	r1, [sp, #32]
  4019ae:	9801      	ldr	r0, [sp, #4]
  4019b0:	4281      	cmp	r1, r0
  4019b2:	bfac      	ite	ge
  4019b4:	185b      	addge	r3, r3, r1
  4019b6:	181b      	addlt	r3, r3, r0
  4019b8:	9303      	str	r3, [sp, #12]
  4019ba:	bb72      	cbnz	r2, 401a1a <_vfiprintf_r+0x956>
  4019bc:	2300      	movs	r3, #0
  4019be:	9310      	str	r3, [sp, #64]	; 0x40
  4019c0:	46ca      	mov	sl, r9
  4019c2:	f7ff bbbc 	b.w	40113e <_vfiprintf_r+0x7a>
  4019c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4019c8:	9904      	ldr	r1, [sp, #16]
  4019ca:	4620      	mov	r0, r4
  4019cc:	f7ff fb3a 	bl	401044 <__sprint_r.part.0>
  4019d0:	bb50      	cbnz	r0, 401a28 <_vfiprintf_r+0x964>
  4019d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4019d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4019d6:	f101 0e01 	add.w	lr, r1, #1
  4019da:	46cc      	mov	ip, r9
  4019dc:	e548      	b.n	401470 <_vfiprintf_r+0x3ac>
  4019de:	2a00      	cmp	r2, #0
  4019e0:	f040 8140 	bne.w	401c64 <_vfiprintf_r+0xba0>
  4019e4:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4019e8:	2900      	cmp	r1, #0
  4019ea:	f000 811b 	beq.w	401c24 <_vfiprintf_r+0xb60>
  4019ee:	2201      	movs	r2, #1
  4019f0:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4019f4:	4610      	mov	r0, r2
  4019f6:	921d      	str	r2, [sp, #116]	; 0x74
  4019f8:	911c      	str	r1, [sp, #112]	; 0x70
  4019fa:	46ca      	mov	sl, r9
  4019fc:	4601      	mov	r1, r0
  4019fe:	f10a 0a08 	add.w	sl, sl, #8
  401a02:	3001      	adds	r0, #1
  401a04:	e507      	b.n	401416 <_vfiprintf_r+0x352>
  401a06:	9b02      	ldr	r3, [sp, #8]
  401a08:	2a01      	cmp	r2, #1
  401a0a:	f000 8098 	beq.w	401b3e <_vfiprintf_r+0xa7a>
  401a0e:	2a02      	cmp	r2, #2
  401a10:	d10d      	bne.n	401a2e <_vfiprintf_r+0x96a>
  401a12:	9302      	str	r3, [sp, #8]
  401a14:	2600      	movs	r6, #0
  401a16:	2700      	movs	r7, #0
  401a18:	e5b0      	b.n	40157c <_vfiprintf_r+0x4b8>
  401a1a:	aa0f      	add	r2, sp, #60	; 0x3c
  401a1c:	9904      	ldr	r1, [sp, #16]
  401a1e:	9806      	ldr	r0, [sp, #24]
  401a20:	f7ff fb10 	bl	401044 <__sprint_r.part.0>
  401a24:	2800      	cmp	r0, #0
  401a26:	d0c9      	beq.n	4019bc <_vfiprintf_r+0x8f8>
  401a28:	f8dd b010 	ldr.w	fp, [sp, #16]
  401a2c:	e797      	b.n	40195e <_vfiprintf_r+0x89a>
  401a2e:	9302      	str	r3, [sp, #8]
  401a30:	2600      	movs	r6, #0
  401a32:	2700      	movs	r7, #0
  401a34:	4649      	mov	r1, r9
  401a36:	e000      	b.n	401a3a <_vfiprintf_r+0x976>
  401a38:	4659      	mov	r1, fp
  401a3a:	08f2      	lsrs	r2, r6, #3
  401a3c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401a40:	08f8      	lsrs	r0, r7, #3
  401a42:	f006 0307 	and.w	r3, r6, #7
  401a46:	4607      	mov	r7, r0
  401a48:	4616      	mov	r6, r2
  401a4a:	3330      	adds	r3, #48	; 0x30
  401a4c:	ea56 0207 	orrs.w	r2, r6, r7
  401a50:	f801 3c01 	strb.w	r3, [r1, #-1]
  401a54:	f101 3bff 	add.w	fp, r1, #4294967295
  401a58:	d1ee      	bne.n	401a38 <_vfiprintf_r+0x974>
  401a5a:	9a02      	ldr	r2, [sp, #8]
  401a5c:	07d6      	lsls	r6, r2, #31
  401a5e:	f57f ad9d 	bpl.w	40159c <_vfiprintf_r+0x4d8>
  401a62:	2b30      	cmp	r3, #48	; 0x30
  401a64:	f43f ad9a 	beq.w	40159c <_vfiprintf_r+0x4d8>
  401a68:	3902      	subs	r1, #2
  401a6a:	2330      	movs	r3, #48	; 0x30
  401a6c:	f80b 3c01 	strb.w	r3, [fp, #-1]
  401a70:	eba9 0301 	sub.w	r3, r9, r1
  401a74:	9305      	str	r3, [sp, #20]
  401a76:	468b      	mov	fp, r1
  401a78:	e476      	b.n	401368 <_vfiprintf_r+0x2a4>
  401a7a:	9b03      	ldr	r3, [sp, #12]
  401a7c:	9a08      	ldr	r2, [sp, #32]
  401a7e:	428a      	cmp	r2, r1
  401a80:	bfac      	ite	ge
  401a82:	189b      	addge	r3, r3, r2
  401a84:	185b      	addlt	r3, r3, r1
  401a86:	9303      	str	r3, [sp, #12]
  401a88:	e798      	b.n	4019bc <_vfiprintf_r+0x8f8>
  401a8a:	2202      	movs	r2, #2
  401a8c:	e44d      	b.n	40132a <_vfiprintf_r+0x266>
  401a8e:	2f00      	cmp	r7, #0
  401a90:	bf08      	it	eq
  401a92:	2e0a      	cmpeq	r6, #10
  401a94:	d352      	bcc.n	401b3c <_vfiprintf_r+0xa78>
  401a96:	46cb      	mov	fp, r9
  401a98:	4630      	mov	r0, r6
  401a9a:	4639      	mov	r1, r7
  401a9c:	220a      	movs	r2, #10
  401a9e:	2300      	movs	r3, #0
  401aa0:	f001 ffaa 	bl	4039f8 <__aeabi_uldivmod>
  401aa4:	3230      	adds	r2, #48	; 0x30
  401aa6:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  401aaa:	4630      	mov	r0, r6
  401aac:	4639      	mov	r1, r7
  401aae:	2300      	movs	r3, #0
  401ab0:	220a      	movs	r2, #10
  401ab2:	f001 ffa1 	bl	4039f8 <__aeabi_uldivmod>
  401ab6:	4606      	mov	r6, r0
  401ab8:	460f      	mov	r7, r1
  401aba:	ea56 0307 	orrs.w	r3, r6, r7
  401abe:	d1eb      	bne.n	401a98 <_vfiprintf_r+0x9d4>
  401ac0:	e56c      	b.n	40159c <_vfiprintf_r+0x4d8>
  401ac2:	9405      	str	r4, [sp, #20]
  401ac4:	46cb      	mov	fp, r9
  401ac6:	e44f      	b.n	401368 <_vfiprintf_r+0x2a4>
  401ac8:	aa0f      	add	r2, sp, #60	; 0x3c
  401aca:	9904      	ldr	r1, [sp, #16]
  401acc:	9806      	ldr	r0, [sp, #24]
  401ace:	f7ff fab9 	bl	401044 <__sprint_r.part.0>
  401ad2:	2800      	cmp	r0, #0
  401ad4:	d1a8      	bne.n	401a28 <_vfiprintf_r+0x964>
  401ad6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ad8:	46ca      	mov	sl, r9
  401ada:	e75e      	b.n	40199a <_vfiprintf_r+0x8d6>
  401adc:	aa0f      	add	r2, sp, #60	; 0x3c
  401ade:	9904      	ldr	r1, [sp, #16]
  401ae0:	9806      	ldr	r0, [sp, #24]
  401ae2:	f7ff faaf 	bl	401044 <__sprint_r.part.0>
  401ae6:	2800      	cmp	r0, #0
  401ae8:	d19e      	bne.n	401a28 <_vfiprintf_r+0x964>
  401aea:	46ca      	mov	sl, r9
  401aec:	f7ff bbc0 	b.w	401270 <_vfiprintf_r+0x1ac>
  401af0:	00403db0 	.word	0x00403db0
  401af4:	00403da0 	.word	0x00403da0
  401af8:	3104      	adds	r1, #4
  401afa:	6816      	ldr	r6, [r2, #0]
  401afc:	9107      	str	r1, [sp, #28]
  401afe:	2201      	movs	r2, #1
  401b00:	2700      	movs	r7, #0
  401b02:	e412      	b.n	40132a <_vfiprintf_r+0x266>
  401b04:	9807      	ldr	r0, [sp, #28]
  401b06:	4601      	mov	r1, r0
  401b08:	3104      	adds	r1, #4
  401b0a:	6806      	ldr	r6, [r0, #0]
  401b0c:	9107      	str	r1, [sp, #28]
  401b0e:	2700      	movs	r7, #0
  401b10:	e40b      	b.n	40132a <_vfiprintf_r+0x266>
  401b12:	680e      	ldr	r6, [r1, #0]
  401b14:	3104      	adds	r1, #4
  401b16:	9107      	str	r1, [sp, #28]
  401b18:	2700      	movs	r7, #0
  401b1a:	e591      	b.n	401640 <_vfiprintf_r+0x57c>
  401b1c:	9907      	ldr	r1, [sp, #28]
  401b1e:	680e      	ldr	r6, [r1, #0]
  401b20:	460a      	mov	r2, r1
  401b22:	17f7      	asrs	r7, r6, #31
  401b24:	3204      	adds	r2, #4
  401b26:	9207      	str	r2, [sp, #28]
  401b28:	4630      	mov	r0, r6
  401b2a:	4639      	mov	r1, r7
  401b2c:	e50f      	b.n	40154e <_vfiprintf_r+0x48a>
  401b2e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401b32:	f000 fe7f 	bl	402834 <__retarget_lock_release_recursive>
  401b36:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401b3a:	e71a      	b.n	401972 <_vfiprintf_r+0x8ae>
  401b3c:	9b02      	ldr	r3, [sp, #8]
  401b3e:	9302      	str	r3, [sp, #8]
  401b40:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401b44:	3630      	adds	r6, #48	; 0x30
  401b46:	2301      	movs	r3, #1
  401b48:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401b4c:	9305      	str	r3, [sp, #20]
  401b4e:	e40b      	b.n	401368 <_vfiprintf_r+0x2a4>
  401b50:	aa0f      	add	r2, sp, #60	; 0x3c
  401b52:	9904      	ldr	r1, [sp, #16]
  401b54:	9806      	ldr	r0, [sp, #24]
  401b56:	f7ff fa75 	bl	401044 <__sprint_r.part.0>
  401b5a:	2800      	cmp	r0, #0
  401b5c:	f47f af64 	bne.w	401a28 <_vfiprintf_r+0x964>
  401b60:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b62:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b64:	1c48      	adds	r0, r1, #1
  401b66:	46ca      	mov	sl, r9
  401b68:	e651      	b.n	40180e <_vfiprintf_r+0x74a>
  401b6a:	aa0f      	add	r2, sp, #60	; 0x3c
  401b6c:	9904      	ldr	r1, [sp, #16]
  401b6e:	9806      	ldr	r0, [sp, #24]
  401b70:	f7ff fa68 	bl	401044 <__sprint_r.part.0>
  401b74:	2800      	cmp	r0, #0
  401b76:	f47f af57 	bne.w	401a28 <_vfiprintf_r+0x964>
  401b7a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b7e:	1c48      	adds	r0, r1, #1
  401b80:	46ca      	mov	sl, r9
  401b82:	e448      	b.n	401416 <_vfiprintf_r+0x352>
  401b84:	2a00      	cmp	r2, #0
  401b86:	f040 8091 	bne.w	401cac <_vfiprintf_r+0xbe8>
  401b8a:	2001      	movs	r0, #1
  401b8c:	4611      	mov	r1, r2
  401b8e:	46ca      	mov	sl, r9
  401b90:	e641      	b.n	401816 <_vfiprintf_r+0x752>
  401b92:	aa0f      	add	r2, sp, #60	; 0x3c
  401b94:	9904      	ldr	r1, [sp, #16]
  401b96:	9806      	ldr	r0, [sp, #24]
  401b98:	f7ff fa54 	bl	401044 <__sprint_r.part.0>
  401b9c:	2800      	cmp	r0, #0
  401b9e:	f47f af43 	bne.w	401a28 <_vfiprintf_r+0x964>
  401ba2:	9810      	ldr	r0, [sp, #64]	; 0x40
  401ba4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ba6:	3001      	adds	r0, #1
  401ba8:	46ca      	mov	sl, r9
  401baa:	e667      	b.n	40187c <_vfiprintf_r+0x7b8>
  401bac:	46d3      	mov	fp, sl
  401bae:	e6d6      	b.n	40195e <_vfiprintf_r+0x89a>
  401bb0:	9e07      	ldr	r6, [sp, #28]
  401bb2:	3607      	adds	r6, #7
  401bb4:	f026 0207 	bic.w	r2, r6, #7
  401bb8:	f102 0108 	add.w	r1, r2, #8
  401bbc:	e9d2 6700 	ldrd	r6, r7, [r2]
  401bc0:	9107      	str	r1, [sp, #28]
  401bc2:	2201      	movs	r2, #1
  401bc4:	f7ff bbb1 	b.w	40132a <_vfiprintf_r+0x266>
  401bc8:	9e07      	ldr	r6, [sp, #28]
  401bca:	3607      	adds	r6, #7
  401bcc:	f026 0607 	bic.w	r6, r6, #7
  401bd0:	e9d6 0100 	ldrd	r0, r1, [r6]
  401bd4:	f106 0208 	add.w	r2, r6, #8
  401bd8:	9207      	str	r2, [sp, #28]
  401bda:	4606      	mov	r6, r0
  401bdc:	460f      	mov	r7, r1
  401bde:	e4b6      	b.n	40154e <_vfiprintf_r+0x48a>
  401be0:	9e07      	ldr	r6, [sp, #28]
  401be2:	3607      	adds	r6, #7
  401be4:	f026 0207 	bic.w	r2, r6, #7
  401be8:	f102 0108 	add.w	r1, r2, #8
  401bec:	e9d2 6700 	ldrd	r6, r7, [r2]
  401bf0:	9107      	str	r1, [sp, #28]
  401bf2:	2200      	movs	r2, #0
  401bf4:	f7ff bb99 	b.w	40132a <_vfiprintf_r+0x266>
  401bf8:	9e07      	ldr	r6, [sp, #28]
  401bfa:	3607      	adds	r6, #7
  401bfc:	f026 0107 	bic.w	r1, r6, #7
  401c00:	f101 0008 	add.w	r0, r1, #8
  401c04:	9007      	str	r0, [sp, #28]
  401c06:	e9d1 6700 	ldrd	r6, r7, [r1]
  401c0a:	e519      	b.n	401640 <_vfiprintf_r+0x57c>
  401c0c:	46cb      	mov	fp, r9
  401c0e:	f7ff bbab 	b.w	401368 <_vfiprintf_r+0x2a4>
  401c12:	252d      	movs	r5, #45	; 0x2d
  401c14:	4276      	negs	r6, r6
  401c16:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401c1a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c1e:	2201      	movs	r2, #1
  401c20:	f7ff bb88 	b.w	401334 <_vfiprintf_r+0x270>
  401c24:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c26:	b9b3      	cbnz	r3, 401c56 <_vfiprintf_r+0xb92>
  401c28:	4611      	mov	r1, r2
  401c2a:	2001      	movs	r0, #1
  401c2c:	46ca      	mov	sl, r9
  401c2e:	e5f2      	b.n	401816 <_vfiprintf_r+0x752>
  401c30:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401c34:	f000 fdfe 	bl	402834 <__retarget_lock_release_recursive>
  401c38:	f04f 33ff 	mov.w	r3, #4294967295
  401c3c:	9303      	str	r3, [sp, #12]
  401c3e:	f7ff bb50 	b.w	4012e2 <_vfiprintf_r+0x21e>
  401c42:	aa0f      	add	r2, sp, #60	; 0x3c
  401c44:	9904      	ldr	r1, [sp, #16]
  401c46:	9806      	ldr	r0, [sp, #24]
  401c48:	f7ff f9fc 	bl	401044 <__sprint_r.part.0>
  401c4c:	2800      	cmp	r0, #0
  401c4e:	f47f aeeb 	bne.w	401a28 <_vfiprintf_r+0x964>
  401c52:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c54:	e6a9      	b.n	4019aa <_vfiprintf_r+0x8e6>
  401c56:	ab0e      	add	r3, sp, #56	; 0x38
  401c58:	2202      	movs	r2, #2
  401c5a:	931c      	str	r3, [sp, #112]	; 0x70
  401c5c:	921d      	str	r2, [sp, #116]	; 0x74
  401c5e:	2001      	movs	r0, #1
  401c60:	46ca      	mov	sl, r9
  401c62:	e5d0      	b.n	401806 <_vfiprintf_r+0x742>
  401c64:	aa0f      	add	r2, sp, #60	; 0x3c
  401c66:	9904      	ldr	r1, [sp, #16]
  401c68:	9806      	ldr	r0, [sp, #24]
  401c6a:	f7ff f9eb 	bl	401044 <__sprint_r.part.0>
  401c6e:	2800      	cmp	r0, #0
  401c70:	f47f aeda 	bne.w	401a28 <_vfiprintf_r+0x964>
  401c74:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c76:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c78:	1c48      	adds	r0, r1, #1
  401c7a:	46ca      	mov	sl, r9
  401c7c:	e5a4      	b.n	4017c8 <_vfiprintf_r+0x704>
  401c7e:	9a07      	ldr	r2, [sp, #28]
  401c80:	9903      	ldr	r1, [sp, #12]
  401c82:	6813      	ldr	r3, [r2, #0]
  401c84:	17cd      	asrs	r5, r1, #31
  401c86:	4608      	mov	r0, r1
  401c88:	3204      	adds	r2, #4
  401c8a:	4629      	mov	r1, r5
  401c8c:	9207      	str	r2, [sp, #28]
  401c8e:	e9c3 0100 	strd	r0, r1, [r3]
  401c92:	f7ff ba54 	b.w	40113e <_vfiprintf_r+0x7a>
  401c96:	4658      	mov	r0, fp
  401c98:	9607      	str	r6, [sp, #28]
  401c9a:	9302      	str	r3, [sp, #8]
  401c9c:	f001 fc70 	bl	403580 <strlen>
  401ca0:	2400      	movs	r4, #0
  401ca2:	9005      	str	r0, [sp, #20]
  401ca4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ca8:	f7ff bb5e 	b.w	401368 <_vfiprintf_r+0x2a4>
  401cac:	aa0f      	add	r2, sp, #60	; 0x3c
  401cae:	9904      	ldr	r1, [sp, #16]
  401cb0:	9806      	ldr	r0, [sp, #24]
  401cb2:	f7ff f9c7 	bl	401044 <__sprint_r.part.0>
  401cb6:	2800      	cmp	r0, #0
  401cb8:	f47f aeb6 	bne.w	401a28 <_vfiprintf_r+0x964>
  401cbc:	9910      	ldr	r1, [sp, #64]	; 0x40
  401cbe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401cc0:	1c48      	adds	r0, r1, #1
  401cc2:	46ca      	mov	sl, r9
  401cc4:	e5a7      	b.n	401816 <_vfiprintf_r+0x752>
  401cc6:	9910      	ldr	r1, [sp, #64]	; 0x40
  401cc8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401cca:	4e20      	ldr	r6, [pc, #128]	; (401d4c <_vfiprintf_r+0xc88>)
  401ccc:	3101      	adds	r1, #1
  401cce:	f7ff bb90 	b.w	4013f2 <_vfiprintf_r+0x32e>
  401cd2:	2c06      	cmp	r4, #6
  401cd4:	bf28      	it	cs
  401cd6:	2406      	movcs	r4, #6
  401cd8:	9405      	str	r4, [sp, #20]
  401cda:	9607      	str	r6, [sp, #28]
  401cdc:	9401      	str	r4, [sp, #4]
  401cde:	f8df b070 	ldr.w	fp, [pc, #112]	; 401d50 <_vfiprintf_r+0xc8c>
  401ce2:	e4d5      	b.n	401690 <_vfiprintf_r+0x5cc>
  401ce4:	9810      	ldr	r0, [sp, #64]	; 0x40
  401ce6:	4e19      	ldr	r6, [pc, #100]	; (401d4c <_vfiprintf_r+0xc88>)
  401ce8:	3001      	adds	r0, #1
  401cea:	e603      	b.n	4018f4 <_vfiprintf_r+0x830>
  401cec:	9405      	str	r4, [sp, #20]
  401cee:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401cf2:	9607      	str	r6, [sp, #28]
  401cf4:	9302      	str	r3, [sp, #8]
  401cf6:	4604      	mov	r4, r0
  401cf8:	f7ff bb36 	b.w	401368 <_vfiprintf_r+0x2a4>
  401cfc:	4686      	mov	lr, r0
  401cfe:	f7ff bbce 	b.w	40149e <_vfiprintf_r+0x3da>
  401d02:	9806      	ldr	r0, [sp, #24]
  401d04:	aa0f      	add	r2, sp, #60	; 0x3c
  401d06:	4659      	mov	r1, fp
  401d08:	f7ff f99c 	bl	401044 <__sprint_r.part.0>
  401d0c:	2800      	cmp	r0, #0
  401d0e:	f43f ae24 	beq.w	40195a <_vfiprintf_r+0x896>
  401d12:	e624      	b.n	40195e <_vfiprintf_r+0x89a>
  401d14:	9907      	ldr	r1, [sp, #28]
  401d16:	f898 2001 	ldrb.w	r2, [r8, #1]
  401d1a:	680c      	ldr	r4, [r1, #0]
  401d1c:	3104      	adds	r1, #4
  401d1e:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  401d22:	46b8      	mov	r8, r7
  401d24:	9107      	str	r1, [sp, #28]
  401d26:	f7ff ba3f 	b.w	4011a8 <_vfiprintf_r+0xe4>
  401d2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d2e:	e43c      	b.n	4015aa <_vfiprintf_r+0x4e6>
  401d30:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d34:	e521      	b.n	40177a <_vfiprintf_r+0x6b6>
  401d36:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d3a:	f7ff bbf4 	b.w	401526 <_vfiprintf_r+0x462>
  401d3e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d42:	e491      	b.n	401668 <_vfiprintf_r+0x5a4>
  401d44:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401d48:	e469      	b.n	40161e <_vfiprintf_r+0x55a>
  401d4a:	bf00      	nop
  401d4c:	00403da0 	.word	0x00403da0
  401d50:	00403d98 	.word	0x00403d98

00401d54 <__sbprintf>:
  401d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d58:	460c      	mov	r4, r1
  401d5a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401d5e:	8989      	ldrh	r1, [r1, #12]
  401d60:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401d62:	89e5      	ldrh	r5, [r4, #14]
  401d64:	9619      	str	r6, [sp, #100]	; 0x64
  401d66:	f021 0102 	bic.w	r1, r1, #2
  401d6a:	4606      	mov	r6, r0
  401d6c:	69e0      	ldr	r0, [r4, #28]
  401d6e:	f8ad 100c 	strh.w	r1, [sp, #12]
  401d72:	4617      	mov	r7, r2
  401d74:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401d78:	6a62      	ldr	r2, [r4, #36]	; 0x24
  401d7a:	f8ad 500e 	strh.w	r5, [sp, #14]
  401d7e:	4698      	mov	r8, r3
  401d80:	ad1a      	add	r5, sp, #104	; 0x68
  401d82:	2300      	movs	r3, #0
  401d84:	9007      	str	r0, [sp, #28]
  401d86:	a816      	add	r0, sp, #88	; 0x58
  401d88:	9209      	str	r2, [sp, #36]	; 0x24
  401d8a:	9306      	str	r3, [sp, #24]
  401d8c:	9500      	str	r5, [sp, #0]
  401d8e:	9504      	str	r5, [sp, #16]
  401d90:	9102      	str	r1, [sp, #8]
  401d92:	9105      	str	r1, [sp, #20]
  401d94:	f000 fd48 	bl	402828 <__retarget_lock_init_recursive>
  401d98:	4643      	mov	r3, r8
  401d9a:	463a      	mov	r2, r7
  401d9c:	4669      	mov	r1, sp
  401d9e:	4630      	mov	r0, r6
  401da0:	f7ff f990 	bl	4010c4 <_vfiprintf_r>
  401da4:	1e05      	subs	r5, r0, #0
  401da6:	db07      	blt.n	401db8 <__sbprintf+0x64>
  401da8:	4630      	mov	r0, r6
  401daa:	4669      	mov	r1, sp
  401dac:	f000 f928 	bl	402000 <_fflush_r>
  401db0:	2800      	cmp	r0, #0
  401db2:	bf18      	it	ne
  401db4:	f04f 35ff 	movne.w	r5, #4294967295
  401db8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401dbc:	065b      	lsls	r3, r3, #25
  401dbe:	d503      	bpl.n	401dc8 <__sbprintf+0x74>
  401dc0:	89a3      	ldrh	r3, [r4, #12]
  401dc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401dc6:	81a3      	strh	r3, [r4, #12]
  401dc8:	9816      	ldr	r0, [sp, #88]	; 0x58
  401dca:	f000 fd2f 	bl	40282c <__retarget_lock_close_recursive>
  401dce:	4628      	mov	r0, r5
  401dd0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00401dd8 <__swsetup_r>:
  401dd8:	b538      	push	{r3, r4, r5, lr}
  401dda:	4b30      	ldr	r3, [pc, #192]	; (401e9c <__swsetup_r+0xc4>)
  401ddc:	681b      	ldr	r3, [r3, #0]
  401dde:	4605      	mov	r5, r0
  401de0:	460c      	mov	r4, r1
  401de2:	b113      	cbz	r3, 401dea <__swsetup_r+0x12>
  401de4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401de6:	2a00      	cmp	r2, #0
  401de8:	d038      	beq.n	401e5c <__swsetup_r+0x84>
  401dea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401dee:	b293      	uxth	r3, r2
  401df0:	0718      	lsls	r0, r3, #28
  401df2:	d50c      	bpl.n	401e0e <__swsetup_r+0x36>
  401df4:	6920      	ldr	r0, [r4, #16]
  401df6:	b1a8      	cbz	r0, 401e24 <__swsetup_r+0x4c>
  401df8:	f013 0201 	ands.w	r2, r3, #1
  401dfc:	d01e      	beq.n	401e3c <__swsetup_r+0x64>
  401dfe:	6963      	ldr	r3, [r4, #20]
  401e00:	2200      	movs	r2, #0
  401e02:	425b      	negs	r3, r3
  401e04:	61a3      	str	r3, [r4, #24]
  401e06:	60a2      	str	r2, [r4, #8]
  401e08:	b1f0      	cbz	r0, 401e48 <__swsetup_r+0x70>
  401e0a:	2000      	movs	r0, #0
  401e0c:	bd38      	pop	{r3, r4, r5, pc}
  401e0e:	06d9      	lsls	r1, r3, #27
  401e10:	d53c      	bpl.n	401e8c <__swsetup_r+0xb4>
  401e12:	0758      	lsls	r0, r3, #29
  401e14:	d426      	bmi.n	401e64 <__swsetup_r+0x8c>
  401e16:	6920      	ldr	r0, [r4, #16]
  401e18:	f042 0308 	orr.w	r3, r2, #8
  401e1c:	81a3      	strh	r3, [r4, #12]
  401e1e:	b29b      	uxth	r3, r3
  401e20:	2800      	cmp	r0, #0
  401e22:	d1e9      	bne.n	401df8 <__swsetup_r+0x20>
  401e24:	f403 7220 	and.w	r2, r3, #640	; 0x280
  401e28:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401e2c:	d0e4      	beq.n	401df8 <__swsetup_r+0x20>
  401e2e:	4628      	mov	r0, r5
  401e30:	4621      	mov	r1, r4
  401e32:	f000 fd2f 	bl	402894 <__smakebuf_r>
  401e36:	89a3      	ldrh	r3, [r4, #12]
  401e38:	6920      	ldr	r0, [r4, #16]
  401e3a:	e7dd      	b.n	401df8 <__swsetup_r+0x20>
  401e3c:	0799      	lsls	r1, r3, #30
  401e3e:	bf58      	it	pl
  401e40:	6962      	ldrpl	r2, [r4, #20]
  401e42:	60a2      	str	r2, [r4, #8]
  401e44:	2800      	cmp	r0, #0
  401e46:	d1e0      	bne.n	401e0a <__swsetup_r+0x32>
  401e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e4c:	061a      	lsls	r2, r3, #24
  401e4e:	d5dd      	bpl.n	401e0c <__swsetup_r+0x34>
  401e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401e54:	81a3      	strh	r3, [r4, #12]
  401e56:	f04f 30ff 	mov.w	r0, #4294967295
  401e5a:	bd38      	pop	{r3, r4, r5, pc}
  401e5c:	4618      	mov	r0, r3
  401e5e:	f000 f927 	bl	4020b0 <__sinit>
  401e62:	e7c2      	b.n	401dea <__swsetup_r+0x12>
  401e64:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401e66:	b151      	cbz	r1, 401e7e <__swsetup_r+0xa6>
  401e68:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401e6c:	4299      	cmp	r1, r3
  401e6e:	d004      	beq.n	401e7a <__swsetup_r+0xa2>
  401e70:	4628      	mov	r0, r5
  401e72:	f000 fa43 	bl	4022fc <_free_r>
  401e76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401e7a:	2300      	movs	r3, #0
  401e7c:	6323      	str	r3, [r4, #48]	; 0x30
  401e7e:	2300      	movs	r3, #0
  401e80:	6920      	ldr	r0, [r4, #16]
  401e82:	6063      	str	r3, [r4, #4]
  401e84:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  401e88:	6020      	str	r0, [r4, #0]
  401e8a:	e7c5      	b.n	401e18 <__swsetup_r+0x40>
  401e8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  401e90:	2309      	movs	r3, #9
  401e92:	602b      	str	r3, [r5, #0]
  401e94:	f04f 30ff 	mov.w	r0, #4294967295
  401e98:	81a2      	strh	r2, [r4, #12]
  401e9a:	bd38      	pop	{r3, r4, r5, pc}
  401e9c:	20400008 	.word	0x20400008

00401ea0 <register_fini>:
  401ea0:	4b02      	ldr	r3, [pc, #8]	; (401eac <register_fini+0xc>)
  401ea2:	b113      	cbz	r3, 401eaa <register_fini+0xa>
  401ea4:	4802      	ldr	r0, [pc, #8]	; (401eb0 <register_fini+0x10>)
  401ea6:	f000 b805 	b.w	401eb4 <atexit>
  401eaa:	4770      	bx	lr
  401eac:	00000000 	.word	0x00000000
  401eb0:	00402121 	.word	0x00402121

00401eb4 <atexit>:
  401eb4:	2300      	movs	r3, #0
  401eb6:	4601      	mov	r1, r0
  401eb8:	461a      	mov	r2, r3
  401eba:	4618      	mov	r0, r3
  401ebc:	f001 bc74 	b.w	4037a8 <__register_exitproc>

00401ec0 <__sflush_r>:
  401ec0:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  401ec4:	b29a      	uxth	r2, r3
  401ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401eca:	460d      	mov	r5, r1
  401ecc:	0711      	lsls	r1, r2, #28
  401ece:	4680      	mov	r8, r0
  401ed0:	d43a      	bmi.n	401f48 <__sflush_r+0x88>
  401ed2:	686a      	ldr	r2, [r5, #4]
  401ed4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401ed8:	2a00      	cmp	r2, #0
  401eda:	81ab      	strh	r3, [r5, #12]
  401edc:	dd6f      	ble.n	401fbe <__sflush_r+0xfe>
  401ede:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401ee0:	2c00      	cmp	r4, #0
  401ee2:	d049      	beq.n	401f78 <__sflush_r+0xb8>
  401ee4:	2200      	movs	r2, #0
  401ee6:	b29b      	uxth	r3, r3
  401ee8:	f8d8 6000 	ldr.w	r6, [r8]
  401eec:	f8c8 2000 	str.w	r2, [r8]
  401ef0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  401ef4:	d067      	beq.n	401fc6 <__sflush_r+0x106>
  401ef6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401ef8:	075f      	lsls	r7, r3, #29
  401efa:	d505      	bpl.n	401f08 <__sflush_r+0x48>
  401efc:	6869      	ldr	r1, [r5, #4]
  401efe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401f00:	1a52      	subs	r2, r2, r1
  401f02:	b10b      	cbz	r3, 401f08 <__sflush_r+0x48>
  401f04:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401f06:	1ad2      	subs	r2, r2, r3
  401f08:	2300      	movs	r3, #0
  401f0a:	69e9      	ldr	r1, [r5, #28]
  401f0c:	4640      	mov	r0, r8
  401f0e:	47a0      	blx	r4
  401f10:	1c44      	adds	r4, r0, #1
  401f12:	d03c      	beq.n	401f8e <__sflush_r+0xce>
  401f14:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  401f18:	692a      	ldr	r2, [r5, #16]
  401f1a:	602a      	str	r2, [r5, #0]
  401f1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  401f20:	2200      	movs	r2, #0
  401f22:	81ab      	strh	r3, [r5, #12]
  401f24:	04db      	lsls	r3, r3, #19
  401f26:	606a      	str	r2, [r5, #4]
  401f28:	d447      	bmi.n	401fba <__sflush_r+0xfa>
  401f2a:	6b29      	ldr	r1, [r5, #48]	; 0x30
  401f2c:	f8c8 6000 	str.w	r6, [r8]
  401f30:	b311      	cbz	r1, 401f78 <__sflush_r+0xb8>
  401f32:	f105 0340 	add.w	r3, r5, #64	; 0x40
  401f36:	4299      	cmp	r1, r3
  401f38:	d002      	beq.n	401f40 <__sflush_r+0x80>
  401f3a:	4640      	mov	r0, r8
  401f3c:	f000 f9de 	bl	4022fc <_free_r>
  401f40:	2000      	movs	r0, #0
  401f42:	6328      	str	r0, [r5, #48]	; 0x30
  401f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f48:	692e      	ldr	r6, [r5, #16]
  401f4a:	b1ae      	cbz	r6, 401f78 <__sflush_r+0xb8>
  401f4c:	682c      	ldr	r4, [r5, #0]
  401f4e:	602e      	str	r6, [r5, #0]
  401f50:	0791      	lsls	r1, r2, #30
  401f52:	bf0c      	ite	eq
  401f54:	696b      	ldreq	r3, [r5, #20]
  401f56:	2300      	movne	r3, #0
  401f58:	1ba4      	subs	r4, r4, r6
  401f5a:	60ab      	str	r3, [r5, #8]
  401f5c:	e00a      	b.n	401f74 <__sflush_r+0xb4>
  401f5e:	4623      	mov	r3, r4
  401f60:	4632      	mov	r2, r6
  401f62:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  401f64:	69e9      	ldr	r1, [r5, #28]
  401f66:	4640      	mov	r0, r8
  401f68:	47b8      	blx	r7
  401f6a:	2800      	cmp	r0, #0
  401f6c:	eba4 0400 	sub.w	r4, r4, r0
  401f70:	4406      	add	r6, r0
  401f72:	dd04      	ble.n	401f7e <__sflush_r+0xbe>
  401f74:	2c00      	cmp	r4, #0
  401f76:	dcf2      	bgt.n	401f5e <__sflush_r+0x9e>
  401f78:	2000      	movs	r0, #0
  401f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f7e:	89ab      	ldrh	r3, [r5, #12]
  401f80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f84:	81ab      	strh	r3, [r5, #12]
  401f86:	f04f 30ff 	mov.w	r0, #4294967295
  401f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f8e:	f8d8 4000 	ldr.w	r4, [r8]
  401f92:	2c1d      	cmp	r4, #29
  401f94:	d8f3      	bhi.n	401f7e <__sflush_r+0xbe>
  401f96:	4b19      	ldr	r3, [pc, #100]	; (401ffc <__sflush_r+0x13c>)
  401f98:	40e3      	lsrs	r3, r4
  401f9a:	43db      	mvns	r3, r3
  401f9c:	f013 0301 	ands.w	r3, r3, #1
  401fa0:	d1ed      	bne.n	401f7e <__sflush_r+0xbe>
  401fa2:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  401fa6:	606b      	str	r3, [r5, #4]
  401fa8:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  401fac:	6929      	ldr	r1, [r5, #16]
  401fae:	81ab      	strh	r3, [r5, #12]
  401fb0:	04da      	lsls	r2, r3, #19
  401fb2:	6029      	str	r1, [r5, #0]
  401fb4:	d5b9      	bpl.n	401f2a <__sflush_r+0x6a>
  401fb6:	2c00      	cmp	r4, #0
  401fb8:	d1b7      	bne.n	401f2a <__sflush_r+0x6a>
  401fba:	6528      	str	r0, [r5, #80]	; 0x50
  401fbc:	e7b5      	b.n	401f2a <__sflush_r+0x6a>
  401fbe:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  401fc0:	2a00      	cmp	r2, #0
  401fc2:	dc8c      	bgt.n	401ede <__sflush_r+0x1e>
  401fc4:	e7d8      	b.n	401f78 <__sflush_r+0xb8>
  401fc6:	2301      	movs	r3, #1
  401fc8:	69e9      	ldr	r1, [r5, #28]
  401fca:	4640      	mov	r0, r8
  401fcc:	47a0      	blx	r4
  401fce:	1c43      	adds	r3, r0, #1
  401fd0:	4602      	mov	r2, r0
  401fd2:	d002      	beq.n	401fda <__sflush_r+0x11a>
  401fd4:	89ab      	ldrh	r3, [r5, #12]
  401fd6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  401fd8:	e78e      	b.n	401ef8 <__sflush_r+0x38>
  401fda:	f8d8 3000 	ldr.w	r3, [r8]
  401fde:	2b00      	cmp	r3, #0
  401fe0:	d0f8      	beq.n	401fd4 <__sflush_r+0x114>
  401fe2:	2b1d      	cmp	r3, #29
  401fe4:	d001      	beq.n	401fea <__sflush_r+0x12a>
  401fe6:	2b16      	cmp	r3, #22
  401fe8:	d102      	bne.n	401ff0 <__sflush_r+0x130>
  401fea:	f8c8 6000 	str.w	r6, [r8]
  401fee:	e7c3      	b.n	401f78 <__sflush_r+0xb8>
  401ff0:	89ab      	ldrh	r3, [r5, #12]
  401ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401ff6:	81ab      	strh	r3, [r5, #12]
  401ff8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ffc:	20400001 	.word	0x20400001

00402000 <_fflush_r>:
  402000:	b538      	push	{r3, r4, r5, lr}
  402002:	460d      	mov	r5, r1
  402004:	4604      	mov	r4, r0
  402006:	b108      	cbz	r0, 40200c <_fflush_r+0xc>
  402008:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40200a:	b1bb      	cbz	r3, 40203c <_fflush_r+0x3c>
  40200c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402010:	b188      	cbz	r0, 402036 <_fflush_r+0x36>
  402012:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402014:	07db      	lsls	r3, r3, #31
  402016:	d401      	bmi.n	40201c <_fflush_r+0x1c>
  402018:	0581      	lsls	r1, r0, #22
  40201a:	d517      	bpl.n	40204c <_fflush_r+0x4c>
  40201c:	4620      	mov	r0, r4
  40201e:	4629      	mov	r1, r5
  402020:	f7ff ff4e 	bl	401ec0 <__sflush_r>
  402024:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402026:	07da      	lsls	r2, r3, #31
  402028:	4604      	mov	r4, r0
  40202a:	d402      	bmi.n	402032 <_fflush_r+0x32>
  40202c:	89ab      	ldrh	r3, [r5, #12]
  40202e:	059b      	lsls	r3, r3, #22
  402030:	d507      	bpl.n	402042 <_fflush_r+0x42>
  402032:	4620      	mov	r0, r4
  402034:	bd38      	pop	{r3, r4, r5, pc}
  402036:	4604      	mov	r4, r0
  402038:	4620      	mov	r0, r4
  40203a:	bd38      	pop	{r3, r4, r5, pc}
  40203c:	f000 f838 	bl	4020b0 <__sinit>
  402040:	e7e4      	b.n	40200c <_fflush_r+0xc>
  402042:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402044:	f000 fbf6 	bl	402834 <__retarget_lock_release_recursive>
  402048:	4620      	mov	r0, r4
  40204a:	bd38      	pop	{r3, r4, r5, pc}
  40204c:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40204e:	f000 fbef 	bl	402830 <__retarget_lock_acquire_recursive>
  402052:	e7e3      	b.n	40201c <_fflush_r+0x1c>

00402054 <_cleanup_r>:
  402054:	4901      	ldr	r1, [pc, #4]	; (40205c <_cleanup_r+0x8>)
  402056:	f000 bbaf 	b.w	4027b8 <_fwalk_reent>
  40205a:	bf00      	nop
  40205c:	00403891 	.word	0x00403891

00402060 <std.isra.0>:
  402060:	b510      	push	{r4, lr}
  402062:	2300      	movs	r3, #0
  402064:	4604      	mov	r4, r0
  402066:	8181      	strh	r1, [r0, #12]
  402068:	81c2      	strh	r2, [r0, #14]
  40206a:	6003      	str	r3, [r0, #0]
  40206c:	6043      	str	r3, [r0, #4]
  40206e:	6083      	str	r3, [r0, #8]
  402070:	6643      	str	r3, [r0, #100]	; 0x64
  402072:	6103      	str	r3, [r0, #16]
  402074:	6143      	str	r3, [r0, #20]
  402076:	6183      	str	r3, [r0, #24]
  402078:	4619      	mov	r1, r3
  40207a:	2208      	movs	r2, #8
  40207c:	305c      	adds	r0, #92	; 0x5c
  40207e:	f7fe fea3 	bl	400dc8 <memset>
  402082:	4807      	ldr	r0, [pc, #28]	; (4020a0 <std.isra.0+0x40>)
  402084:	4907      	ldr	r1, [pc, #28]	; (4020a4 <std.isra.0+0x44>)
  402086:	4a08      	ldr	r2, [pc, #32]	; (4020a8 <std.isra.0+0x48>)
  402088:	4b08      	ldr	r3, [pc, #32]	; (4020ac <std.isra.0+0x4c>)
  40208a:	6220      	str	r0, [r4, #32]
  40208c:	61e4      	str	r4, [r4, #28]
  40208e:	6261      	str	r1, [r4, #36]	; 0x24
  402090:	62a2      	str	r2, [r4, #40]	; 0x28
  402092:	62e3      	str	r3, [r4, #44]	; 0x2c
  402094:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40209c:	f000 bbc4 	b.w	402828 <__retarget_lock_init_recursive>
  4020a0:	004034f5 	.word	0x004034f5
  4020a4:	00403519 	.word	0x00403519
  4020a8:	00403555 	.word	0x00403555
  4020ac:	00403575 	.word	0x00403575

004020b0 <__sinit>:
  4020b0:	b510      	push	{r4, lr}
  4020b2:	4604      	mov	r4, r0
  4020b4:	4812      	ldr	r0, [pc, #72]	; (402100 <__sinit+0x50>)
  4020b6:	f000 fbbb 	bl	402830 <__retarget_lock_acquire_recursive>
  4020ba:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4020bc:	b9d2      	cbnz	r2, 4020f4 <__sinit+0x44>
  4020be:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4020c2:	4810      	ldr	r0, [pc, #64]	; (402104 <__sinit+0x54>)
  4020c4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4020c8:	2103      	movs	r1, #3
  4020ca:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4020ce:	63e0      	str	r0, [r4, #60]	; 0x3c
  4020d0:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4020d4:	6860      	ldr	r0, [r4, #4]
  4020d6:	2104      	movs	r1, #4
  4020d8:	f7ff ffc2 	bl	402060 <std.isra.0>
  4020dc:	2201      	movs	r2, #1
  4020de:	2109      	movs	r1, #9
  4020e0:	68a0      	ldr	r0, [r4, #8]
  4020e2:	f7ff ffbd 	bl	402060 <std.isra.0>
  4020e6:	2202      	movs	r2, #2
  4020e8:	2112      	movs	r1, #18
  4020ea:	68e0      	ldr	r0, [r4, #12]
  4020ec:	f7ff ffb8 	bl	402060 <std.isra.0>
  4020f0:	2301      	movs	r3, #1
  4020f2:	63a3      	str	r3, [r4, #56]	; 0x38
  4020f4:	4802      	ldr	r0, [pc, #8]	; (402100 <__sinit+0x50>)
  4020f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4020fa:	f000 bb9b 	b.w	402834 <__retarget_lock_release_recursive>
  4020fe:	bf00      	nop
  402100:	20400a98 	.word	0x20400a98
  402104:	00402055 	.word	0x00402055

00402108 <__sfp_lock_acquire>:
  402108:	4801      	ldr	r0, [pc, #4]	; (402110 <__sfp_lock_acquire+0x8>)
  40210a:	f000 bb91 	b.w	402830 <__retarget_lock_acquire_recursive>
  40210e:	bf00      	nop
  402110:	20400aac 	.word	0x20400aac

00402114 <__sfp_lock_release>:
  402114:	4801      	ldr	r0, [pc, #4]	; (40211c <__sfp_lock_release+0x8>)
  402116:	f000 bb8d 	b.w	402834 <__retarget_lock_release_recursive>
  40211a:	bf00      	nop
  40211c:	20400aac 	.word	0x20400aac

00402120 <__libc_fini_array>:
  402120:	b538      	push	{r3, r4, r5, lr}
  402122:	4c0a      	ldr	r4, [pc, #40]	; (40214c <__libc_fini_array+0x2c>)
  402124:	4d0a      	ldr	r5, [pc, #40]	; (402150 <__libc_fini_array+0x30>)
  402126:	1b64      	subs	r4, r4, r5
  402128:	10a4      	asrs	r4, r4, #2
  40212a:	d00a      	beq.n	402142 <__libc_fini_array+0x22>
  40212c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402130:	3b01      	subs	r3, #1
  402132:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402136:	3c01      	subs	r4, #1
  402138:	f855 3904 	ldr.w	r3, [r5], #-4
  40213c:	4798      	blx	r3
  40213e:	2c00      	cmp	r4, #0
  402140:	d1f9      	bne.n	402136 <__libc_fini_array+0x16>
  402142:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402146:	f001 becf 	b.w	403ee8 <_fini>
  40214a:	bf00      	nop
  40214c:	00403ef8 	.word	0x00403ef8
  402150:	00403ef4 	.word	0x00403ef4

00402154 <__fputwc>:
  402154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402158:	b082      	sub	sp, #8
  40215a:	4680      	mov	r8, r0
  40215c:	4689      	mov	r9, r1
  40215e:	4614      	mov	r4, r2
  402160:	f000 fb54 	bl	40280c <__locale_mb_cur_max>
  402164:	2801      	cmp	r0, #1
  402166:	d036      	beq.n	4021d6 <__fputwc+0x82>
  402168:	464a      	mov	r2, r9
  40216a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40216e:	a901      	add	r1, sp, #4
  402170:	4640      	mov	r0, r8
  402172:	f001 facb 	bl	40370c <_wcrtomb_r>
  402176:	1c42      	adds	r2, r0, #1
  402178:	4606      	mov	r6, r0
  40217a:	d025      	beq.n	4021c8 <__fputwc+0x74>
  40217c:	b3a8      	cbz	r0, 4021ea <__fputwc+0x96>
  40217e:	f89d e004 	ldrb.w	lr, [sp, #4]
  402182:	2500      	movs	r5, #0
  402184:	f10d 0a04 	add.w	sl, sp, #4
  402188:	e009      	b.n	40219e <__fputwc+0x4a>
  40218a:	6823      	ldr	r3, [r4, #0]
  40218c:	1c5a      	adds	r2, r3, #1
  40218e:	6022      	str	r2, [r4, #0]
  402190:	f883 e000 	strb.w	lr, [r3]
  402194:	3501      	adds	r5, #1
  402196:	42b5      	cmp	r5, r6
  402198:	d227      	bcs.n	4021ea <__fputwc+0x96>
  40219a:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40219e:	68a3      	ldr	r3, [r4, #8]
  4021a0:	3b01      	subs	r3, #1
  4021a2:	2b00      	cmp	r3, #0
  4021a4:	60a3      	str	r3, [r4, #8]
  4021a6:	daf0      	bge.n	40218a <__fputwc+0x36>
  4021a8:	69a7      	ldr	r7, [r4, #24]
  4021aa:	42bb      	cmp	r3, r7
  4021ac:	4671      	mov	r1, lr
  4021ae:	4622      	mov	r2, r4
  4021b0:	4640      	mov	r0, r8
  4021b2:	db02      	blt.n	4021ba <__fputwc+0x66>
  4021b4:	f1be 0f0a 	cmp.w	lr, #10
  4021b8:	d1e7      	bne.n	40218a <__fputwc+0x36>
  4021ba:	f001 fa4f 	bl	40365c <__swbuf_r>
  4021be:	1c43      	adds	r3, r0, #1
  4021c0:	d1e8      	bne.n	402194 <__fputwc+0x40>
  4021c2:	b002      	add	sp, #8
  4021c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021c8:	89a3      	ldrh	r3, [r4, #12]
  4021ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4021ce:	81a3      	strh	r3, [r4, #12]
  4021d0:	b002      	add	sp, #8
  4021d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021d6:	f109 33ff 	add.w	r3, r9, #4294967295
  4021da:	2bfe      	cmp	r3, #254	; 0xfe
  4021dc:	d8c4      	bhi.n	402168 <__fputwc+0x14>
  4021de:	fa5f fe89 	uxtb.w	lr, r9
  4021e2:	4606      	mov	r6, r0
  4021e4:	f88d e004 	strb.w	lr, [sp, #4]
  4021e8:	e7cb      	b.n	402182 <__fputwc+0x2e>
  4021ea:	4648      	mov	r0, r9
  4021ec:	b002      	add	sp, #8
  4021ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4021f2:	bf00      	nop

004021f4 <_fputwc_r>:
  4021f4:	b530      	push	{r4, r5, lr}
  4021f6:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4021f8:	f013 0f01 	tst.w	r3, #1
  4021fc:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402200:	4614      	mov	r4, r2
  402202:	b083      	sub	sp, #12
  402204:	4605      	mov	r5, r0
  402206:	b29a      	uxth	r2, r3
  402208:	d101      	bne.n	40220e <_fputwc_r+0x1a>
  40220a:	0590      	lsls	r0, r2, #22
  40220c:	d51c      	bpl.n	402248 <_fputwc_r+0x54>
  40220e:	0490      	lsls	r0, r2, #18
  402210:	d406      	bmi.n	402220 <_fputwc_r+0x2c>
  402212:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402214:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402218:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40221c:	81a3      	strh	r3, [r4, #12]
  40221e:	6662      	str	r2, [r4, #100]	; 0x64
  402220:	4628      	mov	r0, r5
  402222:	4622      	mov	r2, r4
  402224:	f7ff ff96 	bl	402154 <__fputwc>
  402228:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40222a:	07da      	lsls	r2, r3, #31
  40222c:	4605      	mov	r5, r0
  40222e:	d402      	bmi.n	402236 <_fputwc_r+0x42>
  402230:	89a3      	ldrh	r3, [r4, #12]
  402232:	059b      	lsls	r3, r3, #22
  402234:	d502      	bpl.n	40223c <_fputwc_r+0x48>
  402236:	4628      	mov	r0, r5
  402238:	b003      	add	sp, #12
  40223a:	bd30      	pop	{r4, r5, pc}
  40223c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40223e:	f000 faf9 	bl	402834 <__retarget_lock_release_recursive>
  402242:	4628      	mov	r0, r5
  402244:	b003      	add	sp, #12
  402246:	bd30      	pop	{r4, r5, pc}
  402248:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40224a:	9101      	str	r1, [sp, #4]
  40224c:	f000 faf0 	bl	402830 <__retarget_lock_acquire_recursive>
  402250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402254:	9901      	ldr	r1, [sp, #4]
  402256:	b29a      	uxth	r2, r3
  402258:	e7d9      	b.n	40220e <_fputwc_r+0x1a>
  40225a:	bf00      	nop

0040225c <_malloc_trim_r>:
  40225c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40225e:	4f24      	ldr	r7, [pc, #144]	; (4022f0 <_malloc_trim_r+0x94>)
  402260:	460c      	mov	r4, r1
  402262:	4606      	mov	r6, r0
  402264:	f000 ff82 	bl	40316c <__malloc_lock>
  402268:	68bb      	ldr	r3, [r7, #8]
  40226a:	685d      	ldr	r5, [r3, #4]
  40226c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402270:	310f      	adds	r1, #15
  402272:	f025 0503 	bic.w	r5, r5, #3
  402276:	4429      	add	r1, r5
  402278:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40227c:	f021 010f 	bic.w	r1, r1, #15
  402280:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402284:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402288:	db07      	blt.n	40229a <_malloc_trim_r+0x3e>
  40228a:	2100      	movs	r1, #0
  40228c:	4630      	mov	r0, r6
  40228e:	f001 f91f 	bl	4034d0 <_sbrk_r>
  402292:	68bb      	ldr	r3, [r7, #8]
  402294:	442b      	add	r3, r5
  402296:	4298      	cmp	r0, r3
  402298:	d004      	beq.n	4022a4 <_malloc_trim_r+0x48>
  40229a:	4630      	mov	r0, r6
  40229c:	f000 ff6c 	bl	403178 <__malloc_unlock>
  4022a0:	2000      	movs	r0, #0
  4022a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022a4:	4261      	negs	r1, r4
  4022a6:	4630      	mov	r0, r6
  4022a8:	f001 f912 	bl	4034d0 <_sbrk_r>
  4022ac:	3001      	adds	r0, #1
  4022ae:	d00d      	beq.n	4022cc <_malloc_trim_r+0x70>
  4022b0:	4b10      	ldr	r3, [pc, #64]	; (4022f4 <_malloc_trim_r+0x98>)
  4022b2:	68ba      	ldr	r2, [r7, #8]
  4022b4:	6819      	ldr	r1, [r3, #0]
  4022b6:	1b2d      	subs	r5, r5, r4
  4022b8:	f045 0501 	orr.w	r5, r5, #1
  4022bc:	4630      	mov	r0, r6
  4022be:	1b09      	subs	r1, r1, r4
  4022c0:	6055      	str	r5, [r2, #4]
  4022c2:	6019      	str	r1, [r3, #0]
  4022c4:	f000 ff58 	bl	403178 <__malloc_unlock>
  4022c8:	2001      	movs	r0, #1
  4022ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022cc:	2100      	movs	r1, #0
  4022ce:	4630      	mov	r0, r6
  4022d0:	f001 f8fe 	bl	4034d0 <_sbrk_r>
  4022d4:	68ba      	ldr	r2, [r7, #8]
  4022d6:	1a83      	subs	r3, r0, r2
  4022d8:	2b0f      	cmp	r3, #15
  4022da:	ddde      	ble.n	40229a <_malloc_trim_r+0x3e>
  4022dc:	4c06      	ldr	r4, [pc, #24]	; (4022f8 <_malloc_trim_r+0x9c>)
  4022de:	4905      	ldr	r1, [pc, #20]	; (4022f4 <_malloc_trim_r+0x98>)
  4022e0:	6824      	ldr	r4, [r4, #0]
  4022e2:	f043 0301 	orr.w	r3, r3, #1
  4022e6:	1b00      	subs	r0, r0, r4
  4022e8:	6053      	str	r3, [r2, #4]
  4022ea:	6008      	str	r0, [r1, #0]
  4022ec:	e7d5      	b.n	40229a <_malloc_trim_r+0x3e>
  4022ee:	bf00      	nop
  4022f0:	204005a8 	.word	0x204005a8
  4022f4:	20400a4c 	.word	0x20400a4c
  4022f8:	204009b0 	.word	0x204009b0

004022fc <_free_r>:
  4022fc:	2900      	cmp	r1, #0
  4022fe:	d044      	beq.n	40238a <_free_r+0x8e>
  402300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402304:	460d      	mov	r5, r1
  402306:	4680      	mov	r8, r0
  402308:	f000 ff30 	bl	40316c <__malloc_lock>
  40230c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402310:	4969      	ldr	r1, [pc, #420]	; (4024b8 <_free_r+0x1bc>)
  402312:	f027 0301 	bic.w	r3, r7, #1
  402316:	f1a5 0408 	sub.w	r4, r5, #8
  40231a:	18e2      	adds	r2, r4, r3
  40231c:	688e      	ldr	r6, [r1, #8]
  40231e:	6850      	ldr	r0, [r2, #4]
  402320:	42b2      	cmp	r2, r6
  402322:	f020 0003 	bic.w	r0, r0, #3
  402326:	d05e      	beq.n	4023e6 <_free_r+0xea>
  402328:	07fe      	lsls	r6, r7, #31
  40232a:	6050      	str	r0, [r2, #4]
  40232c:	d40b      	bmi.n	402346 <_free_r+0x4a>
  40232e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402332:	1be4      	subs	r4, r4, r7
  402334:	f101 0e08 	add.w	lr, r1, #8
  402338:	68a5      	ldr	r5, [r4, #8]
  40233a:	4575      	cmp	r5, lr
  40233c:	443b      	add	r3, r7
  40233e:	d06d      	beq.n	40241c <_free_r+0x120>
  402340:	68e7      	ldr	r7, [r4, #12]
  402342:	60ef      	str	r7, [r5, #12]
  402344:	60bd      	str	r5, [r7, #8]
  402346:	1815      	adds	r5, r2, r0
  402348:	686d      	ldr	r5, [r5, #4]
  40234a:	07ed      	lsls	r5, r5, #31
  40234c:	d53e      	bpl.n	4023cc <_free_r+0xd0>
  40234e:	f043 0201 	orr.w	r2, r3, #1
  402352:	6062      	str	r2, [r4, #4]
  402354:	50e3      	str	r3, [r4, r3]
  402356:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40235a:	d217      	bcs.n	40238c <_free_r+0x90>
  40235c:	08db      	lsrs	r3, r3, #3
  40235e:	1c58      	adds	r0, r3, #1
  402360:	109a      	asrs	r2, r3, #2
  402362:	684d      	ldr	r5, [r1, #4]
  402364:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402368:	60a7      	str	r7, [r4, #8]
  40236a:	2301      	movs	r3, #1
  40236c:	4093      	lsls	r3, r2
  40236e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402372:	432b      	orrs	r3, r5
  402374:	3a08      	subs	r2, #8
  402376:	60e2      	str	r2, [r4, #12]
  402378:	604b      	str	r3, [r1, #4]
  40237a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40237e:	60fc      	str	r4, [r7, #12]
  402380:	4640      	mov	r0, r8
  402382:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402386:	f000 bef7 	b.w	403178 <__malloc_unlock>
  40238a:	4770      	bx	lr
  40238c:	0a5a      	lsrs	r2, r3, #9
  40238e:	2a04      	cmp	r2, #4
  402390:	d852      	bhi.n	402438 <_free_r+0x13c>
  402392:	099a      	lsrs	r2, r3, #6
  402394:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402398:	00ff      	lsls	r7, r7, #3
  40239a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40239e:	19c8      	adds	r0, r1, r7
  4023a0:	59ca      	ldr	r2, [r1, r7]
  4023a2:	3808      	subs	r0, #8
  4023a4:	4290      	cmp	r0, r2
  4023a6:	d04f      	beq.n	402448 <_free_r+0x14c>
  4023a8:	6851      	ldr	r1, [r2, #4]
  4023aa:	f021 0103 	bic.w	r1, r1, #3
  4023ae:	428b      	cmp	r3, r1
  4023b0:	d232      	bcs.n	402418 <_free_r+0x11c>
  4023b2:	6892      	ldr	r2, [r2, #8]
  4023b4:	4290      	cmp	r0, r2
  4023b6:	d1f7      	bne.n	4023a8 <_free_r+0xac>
  4023b8:	68c3      	ldr	r3, [r0, #12]
  4023ba:	60a0      	str	r0, [r4, #8]
  4023bc:	60e3      	str	r3, [r4, #12]
  4023be:	609c      	str	r4, [r3, #8]
  4023c0:	60c4      	str	r4, [r0, #12]
  4023c2:	4640      	mov	r0, r8
  4023c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4023c8:	f000 bed6 	b.w	403178 <__malloc_unlock>
  4023cc:	6895      	ldr	r5, [r2, #8]
  4023ce:	4f3b      	ldr	r7, [pc, #236]	; (4024bc <_free_r+0x1c0>)
  4023d0:	42bd      	cmp	r5, r7
  4023d2:	4403      	add	r3, r0
  4023d4:	d040      	beq.n	402458 <_free_r+0x15c>
  4023d6:	68d0      	ldr	r0, [r2, #12]
  4023d8:	60e8      	str	r0, [r5, #12]
  4023da:	f043 0201 	orr.w	r2, r3, #1
  4023de:	6085      	str	r5, [r0, #8]
  4023e0:	6062      	str	r2, [r4, #4]
  4023e2:	50e3      	str	r3, [r4, r3]
  4023e4:	e7b7      	b.n	402356 <_free_r+0x5a>
  4023e6:	07ff      	lsls	r7, r7, #31
  4023e8:	4403      	add	r3, r0
  4023ea:	d407      	bmi.n	4023fc <_free_r+0x100>
  4023ec:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4023f0:	1aa4      	subs	r4, r4, r2
  4023f2:	4413      	add	r3, r2
  4023f4:	68a0      	ldr	r0, [r4, #8]
  4023f6:	68e2      	ldr	r2, [r4, #12]
  4023f8:	60c2      	str	r2, [r0, #12]
  4023fa:	6090      	str	r0, [r2, #8]
  4023fc:	4a30      	ldr	r2, [pc, #192]	; (4024c0 <_free_r+0x1c4>)
  4023fe:	6812      	ldr	r2, [r2, #0]
  402400:	f043 0001 	orr.w	r0, r3, #1
  402404:	4293      	cmp	r3, r2
  402406:	6060      	str	r0, [r4, #4]
  402408:	608c      	str	r4, [r1, #8]
  40240a:	d3b9      	bcc.n	402380 <_free_r+0x84>
  40240c:	4b2d      	ldr	r3, [pc, #180]	; (4024c4 <_free_r+0x1c8>)
  40240e:	4640      	mov	r0, r8
  402410:	6819      	ldr	r1, [r3, #0]
  402412:	f7ff ff23 	bl	40225c <_malloc_trim_r>
  402416:	e7b3      	b.n	402380 <_free_r+0x84>
  402418:	4610      	mov	r0, r2
  40241a:	e7cd      	b.n	4023b8 <_free_r+0xbc>
  40241c:	1811      	adds	r1, r2, r0
  40241e:	6849      	ldr	r1, [r1, #4]
  402420:	07c9      	lsls	r1, r1, #31
  402422:	d444      	bmi.n	4024ae <_free_r+0x1b2>
  402424:	6891      	ldr	r1, [r2, #8]
  402426:	68d2      	ldr	r2, [r2, #12]
  402428:	60ca      	str	r2, [r1, #12]
  40242a:	4403      	add	r3, r0
  40242c:	f043 0001 	orr.w	r0, r3, #1
  402430:	6091      	str	r1, [r2, #8]
  402432:	6060      	str	r0, [r4, #4]
  402434:	50e3      	str	r3, [r4, r3]
  402436:	e7a3      	b.n	402380 <_free_r+0x84>
  402438:	2a14      	cmp	r2, #20
  40243a:	d816      	bhi.n	40246a <_free_r+0x16e>
  40243c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402440:	00ff      	lsls	r7, r7, #3
  402442:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402446:	e7aa      	b.n	40239e <_free_r+0xa2>
  402448:	10aa      	asrs	r2, r5, #2
  40244a:	2301      	movs	r3, #1
  40244c:	684d      	ldr	r5, [r1, #4]
  40244e:	4093      	lsls	r3, r2
  402450:	432b      	orrs	r3, r5
  402452:	604b      	str	r3, [r1, #4]
  402454:	4603      	mov	r3, r0
  402456:	e7b0      	b.n	4023ba <_free_r+0xbe>
  402458:	f043 0201 	orr.w	r2, r3, #1
  40245c:	614c      	str	r4, [r1, #20]
  40245e:	610c      	str	r4, [r1, #16]
  402460:	60e5      	str	r5, [r4, #12]
  402462:	60a5      	str	r5, [r4, #8]
  402464:	6062      	str	r2, [r4, #4]
  402466:	50e3      	str	r3, [r4, r3]
  402468:	e78a      	b.n	402380 <_free_r+0x84>
  40246a:	2a54      	cmp	r2, #84	; 0x54
  40246c:	d806      	bhi.n	40247c <_free_r+0x180>
  40246e:	0b1a      	lsrs	r2, r3, #12
  402470:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402474:	00ff      	lsls	r7, r7, #3
  402476:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40247a:	e790      	b.n	40239e <_free_r+0xa2>
  40247c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402480:	d806      	bhi.n	402490 <_free_r+0x194>
  402482:	0bda      	lsrs	r2, r3, #15
  402484:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402488:	00ff      	lsls	r7, r7, #3
  40248a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40248e:	e786      	b.n	40239e <_free_r+0xa2>
  402490:	f240 5054 	movw	r0, #1364	; 0x554
  402494:	4282      	cmp	r2, r0
  402496:	d806      	bhi.n	4024a6 <_free_r+0x1aa>
  402498:	0c9a      	lsrs	r2, r3, #18
  40249a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40249e:	00ff      	lsls	r7, r7, #3
  4024a0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4024a4:	e77b      	b.n	40239e <_free_r+0xa2>
  4024a6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4024aa:	257e      	movs	r5, #126	; 0x7e
  4024ac:	e777      	b.n	40239e <_free_r+0xa2>
  4024ae:	f043 0101 	orr.w	r1, r3, #1
  4024b2:	6061      	str	r1, [r4, #4]
  4024b4:	6013      	str	r3, [r2, #0]
  4024b6:	e763      	b.n	402380 <_free_r+0x84>
  4024b8:	204005a8 	.word	0x204005a8
  4024bc:	204005b0 	.word	0x204005b0
  4024c0:	204009b4 	.word	0x204009b4
  4024c4:	20400a7c 	.word	0x20400a7c

004024c8 <__sfvwrite_r>:
  4024c8:	6893      	ldr	r3, [r2, #8]
  4024ca:	2b00      	cmp	r3, #0
  4024cc:	d073      	beq.n	4025b6 <__sfvwrite_r+0xee>
  4024ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024d2:	898b      	ldrh	r3, [r1, #12]
  4024d4:	b083      	sub	sp, #12
  4024d6:	460c      	mov	r4, r1
  4024d8:	0719      	lsls	r1, r3, #28
  4024da:	9000      	str	r0, [sp, #0]
  4024dc:	4616      	mov	r6, r2
  4024de:	d526      	bpl.n	40252e <__sfvwrite_r+0x66>
  4024e0:	6922      	ldr	r2, [r4, #16]
  4024e2:	b322      	cbz	r2, 40252e <__sfvwrite_r+0x66>
  4024e4:	f013 0002 	ands.w	r0, r3, #2
  4024e8:	6835      	ldr	r5, [r6, #0]
  4024ea:	d02c      	beq.n	402546 <__sfvwrite_r+0x7e>
  4024ec:	f04f 0900 	mov.w	r9, #0
  4024f0:	4fb0      	ldr	r7, [pc, #704]	; (4027b4 <__sfvwrite_r+0x2ec>)
  4024f2:	46c8      	mov	r8, r9
  4024f4:	46b2      	mov	sl, r6
  4024f6:	45b8      	cmp	r8, r7
  4024f8:	4643      	mov	r3, r8
  4024fa:	464a      	mov	r2, r9
  4024fc:	bf28      	it	cs
  4024fe:	463b      	movcs	r3, r7
  402500:	9800      	ldr	r0, [sp, #0]
  402502:	f1b8 0f00 	cmp.w	r8, #0
  402506:	d050      	beq.n	4025aa <__sfvwrite_r+0xe2>
  402508:	69e1      	ldr	r1, [r4, #28]
  40250a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40250c:	47b0      	blx	r6
  40250e:	2800      	cmp	r0, #0
  402510:	dd58      	ble.n	4025c4 <__sfvwrite_r+0xfc>
  402512:	f8da 3008 	ldr.w	r3, [sl, #8]
  402516:	1a1b      	subs	r3, r3, r0
  402518:	4481      	add	r9, r0
  40251a:	eba8 0800 	sub.w	r8, r8, r0
  40251e:	f8ca 3008 	str.w	r3, [sl, #8]
  402522:	2b00      	cmp	r3, #0
  402524:	d1e7      	bne.n	4024f6 <__sfvwrite_r+0x2e>
  402526:	2000      	movs	r0, #0
  402528:	b003      	add	sp, #12
  40252a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40252e:	4621      	mov	r1, r4
  402530:	9800      	ldr	r0, [sp, #0]
  402532:	f7ff fc51 	bl	401dd8 <__swsetup_r>
  402536:	2800      	cmp	r0, #0
  402538:	f040 8133 	bne.w	4027a2 <__sfvwrite_r+0x2da>
  40253c:	89a3      	ldrh	r3, [r4, #12]
  40253e:	6835      	ldr	r5, [r6, #0]
  402540:	f013 0002 	ands.w	r0, r3, #2
  402544:	d1d2      	bne.n	4024ec <__sfvwrite_r+0x24>
  402546:	f013 0901 	ands.w	r9, r3, #1
  40254a:	d145      	bne.n	4025d8 <__sfvwrite_r+0x110>
  40254c:	464f      	mov	r7, r9
  40254e:	9601      	str	r6, [sp, #4]
  402550:	b337      	cbz	r7, 4025a0 <__sfvwrite_r+0xd8>
  402552:	059a      	lsls	r2, r3, #22
  402554:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402558:	f140 8083 	bpl.w	402662 <__sfvwrite_r+0x19a>
  40255c:	4547      	cmp	r7, r8
  40255e:	46c3      	mov	fp, r8
  402560:	f0c0 80ab 	bcc.w	4026ba <__sfvwrite_r+0x1f2>
  402564:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402568:	f040 80ac 	bne.w	4026c4 <__sfvwrite_r+0x1fc>
  40256c:	6820      	ldr	r0, [r4, #0]
  40256e:	46ba      	mov	sl, r7
  402570:	465a      	mov	r2, fp
  402572:	4649      	mov	r1, r9
  402574:	f000 fd96 	bl	4030a4 <memmove>
  402578:	68a2      	ldr	r2, [r4, #8]
  40257a:	6823      	ldr	r3, [r4, #0]
  40257c:	eba2 0208 	sub.w	r2, r2, r8
  402580:	445b      	add	r3, fp
  402582:	60a2      	str	r2, [r4, #8]
  402584:	6023      	str	r3, [r4, #0]
  402586:	9a01      	ldr	r2, [sp, #4]
  402588:	6893      	ldr	r3, [r2, #8]
  40258a:	eba3 030a 	sub.w	r3, r3, sl
  40258e:	44d1      	add	r9, sl
  402590:	eba7 070a 	sub.w	r7, r7, sl
  402594:	6093      	str	r3, [r2, #8]
  402596:	2b00      	cmp	r3, #0
  402598:	d0c5      	beq.n	402526 <__sfvwrite_r+0x5e>
  40259a:	89a3      	ldrh	r3, [r4, #12]
  40259c:	2f00      	cmp	r7, #0
  40259e:	d1d8      	bne.n	402552 <__sfvwrite_r+0x8a>
  4025a0:	f8d5 9000 	ldr.w	r9, [r5]
  4025a4:	686f      	ldr	r7, [r5, #4]
  4025a6:	3508      	adds	r5, #8
  4025a8:	e7d2      	b.n	402550 <__sfvwrite_r+0x88>
  4025aa:	f8d5 9000 	ldr.w	r9, [r5]
  4025ae:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4025b2:	3508      	adds	r5, #8
  4025b4:	e79f      	b.n	4024f6 <__sfvwrite_r+0x2e>
  4025b6:	2000      	movs	r0, #0
  4025b8:	4770      	bx	lr
  4025ba:	4621      	mov	r1, r4
  4025bc:	9800      	ldr	r0, [sp, #0]
  4025be:	f7ff fd1f 	bl	402000 <_fflush_r>
  4025c2:	b370      	cbz	r0, 402622 <__sfvwrite_r+0x15a>
  4025c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4025c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025cc:	f04f 30ff 	mov.w	r0, #4294967295
  4025d0:	81a3      	strh	r3, [r4, #12]
  4025d2:	b003      	add	sp, #12
  4025d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025d8:	4681      	mov	r9, r0
  4025da:	4633      	mov	r3, r6
  4025dc:	464e      	mov	r6, r9
  4025de:	46a8      	mov	r8, r5
  4025e0:	469a      	mov	sl, r3
  4025e2:	464d      	mov	r5, r9
  4025e4:	b34e      	cbz	r6, 40263a <__sfvwrite_r+0x172>
  4025e6:	b380      	cbz	r0, 40264a <__sfvwrite_r+0x182>
  4025e8:	6820      	ldr	r0, [r4, #0]
  4025ea:	6923      	ldr	r3, [r4, #16]
  4025ec:	6962      	ldr	r2, [r4, #20]
  4025ee:	45b1      	cmp	r9, r6
  4025f0:	46cb      	mov	fp, r9
  4025f2:	bf28      	it	cs
  4025f4:	46b3      	movcs	fp, r6
  4025f6:	4298      	cmp	r0, r3
  4025f8:	465f      	mov	r7, fp
  4025fa:	d904      	bls.n	402606 <__sfvwrite_r+0x13e>
  4025fc:	68a3      	ldr	r3, [r4, #8]
  4025fe:	4413      	add	r3, r2
  402600:	459b      	cmp	fp, r3
  402602:	f300 80a6 	bgt.w	402752 <__sfvwrite_r+0x28a>
  402606:	4593      	cmp	fp, r2
  402608:	db4b      	blt.n	4026a2 <__sfvwrite_r+0x1da>
  40260a:	4613      	mov	r3, r2
  40260c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40260e:	69e1      	ldr	r1, [r4, #28]
  402610:	9800      	ldr	r0, [sp, #0]
  402612:	462a      	mov	r2, r5
  402614:	47b8      	blx	r7
  402616:	1e07      	subs	r7, r0, #0
  402618:	ddd4      	ble.n	4025c4 <__sfvwrite_r+0xfc>
  40261a:	ebb9 0907 	subs.w	r9, r9, r7
  40261e:	d0cc      	beq.n	4025ba <__sfvwrite_r+0xf2>
  402620:	2001      	movs	r0, #1
  402622:	f8da 3008 	ldr.w	r3, [sl, #8]
  402626:	1bdb      	subs	r3, r3, r7
  402628:	443d      	add	r5, r7
  40262a:	1bf6      	subs	r6, r6, r7
  40262c:	f8ca 3008 	str.w	r3, [sl, #8]
  402630:	2b00      	cmp	r3, #0
  402632:	f43f af78 	beq.w	402526 <__sfvwrite_r+0x5e>
  402636:	2e00      	cmp	r6, #0
  402638:	d1d5      	bne.n	4025e6 <__sfvwrite_r+0x11e>
  40263a:	f108 0308 	add.w	r3, r8, #8
  40263e:	e913 0060 	ldmdb	r3, {r5, r6}
  402642:	4698      	mov	r8, r3
  402644:	3308      	adds	r3, #8
  402646:	2e00      	cmp	r6, #0
  402648:	d0f9      	beq.n	40263e <__sfvwrite_r+0x176>
  40264a:	4632      	mov	r2, r6
  40264c:	210a      	movs	r1, #10
  40264e:	4628      	mov	r0, r5
  402650:	f000 fc3e 	bl	402ed0 <memchr>
  402654:	2800      	cmp	r0, #0
  402656:	f000 80a1 	beq.w	40279c <__sfvwrite_r+0x2d4>
  40265a:	3001      	adds	r0, #1
  40265c:	eba0 0905 	sub.w	r9, r0, r5
  402660:	e7c2      	b.n	4025e8 <__sfvwrite_r+0x120>
  402662:	6820      	ldr	r0, [r4, #0]
  402664:	6923      	ldr	r3, [r4, #16]
  402666:	4298      	cmp	r0, r3
  402668:	d802      	bhi.n	402670 <__sfvwrite_r+0x1a8>
  40266a:	6963      	ldr	r3, [r4, #20]
  40266c:	429f      	cmp	r7, r3
  40266e:	d25d      	bcs.n	40272c <__sfvwrite_r+0x264>
  402670:	45b8      	cmp	r8, r7
  402672:	bf28      	it	cs
  402674:	46b8      	movcs	r8, r7
  402676:	4642      	mov	r2, r8
  402678:	4649      	mov	r1, r9
  40267a:	f000 fd13 	bl	4030a4 <memmove>
  40267e:	68a3      	ldr	r3, [r4, #8]
  402680:	6822      	ldr	r2, [r4, #0]
  402682:	eba3 0308 	sub.w	r3, r3, r8
  402686:	4442      	add	r2, r8
  402688:	60a3      	str	r3, [r4, #8]
  40268a:	6022      	str	r2, [r4, #0]
  40268c:	b10b      	cbz	r3, 402692 <__sfvwrite_r+0x1ca>
  40268e:	46c2      	mov	sl, r8
  402690:	e779      	b.n	402586 <__sfvwrite_r+0xbe>
  402692:	4621      	mov	r1, r4
  402694:	9800      	ldr	r0, [sp, #0]
  402696:	f7ff fcb3 	bl	402000 <_fflush_r>
  40269a:	2800      	cmp	r0, #0
  40269c:	d192      	bne.n	4025c4 <__sfvwrite_r+0xfc>
  40269e:	46c2      	mov	sl, r8
  4026a0:	e771      	b.n	402586 <__sfvwrite_r+0xbe>
  4026a2:	465a      	mov	r2, fp
  4026a4:	4629      	mov	r1, r5
  4026a6:	f000 fcfd 	bl	4030a4 <memmove>
  4026aa:	68a2      	ldr	r2, [r4, #8]
  4026ac:	6823      	ldr	r3, [r4, #0]
  4026ae:	eba2 020b 	sub.w	r2, r2, fp
  4026b2:	445b      	add	r3, fp
  4026b4:	60a2      	str	r2, [r4, #8]
  4026b6:	6023      	str	r3, [r4, #0]
  4026b8:	e7af      	b.n	40261a <__sfvwrite_r+0x152>
  4026ba:	6820      	ldr	r0, [r4, #0]
  4026bc:	46b8      	mov	r8, r7
  4026be:	46ba      	mov	sl, r7
  4026c0:	46bb      	mov	fp, r7
  4026c2:	e755      	b.n	402570 <__sfvwrite_r+0xa8>
  4026c4:	6962      	ldr	r2, [r4, #20]
  4026c6:	6820      	ldr	r0, [r4, #0]
  4026c8:	6921      	ldr	r1, [r4, #16]
  4026ca:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4026ce:	eba0 0a01 	sub.w	sl, r0, r1
  4026d2:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4026d6:	f10a 0001 	add.w	r0, sl, #1
  4026da:	ea4f 0868 	mov.w	r8, r8, asr #1
  4026de:	4438      	add	r0, r7
  4026e0:	4540      	cmp	r0, r8
  4026e2:	4642      	mov	r2, r8
  4026e4:	bf84      	itt	hi
  4026e6:	4680      	movhi	r8, r0
  4026e8:	4642      	movhi	r2, r8
  4026ea:	055b      	lsls	r3, r3, #21
  4026ec:	d544      	bpl.n	402778 <__sfvwrite_r+0x2b0>
  4026ee:	4611      	mov	r1, r2
  4026f0:	9800      	ldr	r0, [sp, #0]
  4026f2:	f000 f921 	bl	402938 <_malloc_r>
  4026f6:	4683      	mov	fp, r0
  4026f8:	2800      	cmp	r0, #0
  4026fa:	d055      	beq.n	4027a8 <__sfvwrite_r+0x2e0>
  4026fc:	4652      	mov	r2, sl
  4026fe:	6921      	ldr	r1, [r4, #16]
  402700:	f000 fc36 	bl	402f70 <memcpy>
  402704:	89a3      	ldrh	r3, [r4, #12]
  402706:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40270a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40270e:	81a3      	strh	r3, [r4, #12]
  402710:	eb0b 000a 	add.w	r0, fp, sl
  402714:	eba8 030a 	sub.w	r3, r8, sl
  402718:	f8c4 b010 	str.w	fp, [r4, #16]
  40271c:	f8c4 8014 	str.w	r8, [r4, #20]
  402720:	6020      	str	r0, [r4, #0]
  402722:	60a3      	str	r3, [r4, #8]
  402724:	46b8      	mov	r8, r7
  402726:	46ba      	mov	sl, r7
  402728:	46bb      	mov	fp, r7
  40272a:	e721      	b.n	402570 <__sfvwrite_r+0xa8>
  40272c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402730:	42b9      	cmp	r1, r7
  402732:	bf28      	it	cs
  402734:	4639      	movcs	r1, r7
  402736:	464a      	mov	r2, r9
  402738:	fb91 f1f3 	sdiv	r1, r1, r3
  40273c:	9800      	ldr	r0, [sp, #0]
  40273e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402740:	fb03 f301 	mul.w	r3, r3, r1
  402744:	69e1      	ldr	r1, [r4, #28]
  402746:	47b0      	blx	r6
  402748:	f1b0 0a00 	subs.w	sl, r0, #0
  40274c:	f73f af1b 	bgt.w	402586 <__sfvwrite_r+0xbe>
  402750:	e738      	b.n	4025c4 <__sfvwrite_r+0xfc>
  402752:	461a      	mov	r2, r3
  402754:	4629      	mov	r1, r5
  402756:	9301      	str	r3, [sp, #4]
  402758:	f000 fca4 	bl	4030a4 <memmove>
  40275c:	6822      	ldr	r2, [r4, #0]
  40275e:	9b01      	ldr	r3, [sp, #4]
  402760:	9800      	ldr	r0, [sp, #0]
  402762:	441a      	add	r2, r3
  402764:	6022      	str	r2, [r4, #0]
  402766:	4621      	mov	r1, r4
  402768:	f7ff fc4a 	bl	402000 <_fflush_r>
  40276c:	9b01      	ldr	r3, [sp, #4]
  40276e:	2800      	cmp	r0, #0
  402770:	f47f af28 	bne.w	4025c4 <__sfvwrite_r+0xfc>
  402774:	461f      	mov	r7, r3
  402776:	e750      	b.n	40261a <__sfvwrite_r+0x152>
  402778:	9800      	ldr	r0, [sp, #0]
  40277a:	f000 fd03 	bl	403184 <_realloc_r>
  40277e:	4683      	mov	fp, r0
  402780:	2800      	cmp	r0, #0
  402782:	d1c5      	bne.n	402710 <__sfvwrite_r+0x248>
  402784:	9d00      	ldr	r5, [sp, #0]
  402786:	6921      	ldr	r1, [r4, #16]
  402788:	4628      	mov	r0, r5
  40278a:	f7ff fdb7 	bl	4022fc <_free_r>
  40278e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402792:	220c      	movs	r2, #12
  402794:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402798:	602a      	str	r2, [r5, #0]
  40279a:	e715      	b.n	4025c8 <__sfvwrite_r+0x100>
  40279c:	f106 0901 	add.w	r9, r6, #1
  4027a0:	e722      	b.n	4025e8 <__sfvwrite_r+0x120>
  4027a2:	f04f 30ff 	mov.w	r0, #4294967295
  4027a6:	e6bf      	b.n	402528 <__sfvwrite_r+0x60>
  4027a8:	9a00      	ldr	r2, [sp, #0]
  4027aa:	230c      	movs	r3, #12
  4027ac:	6013      	str	r3, [r2, #0]
  4027ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027b2:	e709      	b.n	4025c8 <__sfvwrite_r+0x100>
  4027b4:	7ffffc00 	.word	0x7ffffc00

004027b8 <_fwalk_reent>:
  4027b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4027bc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4027c0:	d01f      	beq.n	402802 <_fwalk_reent+0x4a>
  4027c2:	4688      	mov	r8, r1
  4027c4:	4606      	mov	r6, r0
  4027c6:	f04f 0900 	mov.w	r9, #0
  4027ca:	687d      	ldr	r5, [r7, #4]
  4027cc:	68bc      	ldr	r4, [r7, #8]
  4027ce:	3d01      	subs	r5, #1
  4027d0:	d411      	bmi.n	4027f6 <_fwalk_reent+0x3e>
  4027d2:	89a3      	ldrh	r3, [r4, #12]
  4027d4:	2b01      	cmp	r3, #1
  4027d6:	f105 35ff 	add.w	r5, r5, #4294967295
  4027da:	d908      	bls.n	4027ee <_fwalk_reent+0x36>
  4027dc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4027e0:	3301      	adds	r3, #1
  4027e2:	4621      	mov	r1, r4
  4027e4:	4630      	mov	r0, r6
  4027e6:	d002      	beq.n	4027ee <_fwalk_reent+0x36>
  4027e8:	47c0      	blx	r8
  4027ea:	ea49 0900 	orr.w	r9, r9, r0
  4027ee:	1c6b      	adds	r3, r5, #1
  4027f0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4027f4:	d1ed      	bne.n	4027d2 <_fwalk_reent+0x1a>
  4027f6:	683f      	ldr	r7, [r7, #0]
  4027f8:	2f00      	cmp	r7, #0
  4027fa:	d1e6      	bne.n	4027ca <_fwalk_reent+0x12>
  4027fc:	4648      	mov	r0, r9
  4027fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402802:	46b9      	mov	r9, r7
  402804:	4648      	mov	r0, r9
  402806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40280a:	bf00      	nop

0040280c <__locale_mb_cur_max>:
  40280c:	4b04      	ldr	r3, [pc, #16]	; (402820 <__locale_mb_cur_max+0x14>)
  40280e:	4a05      	ldr	r2, [pc, #20]	; (402824 <__locale_mb_cur_max+0x18>)
  402810:	681b      	ldr	r3, [r3, #0]
  402812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402814:	2b00      	cmp	r3, #0
  402816:	bf08      	it	eq
  402818:	4613      	moveq	r3, r2
  40281a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40281e:	4770      	bx	lr
  402820:	20400008 	.word	0x20400008
  402824:	2040043c 	.word	0x2040043c

00402828 <__retarget_lock_init_recursive>:
  402828:	4770      	bx	lr
  40282a:	bf00      	nop

0040282c <__retarget_lock_close_recursive>:
  40282c:	4770      	bx	lr
  40282e:	bf00      	nop

00402830 <__retarget_lock_acquire_recursive>:
  402830:	4770      	bx	lr
  402832:	bf00      	nop

00402834 <__retarget_lock_release_recursive>:
  402834:	4770      	bx	lr
  402836:	bf00      	nop

00402838 <__swhatbuf_r>:
  402838:	b570      	push	{r4, r5, r6, lr}
  40283a:	460c      	mov	r4, r1
  40283c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402840:	2900      	cmp	r1, #0
  402842:	b090      	sub	sp, #64	; 0x40
  402844:	4615      	mov	r5, r2
  402846:	461e      	mov	r6, r3
  402848:	db14      	blt.n	402874 <__swhatbuf_r+0x3c>
  40284a:	aa01      	add	r2, sp, #4
  40284c:	f001 f882 	bl	403954 <_fstat_r>
  402850:	2800      	cmp	r0, #0
  402852:	db0f      	blt.n	402874 <__swhatbuf_r+0x3c>
  402854:	9a02      	ldr	r2, [sp, #8]
  402856:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40285a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40285e:	fab2 f282 	clz	r2, r2
  402862:	0952      	lsrs	r2, r2, #5
  402864:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402868:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40286c:	6032      	str	r2, [r6, #0]
  40286e:	602b      	str	r3, [r5, #0]
  402870:	b010      	add	sp, #64	; 0x40
  402872:	bd70      	pop	{r4, r5, r6, pc}
  402874:	89a2      	ldrh	r2, [r4, #12]
  402876:	2300      	movs	r3, #0
  402878:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40287c:	6033      	str	r3, [r6, #0]
  40287e:	d004      	beq.n	40288a <__swhatbuf_r+0x52>
  402880:	2240      	movs	r2, #64	; 0x40
  402882:	4618      	mov	r0, r3
  402884:	602a      	str	r2, [r5, #0]
  402886:	b010      	add	sp, #64	; 0x40
  402888:	bd70      	pop	{r4, r5, r6, pc}
  40288a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40288e:	602b      	str	r3, [r5, #0]
  402890:	b010      	add	sp, #64	; 0x40
  402892:	bd70      	pop	{r4, r5, r6, pc}

00402894 <__smakebuf_r>:
  402894:	898a      	ldrh	r2, [r1, #12]
  402896:	0792      	lsls	r2, r2, #30
  402898:	460b      	mov	r3, r1
  40289a:	d506      	bpl.n	4028aa <__smakebuf_r+0x16>
  40289c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4028a0:	2101      	movs	r1, #1
  4028a2:	601a      	str	r2, [r3, #0]
  4028a4:	611a      	str	r2, [r3, #16]
  4028a6:	6159      	str	r1, [r3, #20]
  4028a8:	4770      	bx	lr
  4028aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  4028ac:	b083      	sub	sp, #12
  4028ae:	ab01      	add	r3, sp, #4
  4028b0:	466a      	mov	r2, sp
  4028b2:	460c      	mov	r4, r1
  4028b4:	4606      	mov	r6, r0
  4028b6:	f7ff ffbf 	bl	402838 <__swhatbuf_r>
  4028ba:	9900      	ldr	r1, [sp, #0]
  4028bc:	4605      	mov	r5, r0
  4028be:	4630      	mov	r0, r6
  4028c0:	f000 f83a 	bl	402938 <_malloc_r>
  4028c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4028c8:	b1d8      	cbz	r0, 402902 <__smakebuf_r+0x6e>
  4028ca:	9a01      	ldr	r2, [sp, #4]
  4028cc:	4f15      	ldr	r7, [pc, #84]	; (402924 <__smakebuf_r+0x90>)
  4028ce:	9900      	ldr	r1, [sp, #0]
  4028d0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4028d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4028d6:	81a3      	strh	r3, [r4, #12]
  4028d8:	6020      	str	r0, [r4, #0]
  4028da:	6120      	str	r0, [r4, #16]
  4028dc:	6161      	str	r1, [r4, #20]
  4028de:	b91a      	cbnz	r2, 4028e8 <__smakebuf_r+0x54>
  4028e0:	432b      	orrs	r3, r5
  4028e2:	81a3      	strh	r3, [r4, #12]
  4028e4:	b003      	add	sp, #12
  4028e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4028e8:	4630      	mov	r0, r6
  4028ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4028ee:	f001 f845 	bl	40397c <_isatty_r>
  4028f2:	b1a0      	cbz	r0, 40291e <__smakebuf_r+0x8a>
  4028f4:	89a3      	ldrh	r3, [r4, #12]
  4028f6:	f023 0303 	bic.w	r3, r3, #3
  4028fa:	f043 0301 	orr.w	r3, r3, #1
  4028fe:	b21b      	sxth	r3, r3
  402900:	e7ee      	b.n	4028e0 <__smakebuf_r+0x4c>
  402902:	059a      	lsls	r2, r3, #22
  402904:	d4ee      	bmi.n	4028e4 <__smakebuf_r+0x50>
  402906:	f023 0303 	bic.w	r3, r3, #3
  40290a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40290e:	f043 0302 	orr.w	r3, r3, #2
  402912:	2101      	movs	r1, #1
  402914:	81a3      	strh	r3, [r4, #12]
  402916:	6022      	str	r2, [r4, #0]
  402918:	6122      	str	r2, [r4, #16]
  40291a:	6161      	str	r1, [r4, #20]
  40291c:	e7e2      	b.n	4028e4 <__smakebuf_r+0x50>
  40291e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402922:	e7dd      	b.n	4028e0 <__smakebuf_r+0x4c>
  402924:	00402055 	.word	0x00402055

00402928 <malloc>:
  402928:	4b02      	ldr	r3, [pc, #8]	; (402934 <malloc+0xc>)
  40292a:	4601      	mov	r1, r0
  40292c:	6818      	ldr	r0, [r3, #0]
  40292e:	f000 b803 	b.w	402938 <_malloc_r>
  402932:	bf00      	nop
  402934:	20400008 	.word	0x20400008

00402938 <_malloc_r>:
  402938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40293c:	f101 060b 	add.w	r6, r1, #11
  402940:	2e16      	cmp	r6, #22
  402942:	b083      	sub	sp, #12
  402944:	4605      	mov	r5, r0
  402946:	f240 809e 	bls.w	402a86 <_malloc_r+0x14e>
  40294a:	f036 0607 	bics.w	r6, r6, #7
  40294e:	f100 80bd 	bmi.w	402acc <_malloc_r+0x194>
  402952:	42b1      	cmp	r1, r6
  402954:	f200 80ba 	bhi.w	402acc <_malloc_r+0x194>
  402958:	f000 fc08 	bl	40316c <__malloc_lock>
  40295c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402960:	f0c0 8293 	bcc.w	402e8a <_malloc_r+0x552>
  402964:	0a73      	lsrs	r3, r6, #9
  402966:	f000 80b8 	beq.w	402ada <_malloc_r+0x1a2>
  40296a:	2b04      	cmp	r3, #4
  40296c:	f200 8179 	bhi.w	402c62 <_malloc_r+0x32a>
  402970:	09b3      	lsrs	r3, r6, #6
  402972:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402976:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40297a:	00c3      	lsls	r3, r0, #3
  40297c:	4fbf      	ldr	r7, [pc, #764]	; (402c7c <_malloc_r+0x344>)
  40297e:	443b      	add	r3, r7
  402980:	f1a3 0108 	sub.w	r1, r3, #8
  402984:	685c      	ldr	r4, [r3, #4]
  402986:	42a1      	cmp	r1, r4
  402988:	d106      	bne.n	402998 <_malloc_r+0x60>
  40298a:	e00c      	b.n	4029a6 <_malloc_r+0x6e>
  40298c:	2a00      	cmp	r2, #0
  40298e:	f280 80aa 	bge.w	402ae6 <_malloc_r+0x1ae>
  402992:	68e4      	ldr	r4, [r4, #12]
  402994:	42a1      	cmp	r1, r4
  402996:	d006      	beq.n	4029a6 <_malloc_r+0x6e>
  402998:	6863      	ldr	r3, [r4, #4]
  40299a:	f023 0303 	bic.w	r3, r3, #3
  40299e:	1b9a      	subs	r2, r3, r6
  4029a0:	2a0f      	cmp	r2, #15
  4029a2:	ddf3      	ble.n	40298c <_malloc_r+0x54>
  4029a4:	4670      	mov	r0, lr
  4029a6:	693c      	ldr	r4, [r7, #16]
  4029a8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 402c90 <_malloc_r+0x358>
  4029ac:	4574      	cmp	r4, lr
  4029ae:	f000 81ab 	beq.w	402d08 <_malloc_r+0x3d0>
  4029b2:	6863      	ldr	r3, [r4, #4]
  4029b4:	f023 0303 	bic.w	r3, r3, #3
  4029b8:	1b9a      	subs	r2, r3, r6
  4029ba:	2a0f      	cmp	r2, #15
  4029bc:	f300 8190 	bgt.w	402ce0 <_malloc_r+0x3a8>
  4029c0:	2a00      	cmp	r2, #0
  4029c2:	f8c7 e014 	str.w	lr, [r7, #20]
  4029c6:	f8c7 e010 	str.w	lr, [r7, #16]
  4029ca:	f280 809d 	bge.w	402b08 <_malloc_r+0x1d0>
  4029ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4029d2:	f080 8161 	bcs.w	402c98 <_malloc_r+0x360>
  4029d6:	08db      	lsrs	r3, r3, #3
  4029d8:	f103 0c01 	add.w	ip, r3, #1
  4029dc:	1099      	asrs	r1, r3, #2
  4029de:	687a      	ldr	r2, [r7, #4]
  4029e0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4029e4:	f8c4 8008 	str.w	r8, [r4, #8]
  4029e8:	2301      	movs	r3, #1
  4029ea:	408b      	lsls	r3, r1
  4029ec:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4029f0:	4313      	orrs	r3, r2
  4029f2:	3908      	subs	r1, #8
  4029f4:	60e1      	str	r1, [r4, #12]
  4029f6:	607b      	str	r3, [r7, #4]
  4029f8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4029fc:	f8c8 400c 	str.w	r4, [r8, #12]
  402a00:	1082      	asrs	r2, r0, #2
  402a02:	2401      	movs	r4, #1
  402a04:	4094      	lsls	r4, r2
  402a06:	429c      	cmp	r4, r3
  402a08:	f200 808b 	bhi.w	402b22 <_malloc_r+0x1ea>
  402a0c:	421c      	tst	r4, r3
  402a0e:	d106      	bne.n	402a1e <_malloc_r+0xe6>
  402a10:	f020 0003 	bic.w	r0, r0, #3
  402a14:	0064      	lsls	r4, r4, #1
  402a16:	421c      	tst	r4, r3
  402a18:	f100 0004 	add.w	r0, r0, #4
  402a1c:	d0fa      	beq.n	402a14 <_malloc_r+0xdc>
  402a1e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402a22:	46cc      	mov	ip, r9
  402a24:	4680      	mov	r8, r0
  402a26:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402a2a:	459c      	cmp	ip, r3
  402a2c:	d107      	bne.n	402a3e <_malloc_r+0x106>
  402a2e:	e16d      	b.n	402d0c <_malloc_r+0x3d4>
  402a30:	2a00      	cmp	r2, #0
  402a32:	f280 817b 	bge.w	402d2c <_malloc_r+0x3f4>
  402a36:	68db      	ldr	r3, [r3, #12]
  402a38:	459c      	cmp	ip, r3
  402a3a:	f000 8167 	beq.w	402d0c <_malloc_r+0x3d4>
  402a3e:	6859      	ldr	r1, [r3, #4]
  402a40:	f021 0103 	bic.w	r1, r1, #3
  402a44:	1b8a      	subs	r2, r1, r6
  402a46:	2a0f      	cmp	r2, #15
  402a48:	ddf2      	ble.n	402a30 <_malloc_r+0xf8>
  402a4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402a4e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402a52:	9300      	str	r3, [sp, #0]
  402a54:	199c      	adds	r4, r3, r6
  402a56:	4628      	mov	r0, r5
  402a58:	f046 0601 	orr.w	r6, r6, #1
  402a5c:	f042 0501 	orr.w	r5, r2, #1
  402a60:	605e      	str	r6, [r3, #4]
  402a62:	f8c8 c00c 	str.w	ip, [r8, #12]
  402a66:	f8cc 8008 	str.w	r8, [ip, #8]
  402a6a:	617c      	str	r4, [r7, #20]
  402a6c:	613c      	str	r4, [r7, #16]
  402a6e:	f8c4 e00c 	str.w	lr, [r4, #12]
  402a72:	f8c4 e008 	str.w	lr, [r4, #8]
  402a76:	6065      	str	r5, [r4, #4]
  402a78:	505a      	str	r2, [r3, r1]
  402a7a:	f000 fb7d 	bl	403178 <__malloc_unlock>
  402a7e:	9b00      	ldr	r3, [sp, #0]
  402a80:	f103 0408 	add.w	r4, r3, #8
  402a84:	e01e      	b.n	402ac4 <_malloc_r+0x18c>
  402a86:	2910      	cmp	r1, #16
  402a88:	d820      	bhi.n	402acc <_malloc_r+0x194>
  402a8a:	f000 fb6f 	bl	40316c <__malloc_lock>
  402a8e:	2610      	movs	r6, #16
  402a90:	2318      	movs	r3, #24
  402a92:	2002      	movs	r0, #2
  402a94:	4f79      	ldr	r7, [pc, #484]	; (402c7c <_malloc_r+0x344>)
  402a96:	443b      	add	r3, r7
  402a98:	f1a3 0208 	sub.w	r2, r3, #8
  402a9c:	685c      	ldr	r4, [r3, #4]
  402a9e:	4294      	cmp	r4, r2
  402aa0:	f000 813d 	beq.w	402d1e <_malloc_r+0x3e6>
  402aa4:	6863      	ldr	r3, [r4, #4]
  402aa6:	68e1      	ldr	r1, [r4, #12]
  402aa8:	68a6      	ldr	r6, [r4, #8]
  402aaa:	f023 0303 	bic.w	r3, r3, #3
  402aae:	4423      	add	r3, r4
  402ab0:	4628      	mov	r0, r5
  402ab2:	685a      	ldr	r2, [r3, #4]
  402ab4:	60f1      	str	r1, [r6, #12]
  402ab6:	f042 0201 	orr.w	r2, r2, #1
  402aba:	608e      	str	r6, [r1, #8]
  402abc:	605a      	str	r2, [r3, #4]
  402abe:	f000 fb5b 	bl	403178 <__malloc_unlock>
  402ac2:	3408      	adds	r4, #8
  402ac4:	4620      	mov	r0, r4
  402ac6:	b003      	add	sp, #12
  402ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402acc:	2400      	movs	r4, #0
  402ace:	230c      	movs	r3, #12
  402ad0:	4620      	mov	r0, r4
  402ad2:	602b      	str	r3, [r5, #0]
  402ad4:	b003      	add	sp, #12
  402ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ada:	2040      	movs	r0, #64	; 0x40
  402adc:	f44f 7300 	mov.w	r3, #512	; 0x200
  402ae0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  402ae4:	e74a      	b.n	40297c <_malloc_r+0x44>
  402ae6:	4423      	add	r3, r4
  402ae8:	68e1      	ldr	r1, [r4, #12]
  402aea:	685a      	ldr	r2, [r3, #4]
  402aec:	68a6      	ldr	r6, [r4, #8]
  402aee:	f042 0201 	orr.w	r2, r2, #1
  402af2:	60f1      	str	r1, [r6, #12]
  402af4:	4628      	mov	r0, r5
  402af6:	608e      	str	r6, [r1, #8]
  402af8:	605a      	str	r2, [r3, #4]
  402afa:	f000 fb3d 	bl	403178 <__malloc_unlock>
  402afe:	3408      	adds	r4, #8
  402b00:	4620      	mov	r0, r4
  402b02:	b003      	add	sp, #12
  402b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b08:	4423      	add	r3, r4
  402b0a:	4628      	mov	r0, r5
  402b0c:	685a      	ldr	r2, [r3, #4]
  402b0e:	f042 0201 	orr.w	r2, r2, #1
  402b12:	605a      	str	r2, [r3, #4]
  402b14:	f000 fb30 	bl	403178 <__malloc_unlock>
  402b18:	3408      	adds	r4, #8
  402b1a:	4620      	mov	r0, r4
  402b1c:	b003      	add	sp, #12
  402b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b22:	68bc      	ldr	r4, [r7, #8]
  402b24:	6863      	ldr	r3, [r4, #4]
  402b26:	f023 0803 	bic.w	r8, r3, #3
  402b2a:	45b0      	cmp	r8, r6
  402b2c:	d304      	bcc.n	402b38 <_malloc_r+0x200>
  402b2e:	eba8 0306 	sub.w	r3, r8, r6
  402b32:	2b0f      	cmp	r3, #15
  402b34:	f300 8085 	bgt.w	402c42 <_malloc_r+0x30a>
  402b38:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402c94 <_malloc_r+0x35c>
  402b3c:	4b50      	ldr	r3, [pc, #320]	; (402c80 <_malloc_r+0x348>)
  402b3e:	f8d9 2000 	ldr.w	r2, [r9]
  402b42:	681b      	ldr	r3, [r3, #0]
  402b44:	3201      	adds	r2, #1
  402b46:	4433      	add	r3, r6
  402b48:	eb04 0a08 	add.w	sl, r4, r8
  402b4c:	f000 8155 	beq.w	402dfa <_malloc_r+0x4c2>
  402b50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402b54:	330f      	adds	r3, #15
  402b56:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402b5a:	f02b 0b0f 	bic.w	fp, fp, #15
  402b5e:	4659      	mov	r1, fp
  402b60:	4628      	mov	r0, r5
  402b62:	f000 fcb5 	bl	4034d0 <_sbrk_r>
  402b66:	1c41      	adds	r1, r0, #1
  402b68:	4602      	mov	r2, r0
  402b6a:	f000 80fc 	beq.w	402d66 <_malloc_r+0x42e>
  402b6e:	4582      	cmp	sl, r0
  402b70:	f200 80f7 	bhi.w	402d62 <_malloc_r+0x42a>
  402b74:	4b43      	ldr	r3, [pc, #268]	; (402c84 <_malloc_r+0x34c>)
  402b76:	6819      	ldr	r1, [r3, #0]
  402b78:	4459      	add	r1, fp
  402b7a:	6019      	str	r1, [r3, #0]
  402b7c:	f000 814d 	beq.w	402e1a <_malloc_r+0x4e2>
  402b80:	f8d9 0000 	ldr.w	r0, [r9]
  402b84:	3001      	adds	r0, #1
  402b86:	bf1b      	ittet	ne
  402b88:	eba2 0a0a 	subne.w	sl, r2, sl
  402b8c:	4451      	addne	r1, sl
  402b8e:	f8c9 2000 	streq.w	r2, [r9]
  402b92:	6019      	strne	r1, [r3, #0]
  402b94:	f012 0107 	ands.w	r1, r2, #7
  402b98:	f000 8115 	beq.w	402dc6 <_malloc_r+0x48e>
  402b9c:	f1c1 0008 	rsb	r0, r1, #8
  402ba0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402ba4:	4402      	add	r2, r0
  402ba6:	3108      	adds	r1, #8
  402ba8:	eb02 090b 	add.w	r9, r2, fp
  402bac:	f3c9 090b 	ubfx	r9, r9, #0, #12
  402bb0:	eba1 0909 	sub.w	r9, r1, r9
  402bb4:	4649      	mov	r1, r9
  402bb6:	4628      	mov	r0, r5
  402bb8:	9301      	str	r3, [sp, #4]
  402bba:	9200      	str	r2, [sp, #0]
  402bbc:	f000 fc88 	bl	4034d0 <_sbrk_r>
  402bc0:	1c43      	adds	r3, r0, #1
  402bc2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402bc6:	f000 8143 	beq.w	402e50 <_malloc_r+0x518>
  402bca:	1a80      	subs	r0, r0, r2
  402bcc:	4448      	add	r0, r9
  402bce:	f040 0001 	orr.w	r0, r0, #1
  402bd2:	6819      	ldr	r1, [r3, #0]
  402bd4:	60ba      	str	r2, [r7, #8]
  402bd6:	4449      	add	r1, r9
  402bd8:	42bc      	cmp	r4, r7
  402bda:	6050      	str	r0, [r2, #4]
  402bdc:	6019      	str	r1, [r3, #0]
  402bde:	d017      	beq.n	402c10 <_malloc_r+0x2d8>
  402be0:	f1b8 0f0f 	cmp.w	r8, #15
  402be4:	f240 80fb 	bls.w	402dde <_malloc_r+0x4a6>
  402be8:	6860      	ldr	r0, [r4, #4]
  402bea:	f1a8 020c 	sub.w	r2, r8, #12
  402bee:	f022 0207 	bic.w	r2, r2, #7
  402bf2:	eb04 0e02 	add.w	lr, r4, r2
  402bf6:	f000 0001 	and.w	r0, r0, #1
  402bfa:	f04f 0c05 	mov.w	ip, #5
  402bfe:	4310      	orrs	r0, r2
  402c00:	2a0f      	cmp	r2, #15
  402c02:	6060      	str	r0, [r4, #4]
  402c04:	f8ce c004 	str.w	ip, [lr, #4]
  402c08:	f8ce c008 	str.w	ip, [lr, #8]
  402c0c:	f200 8117 	bhi.w	402e3e <_malloc_r+0x506>
  402c10:	4b1d      	ldr	r3, [pc, #116]	; (402c88 <_malloc_r+0x350>)
  402c12:	68bc      	ldr	r4, [r7, #8]
  402c14:	681a      	ldr	r2, [r3, #0]
  402c16:	4291      	cmp	r1, r2
  402c18:	bf88      	it	hi
  402c1a:	6019      	strhi	r1, [r3, #0]
  402c1c:	4b1b      	ldr	r3, [pc, #108]	; (402c8c <_malloc_r+0x354>)
  402c1e:	681a      	ldr	r2, [r3, #0]
  402c20:	4291      	cmp	r1, r2
  402c22:	6862      	ldr	r2, [r4, #4]
  402c24:	bf88      	it	hi
  402c26:	6019      	strhi	r1, [r3, #0]
  402c28:	f022 0203 	bic.w	r2, r2, #3
  402c2c:	4296      	cmp	r6, r2
  402c2e:	eba2 0306 	sub.w	r3, r2, r6
  402c32:	d801      	bhi.n	402c38 <_malloc_r+0x300>
  402c34:	2b0f      	cmp	r3, #15
  402c36:	dc04      	bgt.n	402c42 <_malloc_r+0x30a>
  402c38:	4628      	mov	r0, r5
  402c3a:	f000 fa9d 	bl	403178 <__malloc_unlock>
  402c3e:	2400      	movs	r4, #0
  402c40:	e740      	b.n	402ac4 <_malloc_r+0x18c>
  402c42:	19a2      	adds	r2, r4, r6
  402c44:	f043 0301 	orr.w	r3, r3, #1
  402c48:	f046 0601 	orr.w	r6, r6, #1
  402c4c:	6066      	str	r6, [r4, #4]
  402c4e:	4628      	mov	r0, r5
  402c50:	60ba      	str	r2, [r7, #8]
  402c52:	6053      	str	r3, [r2, #4]
  402c54:	f000 fa90 	bl	403178 <__malloc_unlock>
  402c58:	3408      	adds	r4, #8
  402c5a:	4620      	mov	r0, r4
  402c5c:	b003      	add	sp, #12
  402c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c62:	2b14      	cmp	r3, #20
  402c64:	d971      	bls.n	402d4a <_malloc_r+0x412>
  402c66:	2b54      	cmp	r3, #84	; 0x54
  402c68:	f200 80a3 	bhi.w	402db2 <_malloc_r+0x47a>
  402c6c:	0b33      	lsrs	r3, r6, #12
  402c6e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  402c72:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402c76:	00c3      	lsls	r3, r0, #3
  402c78:	e680      	b.n	40297c <_malloc_r+0x44>
  402c7a:	bf00      	nop
  402c7c:	204005a8 	.word	0x204005a8
  402c80:	20400a7c 	.word	0x20400a7c
  402c84:	20400a4c 	.word	0x20400a4c
  402c88:	20400a74 	.word	0x20400a74
  402c8c:	20400a78 	.word	0x20400a78
  402c90:	204005b0 	.word	0x204005b0
  402c94:	204009b0 	.word	0x204009b0
  402c98:	0a5a      	lsrs	r2, r3, #9
  402c9a:	2a04      	cmp	r2, #4
  402c9c:	d95b      	bls.n	402d56 <_malloc_r+0x41e>
  402c9e:	2a14      	cmp	r2, #20
  402ca0:	f200 80ae 	bhi.w	402e00 <_malloc_r+0x4c8>
  402ca4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402ca8:	00c9      	lsls	r1, r1, #3
  402caa:	325b      	adds	r2, #91	; 0x5b
  402cac:	eb07 0c01 	add.w	ip, r7, r1
  402cb0:	5879      	ldr	r1, [r7, r1]
  402cb2:	f1ac 0c08 	sub.w	ip, ip, #8
  402cb6:	458c      	cmp	ip, r1
  402cb8:	f000 8088 	beq.w	402dcc <_malloc_r+0x494>
  402cbc:	684a      	ldr	r2, [r1, #4]
  402cbe:	f022 0203 	bic.w	r2, r2, #3
  402cc2:	4293      	cmp	r3, r2
  402cc4:	d273      	bcs.n	402dae <_malloc_r+0x476>
  402cc6:	6889      	ldr	r1, [r1, #8]
  402cc8:	458c      	cmp	ip, r1
  402cca:	d1f7      	bne.n	402cbc <_malloc_r+0x384>
  402ccc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  402cd0:	687b      	ldr	r3, [r7, #4]
  402cd2:	60e2      	str	r2, [r4, #12]
  402cd4:	f8c4 c008 	str.w	ip, [r4, #8]
  402cd8:	6094      	str	r4, [r2, #8]
  402cda:	f8cc 400c 	str.w	r4, [ip, #12]
  402cde:	e68f      	b.n	402a00 <_malloc_r+0xc8>
  402ce0:	19a1      	adds	r1, r4, r6
  402ce2:	f046 0c01 	orr.w	ip, r6, #1
  402ce6:	f042 0601 	orr.w	r6, r2, #1
  402cea:	f8c4 c004 	str.w	ip, [r4, #4]
  402cee:	4628      	mov	r0, r5
  402cf0:	6179      	str	r1, [r7, #20]
  402cf2:	6139      	str	r1, [r7, #16]
  402cf4:	f8c1 e00c 	str.w	lr, [r1, #12]
  402cf8:	f8c1 e008 	str.w	lr, [r1, #8]
  402cfc:	604e      	str	r6, [r1, #4]
  402cfe:	50e2      	str	r2, [r4, r3]
  402d00:	f000 fa3a 	bl	403178 <__malloc_unlock>
  402d04:	3408      	adds	r4, #8
  402d06:	e6dd      	b.n	402ac4 <_malloc_r+0x18c>
  402d08:	687b      	ldr	r3, [r7, #4]
  402d0a:	e679      	b.n	402a00 <_malloc_r+0xc8>
  402d0c:	f108 0801 	add.w	r8, r8, #1
  402d10:	f018 0f03 	tst.w	r8, #3
  402d14:	f10c 0c08 	add.w	ip, ip, #8
  402d18:	f47f ae85 	bne.w	402a26 <_malloc_r+0xee>
  402d1c:	e02d      	b.n	402d7a <_malloc_r+0x442>
  402d1e:	68dc      	ldr	r4, [r3, #12]
  402d20:	42a3      	cmp	r3, r4
  402d22:	bf08      	it	eq
  402d24:	3002      	addeq	r0, #2
  402d26:	f43f ae3e 	beq.w	4029a6 <_malloc_r+0x6e>
  402d2a:	e6bb      	b.n	402aa4 <_malloc_r+0x16c>
  402d2c:	4419      	add	r1, r3
  402d2e:	461c      	mov	r4, r3
  402d30:	684a      	ldr	r2, [r1, #4]
  402d32:	68db      	ldr	r3, [r3, #12]
  402d34:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402d38:	f042 0201 	orr.w	r2, r2, #1
  402d3c:	604a      	str	r2, [r1, #4]
  402d3e:	4628      	mov	r0, r5
  402d40:	60f3      	str	r3, [r6, #12]
  402d42:	609e      	str	r6, [r3, #8]
  402d44:	f000 fa18 	bl	403178 <__malloc_unlock>
  402d48:	e6bc      	b.n	402ac4 <_malloc_r+0x18c>
  402d4a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402d4e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  402d52:	00c3      	lsls	r3, r0, #3
  402d54:	e612      	b.n	40297c <_malloc_r+0x44>
  402d56:	099a      	lsrs	r2, r3, #6
  402d58:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402d5c:	00c9      	lsls	r1, r1, #3
  402d5e:	3238      	adds	r2, #56	; 0x38
  402d60:	e7a4      	b.n	402cac <_malloc_r+0x374>
  402d62:	42bc      	cmp	r4, r7
  402d64:	d054      	beq.n	402e10 <_malloc_r+0x4d8>
  402d66:	68bc      	ldr	r4, [r7, #8]
  402d68:	6862      	ldr	r2, [r4, #4]
  402d6a:	f022 0203 	bic.w	r2, r2, #3
  402d6e:	e75d      	b.n	402c2c <_malloc_r+0x2f4>
  402d70:	f859 3908 	ldr.w	r3, [r9], #-8
  402d74:	4599      	cmp	r9, r3
  402d76:	f040 8086 	bne.w	402e86 <_malloc_r+0x54e>
  402d7a:	f010 0f03 	tst.w	r0, #3
  402d7e:	f100 30ff 	add.w	r0, r0, #4294967295
  402d82:	d1f5      	bne.n	402d70 <_malloc_r+0x438>
  402d84:	687b      	ldr	r3, [r7, #4]
  402d86:	ea23 0304 	bic.w	r3, r3, r4
  402d8a:	607b      	str	r3, [r7, #4]
  402d8c:	0064      	lsls	r4, r4, #1
  402d8e:	429c      	cmp	r4, r3
  402d90:	f63f aec7 	bhi.w	402b22 <_malloc_r+0x1ea>
  402d94:	2c00      	cmp	r4, #0
  402d96:	f43f aec4 	beq.w	402b22 <_malloc_r+0x1ea>
  402d9a:	421c      	tst	r4, r3
  402d9c:	4640      	mov	r0, r8
  402d9e:	f47f ae3e 	bne.w	402a1e <_malloc_r+0xe6>
  402da2:	0064      	lsls	r4, r4, #1
  402da4:	421c      	tst	r4, r3
  402da6:	f100 0004 	add.w	r0, r0, #4
  402daa:	d0fa      	beq.n	402da2 <_malloc_r+0x46a>
  402dac:	e637      	b.n	402a1e <_malloc_r+0xe6>
  402dae:	468c      	mov	ip, r1
  402db0:	e78c      	b.n	402ccc <_malloc_r+0x394>
  402db2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402db6:	d815      	bhi.n	402de4 <_malloc_r+0x4ac>
  402db8:	0bf3      	lsrs	r3, r6, #15
  402dba:	f103 0078 	add.w	r0, r3, #120	; 0x78
  402dbe:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  402dc2:	00c3      	lsls	r3, r0, #3
  402dc4:	e5da      	b.n	40297c <_malloc_r+0x44>
  402dc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402dca:	e6ed      	b.n	402ba8 <_malloc_r+0x270>
  402dcc:	687b      	ldr	r3, [r7, #4]
  402dce:	1092      	asrs	r2, r2, #2
  402dd0:	2101      	movs	r1, #1
  402dd2:	fa01 f202 	lsl.w	r2, r1, r2
  402dd6:	4313      	orrs	r3, r2
  402dd8:	607b      	str	r3, [r7, #4]
  402dda:	4662      	mov	r2, ip
  402ddc:	e779      	b.n	402cd2 <_malloc_r+0x39a>
  402dde:	2301      	movs	r3, #1
  402de0:	6053      	str	r3, [r2, #4]
  402de2:	e729      	b.n	402c38 <_malloc_r+0x300>
  402de4:	f240 5254 	movw	r2, #1364	; 0x554
  402de8:	4293      	cmp	r3, r2
  402dea:	d822      	bhi.n	402e32 <_malloc_r+0x4fa>
  402dec:	0cb3      	lsrs	r3, r6, #18
  402dee:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  402df2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  402df6:	00c3      	lsls	r3, r0, #3
  402df8:	e5c0      	b.n	40297c <_malloc_r+0x44>
  402dfa:	f103 0b10 	add.w	fp, r3, #16
  402dfe:	e6ae      	b.n	402b5e <_malloc_r+0x226>
  402e00:	2a54      	cmp	r2, #84	; 0x54
  402e02:	d829      	bhi.n	402e58 <_malloc_r+0x520>
  402e04:	0b1a      	lsrs	r2, r3, #12
  402e06:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  402e0a:	00c9      	lsls	r1, r1, #3
  402e0c:	326e      	adds	r2, #110	; 0x6e
  402e0e:	e74d      	b.n	402cac <_malloc_r+0x374>
  402e10:	4b20      	ldr	r3, [pc, #128]	; (402e94 <_malloc_r+0x55c>)
  402e12:	6819      	ldr	r1, [r3, #0]
  402e14:	4459      	add	r1, fp
  402e16:	6019      	str	r1, [r3, #0]
  402e18:	e6b2      	b.n	402b80 <_malloc_r+0x248>
  402e1a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  402e1e:	2800      	cmp	r0, #0
  402e20:	f47f aeae 	bne.w	402b80 <_malloc_r+0x248>
  402e24:	eb08 030b 	add.w	r3, r8, fp
  402e28:	68ba      	ldr	r2, [r7, #8]
  402e2a:	f043 0301 	orr.w	r3, r3, #1
  402e2e:	6053      	str	r3, [r2, #4]
  402e30:	e6ee      	b.n	402c10 <_malloc_r+0x2d8>
  402e32:	207f      	movs	r0, #127	; 0x7f
  402e34:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402e38:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402e3c:	e59e      	b.n	40297c <_malloc_r+0x44>
  402e3e:	f104 0108 	add.w	r1, r4, #8
  402e42:	4628      	mov	r0, r5
  402e44:	9300      	str	r3, [sp, #0]
  402e46:	f7ff fa59 	bl	4022fc <_free_r>
  402e4a:	9b00      	ldr	r3, [sp, #0]
  402e4c:	6819      	ldr	r1, [r3, #0]
  402e4e:	e6df      	b.n	402c10 <_malloc_r+0x2d8>
  402e50:	2001      	movs	r0, #1
  402e52:	f04f 0900 	mov.w	r9, #0
  402e56:	e6bc      	b.n	402bd2 <_malloc_r+0x29a>
  402e58:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402e5c:	d805      	bhi.n	402e6a <_malloc_r+0x532>
  402e5e:	0bda      	lsrs	r2, r3, #15
  402e60:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402e64:	00c9      	lsls	r1, r1, #3
  402e66:	3277      	adds	r2, #119	; 0x77
  402e68:	e720      	b.n	402cac <_malloc_r+0x374>
  402e6a:	f240 5154 	movw	r1, #1364	; 0x554
  402e6e:	428a      	cmp	r2, r1
  402e70:	d805      	bhi.n	402e7e <_malloc_r+0x546>
  402e72:	0c9a      	lsrs	r2, r3, #18
  402e74:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402e78:	00c9      	lsls	r1, r1, #3
  402e7a:	327c      	adds	r2, #124	; 0x7c
  402e7c:	e716      	b.n	402cac <_malloc_r+0x374>
  402e7e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  402e82:	227e      	movs	r2, #126	; 0x7e
  402e84:	e712      	b.n	402cac <_malloc_r+0x374>
  402e86:	687b      	ldr	r3, [r7, #4]
  402e88:	e780      	b.n	402d8c <_malloc_r+0x454>
  402e8a:	08f0      	lsrs	r0, r6, #3
  402e8c:	f106 0308 	add.w	r3, r6, #8
  402e90:	e600      	b.n	402a94 <_malloc_r+0x15c>
  402e92:	bf00      	nop
  402e94:	20400a4c 	.word	0x20400a4c

00402e98 <__ascii_mbtowc>:
  402e98:	b082      	sub	sp, #8
  402e9a:	b149      	cbz	r1, 402eb0 <__ascii_mbtowc+0x18>
  402e9c:	b15a      	cbz	r2, 402eb6 <__ascii_mbtowc+0x1e>
  402e9e:	b16b      	cbz	r3, 402ebc <__ascii_mbtowc+0x24>
  402ea0:	7813      	ldrb	r3, [r2, #0]
  402ea2:	600b      	str	r3, [r1, #0]
  402ea4:	7812      	ldrb	r2, [r2, #0]
  402ea6:	1c10      	adds	r0, r2, #0
  402ea8:	bf18      	it	ne
  402eaa:	2001      	movne	r0, #1
  402eac:	b002      	add	sp, #8
  402eae:	4770      	bx	lr
  402eb0:	a901      	add	r1, sp, #4
  402eb2:	2a00      	cmp	r2, #0
  402eb4:	d1f3      	bne.n	402e9e <__ascii_mbtowc+0x6>
  402eb6:	4610      	mov	r0, r2
  402eb8:	b002      	add	sp, #8
  402eba:	4770      	bx	lr
  402ebc:	f06f 0001 	mvn.w	r0, #1
  402ec0:	e7f4      	b.n	402eac <__ascii_mbtowc+0x14>
  402ec2:	bf00      	nop
	...

00402ed0 <memchr>:
  402ed0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402ed4:	2a10      	cmp	r2, #16
  402ed6:	db2b      	blt.n	402f30 <memchr+0x60>
  402ed8:	f010 0f07 	tst.w	r0, #7
  402edc:	d008      	beq.n	402ef0 <memchr+0x20>
  402ede:	f810 3b01 	ldrb.w	r3, [r0], #1
  402ee2:	3a01      	subs	r2, #1
  402ee4:	428b      	cmp	r3, r1
  402ee6:	d02d      	beq.n	402f44 <memchr+0x74>
  402ee8:	f010 0f07 	tst.w	r0, #7
  402eec:	b342      	cbz	r2, 402f40 <memchr+0x70>
  402eee:	d1f6      	bne.n	402ede <memchr+0xe>
  402ef0:	b4f0      	push	{r4, r5, r6, r7}
  402ef2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  402ef6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  402efa:	f022 0407 	bic.w	r4, r2, #7
  402efe:	f07f 0700 	mvns.w	r7, #0
  402f02:	2300      	movs	r3, #0
  402f04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  402f08:	3c08      	subs	r4, #8
  402f0a:	ea85 0501 	eor.w	r5, r5, r1
  402f0e:	ea86 0601 	eor.w	r6, r6, r1
  402f12:	fa85 f547 	uadd8	r5, r5, r7
  402f16:	faa3 f587 	sel	r5, r3, r7
  402f1a:	fa86 f647 	uadd8	r6, r6, r7
  402f1e:	faa5 f687 	sel	r6, r5, r7
  402f22:	b98e      	cbnz	r6, 402f48 <memchr+0x78>
  402f24:	d1ee      	bne.n	402f04 <memchr+0x34>
  402f26:	bcf0      	pop	{r4, r5, r6, r7}
  402f28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  402f2c:	f002 0207 	and.w	r2, r2, #7
  402f30:	b132      	cbz	r2, 402f40 <memchr+0x70>
  402f32:	f810 3b01 	ldrb.w	r3, [r0], #1
  402f36:	3a01      	subs	r2, #1
  402f38:	ea83 0301 	eor.w	r3, r3, r1
  402f3c:	b113      	cbz	r3, 402f44 <memchr+0x74>
  402f3e:	d1f8      	bne.n	402f32 <memchr+0x62>
  402f40:	2000      	movs	r0, #0
  402f42:	4770      	bx	lr
  402f44:	3801      	subs	r0, #1
  402f46:	4770      	bx	lr
  402f48:	2d00      	cmp	r5, #0
  402f4a:	bf06      	itte	eq
  402f4c:	4635      	moveq	r5, r6
  402f4e:	3803      	subeq	r0, #3
  402f50:	3807      	subne	r0, #7
  402f52:	f015 0f01 	tst.w	r5, #1
  402f56:	d107      	bne.n	402f68 <memchr+0x98>
  402f58:	3001      	adds	r0, #1
  402f5a:	f415 7f80 	tst.w	r5, #256	; 0x100
  402f5e:	bf02      	ittt	eq
  402f60:	3001      	addeq	r0, #1
  402f62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  402f66:	3001      	addeq	r0, #1
  402f68:	bcf0      	pop	{r4, r5, r6, r7}
  402f6a:	3801      	subs	r0, #1
  402f6c:	4770      	bx	lr
  402f6e:	bf00      	nop

00402f70 <memcpy>:
  402f70:	4684      	mov	ip, r0
  402f72:	ea41 0300 	orr.w	r3, r1, r0
  402f76:	f013 0303 	ands.w	r3, r3, #3
  402f7a:	d16d      	bne.n	403058 <memcpy+0xe8>
  402f7c:	3a40      	subs	r2, #64	; 0x40
  402f7e:	d341      	bcc.n	403004 <memcpy+0x94>
  402f80:	f851 3b04 	ldr.w	r3, [r1], #4
  402f84:	f840 3b04 	str.w	r3, [r0], #4
  402f88:	f851 3b04 	ldr.w	r3, [r1], #4
  402f8c:	f840 3b04 	str.w	r3, [r0], #4
  402f90:	f851 3b04 	ldr.w	r3, [r1], #4
  402f94:	f840 3b04 	str.w	r3, [r0], #4
  402f98:	f851 3b04 	ldr.w	r3, [r1], #4
  402f9c:	f840 3b04 	str.w	r3, [r0], #4
  402fa0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fa4:	f840 3b04 	str.w	r3, [r0], #4
  402fa8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fac:	f840 3b04 	str.w	r3, [r0], #4
  402fb0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fb4:	f840 3b04 	str.w	r3, [r0], #4
  402fb8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fbc:	f840 3b04 	str.w	r3, [r0], #4
  402fc0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fc4:	f840 3b04 	str.w	r3, [r0], #4
  402fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fcc:	f840 3b04 	str.w	r3, [r0], #4
  402fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fd4:	f840 3b04 	str.w	r3, [r0], #4
  402fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fdc:	f840 3b04 	str.w	r3, [r0], #4
  402fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fe4:	f840 3b04 	str.w	r3, [r0], #4
  402fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fec:	f840 3b04 	str.w	r3, [r0], #4
  402ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ff4:	f840 3b04 	str.w	r3, [r0], #4
  402ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  402ffc:	f840 3b04 	str.w	r3, [r0], #4
  403000:	3a40      	subs	r2, #64	; 0x40
  403002:	d2bd      	bcs.n	402f80 <memcpy+0x10>
  403004:	3230      	adds	r2, #48	; 0x30
  403006:	d311      	bcc.n	40302c <memcpy+0xbc>
  403008:	f851 3b04 	ldr.w	r3, [r1], #4
  40300c:	f840 3b04 	str.w	r3, [r0], #4
  403010:	f851 3b04 	ldr.w	r3, [r1], #4
  403014:	f840 3b04 	str.w	r3, [r0], #4
  403018:	f851 3b04 	ldr.w	r3, [r1], #4
  40301c:	f840 3b04 	str.w	r3, [r0], #4
  403020:	f851 3b04 	ldr.w	r3, [r1], #4
  403024:	f840 3b04 	str.w	r3, [r0], #4
  403028:	3a10      	subs	r2, #16
  40302a:	d2ed      	bcs.n	403008 <memcpy+0x98>
  40302c:	320c      	adds	r2, #12
  40302e:	d305      	bcc.n	40303c <memcpy+0xcc>
  403030:	f851 3b04 	ldr.w	r3, [r1], #4
  403034:	f840 3b04 	str.w	r3, [r0], #4
  403038:	3a04      	subs	r2, #4
  40303a:	d2f9      	bcs.n	403030 <memcpy+0xc0>
  40303c:	3204      	adds	r2, #4
  40303e:	d008      	beq.n	403052 <memcpy+0xe2>
  403040:	07d2      	lsls	r2, r2, #31
  403042:	bf1c      	itt	ne
  403044:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403048:	f800 3b01 	strbne.w	r3, [r0], #1
  40304c:	d301      	bcc.n	403052 <memcpy+0xe2>
  40304e:	880b      	ldrh	r3, [r1, #0]
  403050:	8003      	strh	r3, [r0, #0]
  403052:	4660      	mov	r0, ip
  403054:	4770      	bx	lr
  403056:	bf00      	nop
  403058:	2a08      	cmp	r2, #8
  40305a:	d313      	bcc.n	403084 <memcpy+0x114>
  40305c:	078b      	lsls	r3, r1, #30
  40305e:	d08d      	beq.n	402f7c <memcpy+0xc>
  403060:	f010 0303 	ands.w	r3, r0, #3
  403064:	d08a      	beq.n	402f7c <memcpy+0xc>
  403066:	f1c3 0304 	rsb	r3, r3, #4
  40306a:	1ad2      	subs	r2, r2, r3
  40306c:	07db      	lsls	r3, r3, #31
  40306e:	bf1c      	itt	ne
  403070:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403074:	f800 3b01 	strbne.w	r3, [r0], #1
  403078:	d380      	bcc.n	402f7c <memcpy+0xc>
  40307a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40307e:	f820 3b02 	strh.w	r3, [r0], #2
  403082:	e77b      	b.n	402f7c <memcpy+0xc>
  403084:	3a04      	subs	r2, #4
  403086:	d3d9      	bcc.n	40303c <memcpy+0xcc>
  403088:	3a01      	subs	r2, #1
  40308a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40308e:	f800 3b01 	strb.w	r3, [r0], #1
  403092:	d2f9      	bcs.n	403088 <memcpy+0x118>
  403094:	780b      	ldrb	r3, [r1, #0]
  403096:	7003      	strb	r3, [r0, #0]
  403098:	784b      	ldrb	r3, [r1, #1]
  40309a:	7043      	strb	r3, [r0, #1]
  40309c:	788b      	ldrb	r3, [r1, #2]
  40309e:	7083      	strb	r3, [r0, #2]
  4030a0:	4660      	mov	r0, ip
  4030a2:	4770      	bx	lr

004030a4 <memmove>:
  4030a4:	4288      	cmp	r0, r1
  4030a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030a8:	d90d      	bls.n	4030c6 <memmove+0x22>
  4030aa:	188b      	adds	r3, r1, r2
  4030ac:	4298      	cmp	r0, r3
  4030ae:	d20a      	bcs.n	4030c6 <memmove+0x22>
  4030b0:	1884      	adds	r4, r0, r2
  4030b2:	2a00      	cmp	r2, #0
  4030b4:	d051      	beq.n	40315a <memmove+0xb6>
  4030b6:	4622      	mov	r2, r4
  4030b8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4030bc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4030c0:	4299      	cmp	r1, r3
  4030c2:	d1f9      	bne.n	4030b8 <memmove+0x14>
  4030c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4030c6:	2a0f      	cmp	r2, #15
  4030c8:	d948      	bls.n	40315c <memmove+0xb8>
  4030ca:	ea41 0300 	orr.w	r3, r1, r0
  4030ce:	079b      	lsls	r3, r3, #30
  4030d0:	d146      	bne.n	403160 <memmove+0xbc>
  4030d2:	f100 0410 	add.w	r4, r0, #16
  4030d6:	f101 0310 	add.w	r3, r1, #16
  4030da:	4615      	mov	r5, r2
  4030dc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4030e0:	f844 6c10 	str.w	r6, [r4, #-16]
  4030e4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4030e8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4030ec:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4030f0:	f844 6c08 	str.w	r6, [r4, #-8]
  4030f4:	3d10      	subs	r5, #16
  4030f6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4030fa:	f844 6c04 	str.w	r6, [r4, #-4]
  4030fe:	2d0f      	cmp	r5, #15
  403100:	f103 0310 	add.w	r3, r3, #16
  403104:	f104 0410 	add.w	r4, r4, #16
  403108:	d8e8      	bhi.n	4030dc <memmove+0x38>
  40310a:	f1a2 0310 	sub.w	r3, r2, #16
  40310e:	f023 030f 	bic.w	r3, r3, #15
  403112:	f002 0e0f 	and.w	lr, r2, #15
  403116:	3310      	adds	r3, #16
  403118:	f1be 0f03 	cmp.w	lr, #3
  40311c:	4419      	add	r1, r3
  40311e:	4403      	add	r3, r0
  403120:	d921      	bls.n	403166 <memmove+0xc2>
  403122:	1f1e      	subs	r6, r3, #4
  403124:	460d      	mov	r5, r1
  403126:	4674      	mov	r4, lr
  403128:	3c04      	subs	r4, #4
  40312a:	f855 7b04 	ldr.w	r7, [r5], #4
  40312e:	f846 7f04 	str.w	r7, [r6, #4]!
  403132:	2c03      	cmp	r4, #3
  403134:	d8f8      	bhi.n	403128 <memmove+0x84>
  403136:	f1ae 0404 	sub.w	r4, lr, #4
  40313a:	f024 0403 	bic.w	r4, r4, #3
  40313e:	3404      	adds	r4, #4
  403140:	4421      	add	r1, r4
  403142:	4423      	add	r3, r4
  403144:	f002 0203 	and.w	r2, r2, #3
  403148:	b162      	cbz	r2, 403164 <memmove+0xc0>
  40314a:	3b01      	subs	r3, #1
  40314c:	440a      	add	r2, r1
  40314e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403152:	f803 4f01 	strb.w	r4, [r3, #1]!
  403156:	428a      	cmp	r2, r1
  403158:	d1f9      	bne.n	40314e <memmove+0xaa>
  40315a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40315c:	4603      	mov	r3, r0
  40315e:	e7f3      	b.n	403148 <memmove+0xa4>
  403160:	4603      	mov	r3, r0
  403162:	e7f2      	b.n	40314a <memmove+0xa6>
  403164:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403166:	4672      	mov	r2, lr
  403168:	e7ee      	b.n	403148 <memmove+0xa4>
  40316a:	bf00      	nop

0040316c <__malloc_lock>:
  40316c:	4801      	ldr	r0, [pc, #4]	; (403174 <__malloc_lock+0x8>)
  40316e:	f7ff bb5f 	b.w	402830 <__retarget_lock_acquire_recursive>
  403172:	bf00      	nop
  403174:	20400a9c 	.word	0x20400a9c

00403178 <__malloc_unlock>:
  403178:	4801      	ldr	r0, [pc, #4]	; (403180 <__malloc_unlock+0x8>)
  40317a:	f7ff bb5b 	b.w	402834 <__retarget_lock_release_recursive>
  40317e:	bf00      	nop
  403180:	20400a9c 	.word	0x20400a9c

00403184 <_realloc_r>:
  403184:	2900      	cmp	r1, #0
  403186:	f000 8095 	beq.w	4032b4 <_realloc_r+0x130>
  40318a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40318e:	460d      	mov	r5, r1
  403190:	4616      	mov	r6, r2
  403192:	b083      	sub	sp, #12
  403194:	4680      	mov	r8, r0
  403196:	f106 070b 	add.w	r7, r6, #11
  40319a:	f7ff ffe7 	bl	40316c <__malloc_lock>
  40319e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4031a2:	2f16      	cmp	r7, #22
  4031a4:	f02e 0403 	bic.w	r4, lr, #3
  4031a8:	f1a5 0908 	sub.w	r9, r5, #8
  4031ac:	d83c      	bhi.n	403228 <_realloc_r+0xa4>
  4031ae:	2210      	movs	r2, #16
  4031b0:	4617      	mov	r7, r2
  4031b2:	42be      	cmp	r6, r7
  4031b4:	d83d      	bhi.n	403232 <_realloc_r+0xae>
  4031b6:	4294      	cmp	r4, r2
  4031b8:	da43      	bge.n	403242 <_realloc_r+0xbe>
  4031ba:	4bc4      	ldr	r3, [pc, #784]	; (4034cc <_realloc_r+0x348>)
  4031bc:	6899      	ldr	r1, [r3, #8]
  4031be:	eb09 0004 	add.w	r0, r9, r4
  4031c2:	4288      	cmp	r0, r1
  4031c4:	f000 80b4 	beq.w	403330 <_realloc_r+0x1ac>
  4031c8:	6843      	ldr	r3, [r0, #4]
  4031ca:	f023 0101 	bic.w	r1, r3, #1
  4031ce:	4401      	add	r1, r0
  4031d0:	6849      	ldr	r1, [r1, #4]
  4031d2:	07c9      	lsls	r1, r1, #31
  4031d4:	d54c      	bpl.n	403270 <_realloc_r+0xec>
  4031d6:	f01e 0f01 	tst.w	lr, #1
  4031da:	f000 809b 	beq.w	403314 <_realloc_r+0x190>
  4031de:	4631      	mov	r1, r6
  4031e0:	4640      	mov	r0, r8
  4031e2:	f7ff fba9 	bl	402938 <_malloc_r>
  4031e6:	4606      	mov	r6, r0
  4031e8:	2800      	cmp	r0, #0
  4031ea:	d03a      	beq.n	403262 <_realloc_r+0xde>
  4031ec:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4031f0:	f023 0301 	bic.w	r3, r3, #1
  4031f4:	444b      	add	r3, r9
  4031f6:	f1a0 0208 	sub.w	r2, r0, #8
  4031fa:	429a      	cmp	r2, r3
  4031fc:	f000 8121 	beq.w	403442 <_realloc_r+0x2be>
  403200:	1f22      	subs	r2, r4, #4
  403202:	2a24      	cmp	r2, #36	; 0x24
  403204:	f200 8107 	bhi.w	403416 <_realloc_r+0x292>
  403208:	2a13      	cmp	r2, #19
  40320a:	f200 80db 	bhi.w	4033c4 <_realloc_r+0x240>
  40320e:	4603      	mov	r3, r0
  403210:	462a      	mov	r2, r5
  403212:	6811      	ldr	r1, [r2, #0]
  403214:	6019      	str	r1, [r3, #0]
  403216:	6851      	ldr	r1, [r2, #4]
  403218:	6059      	str	r1, [r3, #4]
  40321a:	6892      	ldr	r2, [r2, #8]
  40321c:	609a      	str	r2, [r3, #8]
  40321e:	4629      	mov	r1, r5
  403220:	4640      	mov	r0, r8
  403222:	f7ff f86b 	bl	4022fc <_free_r>
  403226:	e01c      	b.n	403262 <_realloc_r+0xde>
  403228:	f027 0707 	bic.w	r7, r7, #7
  40322c:	2f00      	cmp	r7, #0
  40322e:	463a      	mov	r2, r7
  403230:	dabf      	bge.n	4031b2 <_realloc_r+0x2e>
  403232:	2600      	movs	r6, #0
  403234:	230c      	movs	r3, #12
  403236:	4630      	mov	r0, r6
  403238:	f8c8 3000 	str.w	r3, [r8]
  40323c:	b003      	add	sp, #12
  40323e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403242:	462e      	mov	r6, r5
  403244:	1be3      	subs	r3, r4, r7
  403246:	2b0f      	cmp	r3, #15
  403248:	d81e      	bhi.n	403288 <_realloc_r+0x104>
  40324a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40324e:	f003 0301 	and.w	r3, r3, #1
  403252:	4323      	orrs	r3, r4
  403254:	444c      	add	r4, r9
  403256:	f8c9 3004 	str.w	r3, [r9, #4]
  40325a:	6863      	ldr	r3, [r4, #4]
  40325c:	f043 0301 	orr.w	r3, r3, #1
  403260:	6063      	str	r3, [r4, #4]
  403262:	4640      	mov	r0, r8
  403264:	f7ff ff88 	bl	403178 <__malloc_unlock>
  403268:	4630      	mov	r0, r6
  40326a:	b003      	add	sp, #12
  40326c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403270:	f023 0303 	bic.w	r3, r3, #3
  403274:	18e1      	adds	r1, r4, r3
  403276:	4291      	cmp	r1, r2
  403278:	db1f      	blt.n	4032ba <_realloc_r+0x136>
  40327a:	68c3      	ldr	r3, [r0, #12]
  40327c:	6882      	ldr	r2, [r0, #8]
  40327e:	462e      	mov	r6, r5
  403280:	60d3      	str	r3, [r2, #12]
  403282:	460c      	mov	r4, r1
  403284:	609a      	str	r2, [r3, #8]
  403286:	e7dd      	b.n	403244 <_realloc_r+0xc0>
  403288:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40328c:	eb09 0107 	add.w	r1, r9, r7
  403290:	f002 0201 	and.w	r2, r2, #1
  403294:	444c      	add	r4, r9
  403296:	f043 0301 	orr.w	r3, r3, #1
  40329a:	4317      	orrs	r7, r2
  40329c:	f8c9 7004 	str.w	r7, [r9, #4]
  4032a0:	604b      	str	r3, [r1, #4]
  4032a2:	6863      	ldr	r3, [r4, #4]
  4032a4:	f043 0301 	orr.w	r3, r3, #1
  4032a8:	3108      	adds	r1, #8
  4032aa:	6063      	str	r3, [r4, #4]
  4032ac:	4640      	mov	r0, r8
  4032ae:	f7ff f825 	bl	4022fc <_free_r>
  4032b2:	e7d6      	b.n	403262 <_realloc_r+0xde>
  4032b4:	4611      	mov	r1, r2
  4032b6:	f7ff bb3f 	b.w	402938 <_malloc_r>
  4032ba:	f01e 0f01 	tst.w	lr, #1
  4032be:	d18e      	bne.n	4031de <_realloc_r+0x5a>
  4032c0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4032c4:	eba9 0a01 	sub.w	sl, r9, r1
  4032c8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4032cc:	f021 0103 	bic.w	r1, r1, #3
  4032d0:	440b      	add	r3, r1
  4032d2:	4423      	add	r3, r4
  4032d4:	4293      	cmp	r3, r2
  4032d6:	db25      	blt.n	403324 <_realloc_r+0x1a0>
  4032d8:	68c2      	ldr	r2, [r0, #12]
  4032da:	6881      	ldr	r1, [r0, #8]
  4032dc:	4656      	mov	r6, sl
  4032de:	60ca      	str	r2, [r1, #12]
  4032e0:	6091      	str	r1, [r2, #8]
  4032e2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4032e6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4032ea:	1f22      	subs	r2, r4, #4
  4032ec:	2a24      	cmp	r2, #36	; 0x24
  4032ee:	60c1      	str	r1, [r0, #12]
  4032f0:	6088      	str	r0, [r1, #8]
  4032f2:	f200 8094 	bhi.w	40341e <_realloc_r+0x29a>
  4032f6:	2a13      	cmp	r2, #19
  4032f8:	d96f      	bls.n	4033da <_realloc_r+0x256>
  4032fa:	6829      	ldr	r1, [r5, #0]
  4032fc:	f8ca 1008 	str.w	r1, [sl, #8]
  403300:	6869      	ldr	r1, [r5, #4]
  403302:	f8ca 100c 	str.w	r1, [sl, #12]
  403306:	2a1b      	cmp	r2, #27
  403308:	f200 80a2 	bhi.w	403450 <_realloc_r+0x2cc>
  40330c:	3508      	adds	r5, #8
  40330e:	f10a 0210 	add.w	r2, sl, #16
  403312:	e063      	b.n	4033dc <_realloc_r+0x258>
  403314:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403318:	eba9 0a03 	sub.w	sl, r9, r3
  40331c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403320:	f021 0103 	bic.w	r1, r1, #3
  403324:	1863      	adds	r3, r4, r1
  403326:	4293      	cmp	r3, r2
  403328:	f6ff af59 	blt.w	4031de <_realloc_r+0x5a>
  40332c:	4656      	mov	r6, sl
  40332e:	e7d8      	b.n	4032e2 <_realloc_r+0x15e>
  403330:	6841      	ldr	r1, [r0, #4]
  403332:	f021 0b03 	bic.w	fp, r1, #3
  403336:	44a3      	add	fp, r4
  403338:	f107 0010 	add.w	r0, r7, #16
  40333c:	4583      	cmp	fp, r0
  40333e:	da56      	bge.n	4033ee <_realloc_r+0x26a>
  403340:	f01e 0f01 	tst.w	lr, #1
  403344:	f47f af4b 	bne.w	4031de <_realloc_r+0x5a>
  403348:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40334c:	eba9 0a01 	sub.w	sl, r9, r1
  403350:	f8da 1004 	ldr.w	r1, [sl, #4]
  403354:	f021 0103 	bic.w	r1, r1, #3
  403358:	448b      	add	fp, r1
  40335a:	4558      	cmp	r0, fp
  40335c:	dce2      	bgt.n	403324 <_realloc_r+0x1a0>
  40335e:	4656      	mov	r6, sl
  403360:	f8da 100c 	ldr.w	r1, [sl, #12]
  403364:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403368:	1f22      	subs	r2, r4, #4
  40336a:	2a24      	cmp	r2, #36	; 0x24
  40336c:	60c1      	str	r1, [r0, #12]
  40336e:	6088      	str	r0, [r1, #8]
  403370:	f200 808f 	bhi.w	403492 <_realloc_r+0x30e>
  403374:	2a13      	cmp	r2, #19
  403376:	f240 808a 	bls.w	40348e <_realloc_r+0x30a>
  40337a:	6829      	ldr	r1, [r5, #0]
  40337c:	f8ca 1008 	str.w	r1, [sl, #8]
  403380:	6869      	ldr	r1, [r5, #4]
  403382:	f8ca 100c 	str.w	r1, [sl, #12]
  403386:	2a1b      	cmp	r2, #27
  403388:	f200 808a 	bhi.w	4034a0 <_realloc_r+0x31c>
  40338c:	3508      	adds	r5, #8
  40338e:	f10a 0210 	add.w	r2, sl, #16
  403392:	6829      	ldr	r1, [r5, #0]
  403394:	6011      	str	r1, [r2, #0]
  403396:	6869      	ldr	r1, [r5, #4]
  403398:	6051      	str	r1, [r2, #4]
  40339a:	68a9      	ldr	r1, [r5, #8]
  40339c:	6091      	str	r1, [r2, #8]
  40339e:	eb0a 0107 	add.w	r1, sl, r7
  4033a2:	ebab 0207 	sub.w	r2, fp, r7
  4033a6:	f042 0201 	orr.w	r2, r2, #1
  4033aa:	6099      	str	r1, [r3, #8]
  4033ac:	604a      	str	r2, [r1, #4]
  4033ae:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033b2:	f003 0301 	and.w	r3, r3, #1
  4033b6:	431f      	orrs	r7, r3
  4033b8:	4640      	mov	r0, r8
  4033ba:	f8ca 7004 	str.w	r7, [sl, #4]
  4033be:	f7ff fedb 	bl	403178 <__malloc_unlock>
  4033c2:	e751      	b.n	403268 <_realloc_r+0xe4>
  4033c4:	682b      	ldr	r3, [r5, #0]
  4033c6:	6003      	str	r3, [r0, #0]
  4033c8:	686b      	ldr	r3, [r5, #4]
  4033ca:	6043      	str	r3, [r0, #4]
  4033cc:	2a1b      	cmp	r2, #27
  4033ce:	d82d      	bhi.n	40342c <_realloc_r+0x2a8>
  4033d0:	f100 0308 	add.w	r3, r0, #8
  4033d4:	f105 0208 	add.w	r2, r5, #8
  4033d8:	e71b      	b.n	403212 <_realloc_r+0x8e>
  4033da:	4632      	mov	r2, r6
  4033dc:	6829      	ldr	r1, [r5, #0]
  4033de:	6011      	str	r1, [r2, #0]
  4033e0:	6869      	ldr	r1, [r5, #4]
  4033e2:	6051      	str	r1, [r2, #4]
  4033e4:	68a9      	ldr	r1, [r5, #8]
  4033e6:	6091      	str	r1, [r2, #8]
  4033e8:	461c      	mov	r4, r3
  4033ea:	46d1      	mov	r9, sl
  4033ec:	e72a      	b.n	403244 <_realloc_r+0xc0>
  4033ee:	eb09 0107 	add.w	r1, r9, r7
  4033f2:	ebab 0b07 	sub.w	fp, fp, r7
  4033f6:	f04b 0201 	orr.w	r2, fp, #1
  4033fa:	6099      	str	r1, [r3, #8]
  4033fc:	604a      	str	r2, [r1, #4]
  4033fe:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403402:	f003 0301 	and.w	r3, r3, #1
  403406:	431f      	orrs	r7, r3
  403408:	4640      	mov	r0, r8
  40340a:	f845 7c04 	str.w	r7, [r5, #-4]
  40340e:	f7ff feb3 	bl	403178 <__malloc_unlock>
  403412:	462e      	mov	r6, r5
  403414:	e728      	b.n	403268 <_realloc_r+0xe4>
  403416:	4629      	mov	r1, r5
  403418:	f7ff fe44 	bl	4030a4 <memmove>
  40341c:	e6ff      	b.n	40321e <_realloc_r+0x9a>
  40341e:	4629      	mov	r1, r5
  403420:	4630      	mov	r0, r6
  403422:	461c      	mov	r4, r3
  403424:	46d1      	mov	r9, sl
  403426:	f7ff fe3d 	bl	4030a4 <memmove>
  40342a:	e70b      	b.n	403244 <_realloc_r+0xc0>
  40342c:	68ab      	ldr	r3, [r5, #8]
  40342e:	6083      	str	r3, [r0, #8]
  403430:	68eb      	ldr	r3, [r5, #12]
  403432:	60c3      	str	r3, [r0, #12]
  403434:	2a24      	cmp	r2, #36	; 0x24
  403436:	d017      	beq.n	403468 <_realloc_r+0x2e4>
  403438:	f100 0310 	add.w	r3, r0, #16
  40343c:	f105 0210 	add.w	r2, r5, #16
  403440:	e6e7      	b.n	403212 <_realloc_r+0x8e>
  403442:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403446:	f023 0303 	bic.w	r3, r3, #3
  40344a:	441c      	add	r4, r3
  40344c:	462e      	mov	r6, r5
  40344e:	e6f9      	b.n	403244 <_realloc_r+0xc0>
  403450:	68a9      	ldr	r1, [r5, #8]
  403452:	f8ca 1010 	str.w	r1, [sl, #16]
  403456:	68e9      	ldr	r1, [r5, #12]
  403458:	f8ca 1014 	str.w	r1, [sl, #20]
  40345c:	2a24      	cmp	r2, #36	; 0x24
  40345e:	d00c      	beq.n	40347a <_realloc_r+0x2f6>
  403460:	3510      	adds	r5, #16
  403462:	f10a 0218 	add.w	r2, sl, #24
  403466:	e7b9      	b.n	4033dc <_realloc_r+0x258>
  403468:	692b      	ldr	r3, [r5, #16]
  40346a:	6103      	str	r3, [r0, #16]
  40346c:	696b      	ldr	r3, [r5, #20]
  40346e:	6143      	str	r3, [r0, #20]
  403470:	f105 0218 	add.w	r2, r5, #24
  403474:	f100 0318 	add.w	r3, r0, #24
  403478:	e6cb      	b.n	403212 <_realloc_r+0x8e>
  40347a:	692a      	ldr	r2, [r5, #16]
  40347c:	f8ca 2018 	str.w	r2, [sl, #24]
  403480:	696a      	ldr	r2, [r5, #20]
  403482:	f8ca 201c 	str.w	r2, [sl, #28]
  403486:	3518      	adds	r5, #24
  403488:	f10a 0220 	add.w	r2, sl, #32
  40348c:	e7a6      	b.n	4033dc <_realloc_r+0x258>
  40348e:	4632      	mov	r2, r6
  403490:	e77f      	b.n	403392 <_realloc_r+0x20e>
  403492:	4629      	mov	r1, r5
  403494:	4630      	mov	r0, r6
  403496:	9301      	str	r3, [sp, #4]
  403498:	f7ff fe04 	bl	4030a4 <memmove>
  40349c:	9b01      	ldr	r3, [sp, #4]
  40349e:	e77e      	b.n	40339e <_realloc_r+0x21a>
  4034a0:	68a9      	ldr	r1, [r5, #8]
  4034a2:	f8ca 1010 	str.w	r1, [sl, #16]
  4034a6:	68e9      	ldr	r1, [r5, #12]
  4034a8:	f8ca 1014 	str.w	r1, [sl, #20]
  4034ac:	2a24      	cmp	r2, #36	; 0x24
  4034ae:	d003      	beq.n	4034b8 <_realloc_r+0x334>
  4034b0:	3510      	adds	r5, #16
  4034b2:	f10a 0218 	add.w	r2, sl, #24
  4034b6:	e76c      	b.n	403392 <_realloc_r+0x20e>
  4034b8:	692a      	ldr	r2, [r5, #16]
  4034ba:	f8ca 2018 	str.w	r2, [sl, #24]
  4034be:	696a      	ldr	r2, [r5, #20]
  4034c0:	f8ca 201c 	str.w	r2, [sl, #28]
  4034c4:	3518      	adds	r5, #24
  4034c6:	f10a 0220 	add.w	r2, sl, #32
  4034ca:	e762      	b.n	403392 <_realloc_r+0x20e>
  4034cc:	204005a8 	.word	0x204005a8

004034d0 <_sbrk_r>:
  4034d0:	b538      	push	{r3, r4, r5, lr}
  4034d2:	4c07      	ldr	r4, [pc, #28]	; (4034f0 <_sbrk_r+0x20>)
  4034d4:	2300      	movs	r3, #0
  4034d6:	4605      	mov	r5, r0
  4034d8:	4608      	mov	r0, r1
  4034da:	6023      	str	r3, [r4, #0]
  4034dc:	f7fd fa98 	bl	400a10 <_sbrk>
  4034e0:	1c43      	adds	r3, r0, #1
  4034e2:	d000      	beq.n	4034e6 <_sbrk_r+0x16>
  4034e4:	bd38      	pop	{r3, r4, r5, pc}
  4034e6:	6823      	ldr	r3, [r4, #0]
  4034e8:	2b00      	cmp	r3, #0
  4034ea:	d0fb      	beq.n	4034e4 <_sbrk_r+0x14>
  4034ec:	602b      	str	r3, [r5, #0]
  4034ee:	bd38      	pop	{r3, r4, r5, pc}
  4034f0:	20400ab0 	.word	0x20400ab0

004034f4 <__sread>:
  4034f4:	b510      	push	{r4, lr}
  4034f6:	460c      	mov	r4, r1
  4034f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4034fc:	f000 fa66 	bl	4039cc <_read_r>
  403500:	2800      	cmp	r0, #0
  403502:	db03      	blt.n	40350c <__sread+0x18>
  403504:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403506:	4403      	add	r3, r0
  403508:	6523      	str	r3, [r4, #80]	; 0x50
  40350a:	bd10      	pop	{r4, pc}
  40350c:	89a3      	ldrh	r3, [r4, #12]
  40350e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403512:	81a3      	strh	r3, [r4, #12]
  403514:	bd10      	pop	{r4, pc}
  403516:	bf00      	nop

00403518 <__swrite>:
  403518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40351c:	4616      	mov	r6, r2
  40351e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403522:	461f      	mov	r7, r3
  403524:	05d3      	lsls	r3, r2, #23
  403526:	460c      	mov	r4, r1
  403528:	4605      	mov	r5, r0
  40352a:	d507      	bpl.n	40353c <__swrite+0x24>
  40352c:	2200      	movs	r2, #0
  40352e:	2302      	movs	r3, #2
  403530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403534:	f000 fa34 	bl	4039a0 <_lseek_r>
  403538:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40353c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403540:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403544:	81a2      	strh	r2, [r4, #12]
  403546:	463b      	mov	r3, r7
  403548:	4632      	mov	r2, r6
  40354a:	4628      	mov	r0, r5
  40354c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403550:	f000 b914 	b.w	40377c <_write_r>

00403554 <__sseek>:
  403554:	b510      	push	{r4, lr}
  403556:	460c      	mov	r4, r1
  403558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40355c:	f000 fa20 	bl	4039a0 <_lseek_r>
  403560:	89a3      	ldrh	r3, [r4, #12]
  403562:	1c42      	adds	r2, r0, #1
  403564:	bf0e      	itee	eq
  403566:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40356a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40356e:	6520      	strne	r0, [r4, #80]	; 0x50
  403570:	81a3      	strh	r3, [r4, #12]
  403572:	bd10      	pop	{r4, pc}

00403574 <__sclose>:
  403574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403578:	f000 b978 	b.w	40386c <_close_r>
  40357c:	0000      	movs	r0, r0
	...

00403580 <strlen>:
  403580:	f890 f000 	pld	[r0]
  403584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403588:	f020 0107 	bic.w	r1, r0, #7
  40358c:	f06f 0c00 	mvn.w	ip, #0
  403590:	f010 0407 	ands.w	r4, r0, #7
  403594:	f891 f020 	pld	[r1, #32]
  403598:	f040 8049 	bne.w	40362e <strlen+0xae>
  40359c:	f04f 0400 	mov.w	r4, #0
  4035a0:	f06f 0007 	mvn.w	r0, #7
  4035a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4035a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4035ac:	f100 0008 	add.w	r0, r0, #8
  4035b0:	fa82 f24c 	uadd8	r2, r2, ip
  4035b4:	faa4 f28c 	sel	r2, r4, ip
  4035b8:	fa83 f34c 	uadd8	r3, r3, ip
  4035bc:	faa2 f38c 	sel	r3, r2, ip
  4035c0:	bb4b      	cbnz	r3, 403616 <strlen+0x96>
  4035c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4035c6:	fa82 f24c 	uadd8	r2, r2, ip
  4035ca:	f100 0008 	add.w	r0, r0, #8
  4035ce:	faa4 f28c 	sel	r2, r4, ip
  4035d2:	fa83 f34c 	uadd8	r3, r3, ip
  4035d6:	faa2 f38c 	sel	r3, r2, ip
  4035da:	b9e3      	cbnz	r3, 403616 <strlen+0x96>
  4035dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4035e0:	fa82 f24c 	uadd8	r2, r2, ip
  4035e4:	f100 0008 	add.w	r0, r0, #8
  4035e8:	faa4 f28c 	sel	r2, r4, ip
  4035ec:	fa83 f34c 	uadd8	r3, r3, ip
  4035f0:	faa2 f38c 	sel	r3, r2, ip
  4035f4:	b97b      	cbnz	r3, 403616 <strlen+0x96>
  4035f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4035fa:	f101 0120 	add.w	r1, r1, #32
  4035fe:	fa82 f24c 	uadd8	r2, r2, ip
  403602:	f100 0008 	add.w	r0, r0, #8
  403606:	faa4 f28c 	sel	r2, r4, ip
  40360a:	fa83 f34c 	uadd8	r3, r3, ip
  40360e:	faa2 f38c 	sel	r3, r2, ip
  403612:	2b00      	cmp	r3, #0
  403614:	d0c6      	beq.n	4035a4 <strlen+0x24>
  403616:	2a00      	cmp	r2, #0
  403618:	bf04      	itt	eq
  40361a:	3004      	addeq	r0, #4
  40361c:	461a      	moveq	r2, r3
  40361e:	ba12      	rev	r2, r2
  403620:	fab2 f282 	clz	r2, r2
  403624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40362c:	4770      	bx	lr
  40362e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403632:	f004 0503 	and.w	r5, r4, #3
  403636:	f1c4 0000 	rsb	r0, r4, #0
  40363a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40363e:	f014 0f04 	tst.w	r4, #4
  403642:	f891 f040 	pld	[r1, #64]	; 0x40
  403646:	fa0c f505 	lsl.w	r5, ip, r5
  40364a:	ea62 0205 	orn	r2, r2, r5
  40364e:	bf1c      	itt	ne
  403650:	ea63 0305 	ornne	r3, r3, r5
  403654:	4662      	movne	r2, ip
  403656:	f04f 0400 	mov.w	r4, #0
  40365a:	e7a9      	b.n	4035b0 <strlen+0x30>

0040365c <__swbuf_r>:
  40365c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40365e:	460d      	mov	r5, r1
  403660:	4614      	mov	r4, r2
  403662:	4606      	mov	r6, r0
  403664:	b110      	cbz	r0, 40366c <__swbuf_r+0x10>
  403666:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403668:	2b00      	cmp	r3, #0
  40366a:	d04b      	beq.n	403704 <__swbuf_r+0xa8>
  40366c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403670:	69a3      	ldr	r3, [r4, #24]
  403672:	60a3      	str	r3, [r4, #8]
  403674:	b291      	uxth	r1, r2
  403676:	0708      	lsls	r0, r1, #28
  403678:	d539      	bpl.n	4036ee <__swbuf_r+0x92>
  40367a:	6923      	ldr	r3, [r4, #16]
  40367c:	2b00      	cmp	r3, #0
  40367e:	d036      	beq.n	4036ee <__swbuf_r+0x92>
  403680:	b2ed      	uxtb	r5, r5
  403682:	0489      	lsls	r1, r1, #18
  403684:	462f      	mov	r7, r5
  403686:	d515      	bpl.n	4036b4 <__swbuf_r+0x58>
  403688:	6822      	ldr	r2, [r4, #0]
  40368a:	6961      	ldr	r1, [r4, #20]
  40368c:	1ad3      	subs	r3, r2, r3
  40368e:	428b      	cmp	r3, r1
  403690:	da1c      	bge.n	4036cc <__swbuf_r+0x70>
  403692:	3301      	adds	r3, #1
  403694:	68a1      	ldr	r1, [r4, #8]
  403696:	1c50      	adds	r0, r2, #1
  403698:	3901      	subs	r1, #1
  40369a:	60a1      	str	r1, [r4, #8]
  40369c:	6020      	str	r0, [r4, #0]
  40369e:	7015      	strb	r5, [r2, #0]
  4036a0:	6962      	ldr	r2, [r4, #20]
  4036a2:	429a      	cmp	r2, r3
  4036a4:	d01a      	beq.n	4036dc <__swbuf_r+0x80>
  4036a6:	89a3      	ldrh	r3, [r4, #12]
  4036a8:	07db      	lsls	r3, r3, #31
  4036aa:	d501      	bpl.n	4036b0 <__swbuf_r+0x54>
  4036ac:	2d0a      	cmp	r5, #10
  4036ae:	d015      	beq.n	4036dc <__swbuf_r+0x80>
  4036b0:	4638      	mov	r0, r7
  4036b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4036b4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4036b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4036ba:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4036be:	81a2      	strh	r2, [r4, #12]
  4036c0:	6822      	ldr	r2, [r4, #0]
  4036c2:	6661      	str	r1, [r4, #100]	; 0x64
  4036c4:	6961      	ldr	r1, [r4, #20]
  4036c6:	1ad3      	subs	r3, r2, r3
  4036c8:	428b      	cmp	r3, r1
  4036ca:	dbe2      	blt.n	403692 <__swbuf_r+0x36>
  4036cc:	4621      	mov	r1, r4
  4036ce:	4630      	mov	r0, r6
  4036d0:	f7fe fc96 	bl	402000 <_fflush_r>
  4036d4:	b940      	cbnz	r0, 4036e8 <__swbuf_r+0x8c>
  4036d6:	6822      	ldr	r2, [r4, #0]
  4036d8:	2301      	movs	r3, #1
  4036da:	e7db      	b.n	403694 <__swbuf_r+0x38>
  4036dc:	4621      	mov	r1, r4
  4036de:	4630      	mov	r0, r6
  4036e0:	f7fe fc8e 	bl	402000 <_fflush_r>
  4036e4:	2800      	cmp	r0, #0
  4036e6:	d0e3      	beq.n	4036b0 <__swbuf_r+0x54>
  4036e8:	f04f 37ff 	mov.w	r7, #4294967295
  4036ec:	e7e0      	b.n	4036b0 <__swbuf_r+0x54>
  4036ee:	4621      	mov	r1, r4
  4036f0:	4630      	mov	r0, r6
  4036f2:	f7fe fb71 	bl	401dd8 <__swsetup_r>
  4036f6:	2800      	cmp	r0, #0
  4036f8:	d1f6      	bne.n	4036e8 <__swbuf_r+0x8c>
  4036fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4036fe:	6923      	ldr	r3, [r4, #16]
  403700:	b291      	uxth	r1, r2
  403702:	e7bd      	b.n	403680 <__swbuf_r+0x24>
  403704:	f7fe fcd4 	bl	4020b0 <__sinit>
  403708:	e7b0      	b.n	40366c <__swbuf_r+0x10>
  40370a:	bf00      	nop

0040370c <_wcrtomb_r>:
  40370c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40370e:	4606      	mov	r6, r0
  403710:	b085      	sub	sp, #20
  403712:	461f      	mov	r7, r3
  403714:	b189      	cbz	r1, 40373a <_wcrtomb_r+0x2e>
  403716:	4c10      	ldr	r4, [pc, #64]	; (403758 <_wcrtomb_r+0x4c>)
  403718:	4d10      	ldr	r5, [pc, #64]	; (40375c <_wcrtomb_r+0x50>)
  40371a:	6824      	ldr	r4, [r4, #0]
  40371c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40371e:	2c00      	cmp	r4, #0
  403720:	bf08      	it	eq
  403722:	462c      	moveq	r4, r5
  403724:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403728:	47a0      	blx	r4
  40372a:	1c43      	adds	r3, r0, #1
  40372c:	d103      	bne.n	403736 <_wcrtomb_r+0x2a>
  40372e:	2200      	movs	r2, #0
  403730:	238a      	movs	r3, #138	; 0x8a
  403732:	603a      	str	r2, [r7, #0]
  403734:	6033      	str	r3, [r6, #0]
  403736:	b005      	add	sp, #20
  403738:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40373a:	460c      	mov	r4, r1
  40373c:	4906      	ldr	r1, [pc, #24]	; (403758 <_wcrtomb_r+0x4c>)
  40373e:	4a07      	ldr	r2, [pc, #28]	; (40375c <_wcrtomb_r+0x50>)
  403740:	6809      	ldr	r1, [r1, #0]
  403742:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403744:	2900      	cmp	r1, #0
  403746:	bf08      	it	eq
  403748:	4611      	moveq	r1, r2
  40374a:	4622      	mov	r2, r4
  40374c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403750:	a901      	add	r1, sp, #4
  403752:	47a0      	blx	r4
  403754:	e7e9      	b.n	40372a <_wcrtomb_r+0x1e>
  403756:	bf00      	nop
  403758:	20400008 	.word	0x20400008
  40375c:	2040043c 	.word	0x2040043c

00403760 <__ascii_wctomb>:
  403760:	b121      	cbz	r1, 40376c <__ascii_wctomb+0xc>
  403762:	2aff      	cmp	r2, #255	; 0xff
  403764:	d804      	bhi.n	403770 <__ascii_wctomb+0x10>
  403766:	700a      	strb	r2, [r1, #0]
  403768:	2001      	movs	r0, #1
  40376a:	4770      	bx	lr
  40376c:	4608      	mov	r0, r1
  40376e:	4770      	bx	lr
  403770:	238a      	movs	r3, #138	; 0x8a
  403772:	6003      	str	r3, [r0, #0]
  403774:	f04f 30ff 	mov.w	r0, #4294967295
  403778:	4770      	bx	lr
  40377a:	bf00      	nop

0040377c <_write_r>:
  40377c:	b570      	push	{r4, r5, r6, lr}
  40377e:	460d      	mov	r5, r1
  403780:	4c08      	ldr	r4, [pc, #32]	; (4037a4 <_write_r+0x28>)
  403782:	4611      	mov	r1, r2
  403784:	4606      	mov	r6, r0
  403786:	461a      	mov	r2, r3
  403788:	4628      	mov	r0, r5
  40378a:	2300      	movs	r3, #0
  40378c:	6023      	str	r3, [r4, #0]
  40378e:	f7fc fd77 	bl	400280 <_write>
  403792:	1c43      	adds	r3, r0, #1
  403794:	d000      	beq.n	403798 <_write_r+0x1c>
  403796:	bd70      	pop	{r4, r5, r6, pc}
  403798:	6823      	ldr	r3, [r4, #0]
  40379a:	2b00      	cmp	r3, #0
  40379c:	d0fb      	beq.n	403796 <_write_r+0x1a>
  40379e:	6033      	str	r3, [r6, #0]
  4037a0:	bd70      	pop	{r4, r5, r6, pc}
  4037a2:	bf00      	nop
  4037a4:	20400ab0 	.word	0x20400ab0

004037a8 <__register_exitproc>:
  4037a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4037ac:	4d2c      	ldr	r5, [pc, #176]	; (403860 <__register_exitproc+0xb8>)
  4037ae:	4606      	mov	r6, r0
  4037b0:	6828      	ldr	r0, [r5, #0]
  4037b2:	4698      	mov	r8, r3
  4037b4:	460f      	mov	r7, r1
  4037b6:	4691      	mov	r9, r2
  4037b8:	f7ff f83a 	bl	402830 <__retarget_lock_acquire_recursive>
  4037bc:	4b29      	ldr	r3, [pc, #164]	; (403864 <__register_exitproc+0xbc>)
  4037be:	681c      	ldr	r4, [r3, #0]
  4037c0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4037c4:	2b00      	cmp	r3, #0
  4037c6:	d03e      	beq.n	403846 <__register_exitproc+0x9e>
  4037c8:	685a      	ldr	r2, [r3, #4]
  4037ca:	2a1f      	cmp	r2, #31
  4037cc:	dc1c      	bgt.n	403808 <__register_exitproc+0x60>
  4037ce:	f102 0e01 	add.w	lr, r2, #1
  4037d2:	b176      	cbz	r6, 4037f2 <__register_exitproc+0x4a>
  4037d4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4037d8:	2401      	movs	r4, #1
  4037da:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4037de:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4037e2:	4094      	lsls	r4, r2
  4037e4:	4320      	orrs	r0, r4
  4037e6:	2e02      	cmp	r6, #2
  4037e8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4037ec:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4037f0:	d023      	beq.n	40383a <__register_exitproc+0x92>
  4037f2:	3202      	adds	r2, #2
  4037f4:	f8c3 e004 	str.w	lr, [r3, #4]
  4037f8:	6828      	ldr	r0, [r5, #0]
  4037fa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4037fe:	f7ff f819 	bl	402834 <__retarget_lock_release_recursive>
  403802:	2000      	movs	r0, #0
  403804:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403808:	4b17      	ldr	r3, [pc, #92]	; (403868 <__register_exitproc+0xc0>)
  40380a:	b30b      	cbz	r3, 403850 <__register_exitproc+0xa8>
  40380c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403810:	f7ff f88a 	bl	402928 <malloc>
  403814:	4603      	mov	r3, r0
  403816:	b1d8      	cbz	r0, 403850 <__register_exitproc+0xa8>
  403818:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40381c:	6002      	str	r2, [r0, #0]
  40381e:	2100      	movs	r1, #0
  403820:	6041      	str	r1, [r0, #4]
  403822:	460a      	mov	r2, r1
  403824:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403828:	f04f 0e01 	mov.w	lr, #1
  40382c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403830:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403834:	2e00      	cmp	r6, #0
  403836:	d0dc      	beq.n	4037f2 <__register_exitproc+0x4a>
  403838:	e7cc      	b.n	4037d4 <__register_exitproc+0x2c>
  40383a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40383e:	430c      	orrs	r4, r1
  403840:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403844:	e7d5      	b.n	4037f2 <__register_exitproc+0x4a>
  403846:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40384a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40384e:	e7bb      	b.n	4037c8 <__register_exitproc+0x20>
  403850:	6828      	ldr	r0, [r5, #0]
  403852:	f7fe ffef 	bl	402834 <__retarget_lock_release_recursive>
  403856:	f04f 30ff 	mov.w	r0, #4294967295
  40385a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40385e:	bf00      	nop
  403860:	20400438 	.word	0x20400438
  403864:	00403d6c 	.word	0x00403d6c
  403868:	00402929 	.word	0x00402929

0040386c <_close_r>:
  40386c:	b538      	push	{r3, r4, r5, lr}
  40386e:	4c07      	ldr	r4, [pc, #28]	; (40388c <_close_r+0x20>)
  403870:	2300      	movs	r3, #0
  403872:	4605      	mov	r5, r0
  403874:	4608      	mov	r0, r1
  403876:	6023      	str	r3, [r4, #0]
  403878:	f7fd f8e6 	bl	400a48 <_close>
  40387c:	1c43      	adds	r3, r0, #1
  40387e:	d000      	beq.n	403882 <_close_r+0x16>
  403880:	bd38      	pop	{r3, r4, r5, pc}
  403882:	6823      	ldr	r3, [r4, #0]
  403884:	2b00      	cmp	r3, #0
  403886:	d0fb      	beq.n	403880 <_close_r+0x14>
  403888:	602b      	str	r3, [r5, #0]
  40388a:	bd38      	pop	{r3, r4, r5, pc}
  40388c:	20400ab0 	.word	0x20400ab0

00403890 <_fclose_r>:
  403890:	b570      	push	{r4, r5, r6, lr}
  403892:	b159      	cbz	r1, 4038ac <_fclose_r+0x1c>
  403894:	4605      	mov	r5, r0
  403896:	460c      	mov	r4, r1
  403898:	b110      	cbz	r0, 4038a0 <_fclose_r+0x10>
  40389a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40389c:	2b00      	cmp	r3, #0
  40389e:	d03c      	beq.n	40391a <_fclose_r+0x8a>
  4038a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4038a2:	07d8      	lsls	r0, r3, #31
  4038a4:	d505      	bpl.n	4038b2 <_fclose_r+0x22>
  4038a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038aa:	b92b      	cbnz	r3, 4038b8 <_fclose_r+0x28>
  4038ac:	2600      	movs	r6, #0
  4038ae:	4630      	mov	r0, r6
  4038b0:	bd70      	pop	{r4, r5, r6, pc}
  4038b2:	89a3      	ldrh	r3, [r4, #12]
  4038b4:	0599      	lsls	r1, r3, #22
  4038b6:	d53c      	bpl.n	403932 <_fclose_r+0xa2>
  4038b8:	4621      	mov	r1, r4
  4038ba:	4628      	mov	r0, r5
  4038bc:	f7fe fb00 	bl	401ec0 <__sflush_r>
  4038c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4038c2:	4606      	mov	r6, r0
  4038c4:	b133      	cbz	r3, 4038d4 <_fclose_r+0x44>
  4038c6:	69e1      	ldr	r1, [r4, #28]
  4038c8:	4628      	mov	r0, r5
  4038ca:	4798      	blx	r3
  4038cc:	2800      	cmp	r0, #0
  4038ce:	bfb8      	it	lt
  4038d0:	f04f 36ff 	movlt.w	r6, #4294967295
  4038d4:	89a3      	ldrh	r3, [r4, #12]
  4038d6:	061a      	lsls	r2, r3, #24
  4038d8:	d422      	bmi.n	403920 <_fclose_r+0x90>
  4038da:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4038dc:	b141      	cbz	r1, 4038f0 <_fclose_r+0x60>
  4038de:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4038e2:	4299      	cmp	r1, r3
  4038e4:	d002      	beq.n	4038ec <_fclose_r+0x5c>
  4038e6:	4628      	mov	r0, r5
  4038e8:	f7fe fd08 	bl	4022fc <_free_r>
  4038ec:	2300      	movs	r3, #0
  4038ee:	6323      	str	r3, [r4, #48]	; 0x30
  4038f0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4038f2:	b121      	cbz	r1, 4038fe <_fclose_r+0x6e>
  4038f4:	4628      	mov	r0, r5
  4038f6:	f7fe fd01 	bl	4022fc <_free_r>
  4038fa:	2300      	movs	r3, #0
  4038fc:	6463      	str	r3, [r4, #68]	; 0x44
  4038fe:	f7fe fc03 	bl	402108 <__sfp_lock_acquire>
  403902:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403904:	2200      	movs	r2, #0
  403906:	07db      	lsls	r3, r3, #31
  403908:	81a2      	strh	r2, [r4, #12]
  40390a:	d50e      	bpl.n	40392a <_fclose_r+0x9a>
  40390c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40390e:	f7fe ff8d 	bl	40282c <__retarget_lock_close_recursive>
  403912:	f7fe fbff 	bl	402114 <__sfp_lock_release>
  403916:	4630      	mov	r0, r6
  403918:	bd70      	pop	{r4, r5, r6, pc}
  40391a:	f7fe fbc9 	bl	4020b0 <__sinit>
  40391e:	e7bf      	b.n	4038a0 <_fclose_r+0x10>
  403920:	6921      	ldr	r1, [r4, #16]
  403922:	4628      	mov	r0, r5
  403924:	f7fe fcea 	bl	4022fc <_free_r>
  403928:	e7d7      	b.n	4038da <_fclose_r+0x4a>
  40392a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40392c:	f7fe ff82 	bl	402834 <__retarget_lock_release_recursive>
  403930:	e7ec      	b.n	40390c <_fclose_r+0x7c>
  403932:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403934:	f7fe ff7c 	bl	402830 <__retarget_lock_acquire_recursive>
  403938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40393c:	2b00      	cmp	r3, #0
  40393e:	d1bb      	bne.n	4038b8 <_fclose_r+0x28>
  403940:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403942:	f016 0601 	ands.w	r6, r6, #1
  403946:	d1b1      	bne.n	4038ac <_fclose_r+0x1c>
  403948:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40394a:	f7fe ff73 	bl	402834 <__retarget_lock_release_recursive>
  40394e:	4630      	mov	r0, r6
  403950:	bd70      	pop	{r4, r5, r6, pc}
  403952:	bf00      	nop

00403954 <_fstat_r>:
  403954:	b538      	push	{r3, r4, r5, lr}
  403956:	460b      	mov	r3, r1
  403958:	4c07      	ldr	r4, [pc, #28]	; (403978 <_fstat_r+0x24>)
  40395a:	4605      	mov	r5, r0
  40395c:	4611      	mov	r1, r2
  40395e:	4618      	mov	r0, r3
  403960:	2300      	movs	r3, #0
  403962:	6023      	str	r3, [r4, #0]
  403964:	f7fd f873 	bl	400a4e <_fstat>
  403968:	1c43      	adds	r3, r0, #1
  40396a:	d000      	beq.n	40396e <_fstat_r+0x1a>
  40396c:	bd38      	pop	{r3, r4, r5, pc}
  40396e:	6823      	ldr	r3, [r4, #0]
  403970:	2b00      	cmp	r3, #0
  403972:	d0fb      	beq.n	40396c <_fstat_r+0x18>
  403974:	602b      	str	r3, [r5, #0]
  403976:	bd38      	pop	{r3, r4, r5, pc}
  403978:	20400ab0 	.word	0x20400ab0

0040397c <_isatty_r>:
  40397c:	b538      	push	{r3, r4, r5, lr}
  40397e:	4c07      	ldr	r4, [pc, #28]	; (40399c <_isatty_r+0x20>)
  403980:	2300      	movs	r3, #0
  403982:	4605      	mov	r5, r0
  403984:	4608      	mov	r0, r1
  403986:	6023      	str	r3, [r4, #0]
  403988:	f7fd f866 	bl	400a58 <_isatty>
  40398c:	1c43      	adds	r3, r0, #1
  40398e:	d000      	beq.n	403992 <_isatty_r+0x16>
  403990:	bd38      	pop	{r3, r4, r5, pc}
  403992:	6823      	ldr	r3, [r4, #0]
  403994:	2b00      	cmp	r3, #0
  403996:	d0fb      	beq.n	403990 <_isatty_r+0x14>
  403998:	602b      	str	r3, [r5, #0]
  40399a:	bd38      	pop	{r3, r4, r5, pc}
  40399c:	20400ab0 	.word	0x20400ab0

004039a0 <_lseek_r>:
  4039a0:	b570      	push	{r4, r5, r6, lr}
  4039a2:	460d      	mov	r5, r1
  4039a4:	4c08      	ldr	r4, [pc, #32]	; (4039c8 <_lseek_r+0x28>)
  4039a6:	4611      	mov	r1, r2
  4039a8:	4606      	mov	r6, r0
  4039aa:	461a      	mov	r2, r3
  4039ac:	4628      	mov	r0, r5
  4039ae:	2300      	movs	r3, #0
  4039b0:	6023      	str	r3, [r4, #0]
  4039b2:	f7fd f853 	bl	400a5c <_lseek>
  4039b6:	1c43      	adds	r3, r0, #1
  4039b8:	d000      	beq.n	4039bc <_lseek_r+0x1c>
  4039ba:	bd70      	pop	{r4, r5, r6, pc}
  4039bc:	6823      	ldr	r3, [r4, #0]
  4039be:	2b00      	cmp	r3, #0
  4039c0:	d0fb      	beq.n	4039ba <_lseek_r+0x1a>
  4039c2:	6033      	str	r3, [r6, #0]
  4039c4:	bd70      	pop	{r4, r5, r6, pc}
  4039c6:	bf00      	nop
  4039c8:	20400ab0 	.word	0x20400ab0

004039cc <_read_r>:
  4039cc:	b570      	push	{r4, r5, r6, lr}
  4039ce:	460d      	mov	r5, r1
  4039d0:	4c08      	ldr	r4, [pc, #32]	; (4039f4 <_read_r+0x28>)
  4039d2:	4611      	mov	r1, r2
  4039d4:	4606      	mov	r6, r0
  4039d6:	461a      	mov	r2, r3
  4039d8:	4628      	mov	r0, r5
  4039da:	2300      	movs	r3, #0
  4039dc:	6023      	str	r3, [r4, #0]
  4039de:	f7fc fc31 	bl	400244 <_read>
  4039e2:	1c43      	adds	r3, r0, #1
  4039e4:	d000      	beq.n	4039e8 <_read_r+0x1c>
  4039e6:	bd70      	pop	{r4, r5, r6, pc}
  4039e8:	6823      	ldr	r3, [r4, #0]
  4039ea:	2b00      	cmp	r3, #0
  4039ec:	d0fb      	beq.n	4039e6 <_read_r+0x1a>
  4039ee:	6033      	str	r3, [r6, #0]
  4039f0:	bd70      	pop	{r4, r5, r6, pc}
  4039f2:	bf00      	nop
  4039f4:	20400ab0 	.word	0x20400ab0

004039f8 <__aeabi_uldivmod>:
  4039f8:	b953      	cbnz	r3, 403a10 <__aeabi_uldivmod+0x18>
  4039fa:	b94a      	cbnz	r2, 403a10 <__aeabi_uldivmod+0x18>
  4039fc:	2900      	cmp	r1, #0
  4039fe:	bf08      	it	eq
  403a00:	2800      	cmpeq	r0, #0
  403a02:	bf1c      	itt	ne
  403a04:	f04f 31ff 	movne.w	r1, #4294967295
  403a08:	f04f 30ff 	movne.w	r0, #4294967295
  403a0c:	f000 b97a 	b.w	403d04 <__aeabi_idiv0>
  403a10:	f1ad 0c08 	sub.w	ip, sp, #8
  403a14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403a18:	f000 f806 	bl	403a28 <__udivmoddi4>
  403a1c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403a20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403a24:	b004      	add	sp, #16
  403a26:	4770      	bx	lr

00403a28 <__udivmoddi4>:
  403a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403a2c:	468c      	mov	ip, r1
  403a2e:	460d      	mov	r5, r1
  403a30:	4604      	mov	r4, r0
  403a32:	9e08      	ldr	r6, [sp, #32]
  403a34:	2b00      	cmp	r3, #0
  403a36:	d151      	bne.n	403adc <__udivmoddi4+0xb4>
  403a38:	428a      	cmp	r2, r1
  403a3a:	4617      	mov	r7, r2
  403a3c:	d96d      	bls.n	403b1a <__udivmoddi4+0xf2>
  403a3e:	fab2 fe82 	clz	lr, r2
  403a42:	f1be 0f00 	cmp.w	lr, #0
  403a46:	d00b      	beq.n	403a60 <__udivmoddi4+0x38>
  403a48:	f1ce 0c20 	rsb	ip, lr, #32
  403a4c:	fa01 f50e 	lsl.w	r5, r1, lr
  403a50:	fa20 fc0c 	lsr.w	ip, r0, ip
  403a54:	fa02 f70e 	lsl.w	r7, r2, lr
  403a58:	ea4c 0c05 	orr.w	ip, ip, r5
  403a5c:	fa00 f40e 	lsl.w	r4, r0, lr
  403a60:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403a64:	0c25      	lsrs	r5, r4, #16
  403a66:	fbbc f8fa 	udiv	r8, ip, sl
  403a6a:	fa1f f987 	uxth.w	r9, r7
  403a6e:	fb0a cc18 	mls	ip, sl, r8, ip
  403a72:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403a76:	fb08 f309 	mul.w	r3, r8, r9
  403a7a:	42ab      	cmp	r3, r5
  403a7c:	d90a      	bls.n	403a94 <__udivmoddi4+0x6c>
  403a7e:	19ed      	adds	r5, r5, r7
  403a80:	f108 32ff 	add.w	r2, r8, #4294967295
  403a84:	f080 8123 	bcs.w	403cce <__udivmoddi4+0x2a6>
  403a88:	42ab      	cmp	r3, r5
  403a8a:	f240 8120 	bls.w	403cce <__udivmoddi4+0x2a6>
  403a8e:	f1a8 0802 	sub.w	r8, r8, #2
  403a92:	443d      	add	r5, r7
  403a94:	1aed      	subs	r5, r5, r3
  403a96:	b2a4      	uxth	r4, r4
  403a98:	fbb5 f0fa 	udiv	r0, r5, sl
  403a9c:	fb0a 5510 	mls	r5, sl, r0, r5
  403aa0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403aa4:	fb00 f909 	mul.w	r9, r0, r9
  403aa8:	45a1      	cmp	r9, r4
  403aaa:	d909      	bls.n	403ac0 <__udivmoddi4+0x98>
  403aac:	19e4      	adds	r4, r4, r7
  403aae:	f100 33ff 	add.w	r3, r0, #4294967295
  403ab2:	f080 810a 	bcs.w	403cca <__udivmoddi4+0x2a2>
  403ab6:	45a1      	cmp	r9, r4
  403ab8:	f240 8107 	bls.w	403cca <__udivmoddi4+0x2a2>
  403abc:	3802      	subs	r0, #2
  403abe:	443c      	add	r4, r7
  403ac0:	eba4 0409 	sub.w	r4, r4, r9
  403ac4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ac8:	2100      	movs	r1, #0
  403aca:	2e00      	cmp	r6, #0
  403acc:	d061      	beq.n	403b92 <__udivmoddi4+0x16a>
  403ace:	fa24 f40e 	lsr.w	r4, r4, lr
  403ad2:	2300      	movs	r3, #0
  403ad4:	6034      	str	r4, [r6, #0]
  403ad6:	6073      	str	r3, [r6, #4]
  403ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403adc:	428b      	cmp	r3, r1
  403ade:	d907      	bls.n	403af0 <__udivmoddi4+0xc8>
  403ae0:	2e00      	cmp	r6, #0
  403ae2:	d054      	beq.n	403b8e <__udivmoddi4+0x166>
  403ae4:	2100      	movs	r1, #0
  403ae6:	e886 0021 	stmia.w	r6, {r0, r5}
  403aea:	4608      	mov	r0, r1
  403aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403af0:	fab3 f183 	clz	r1, r3
  403af4:	2900      	cmp	r1, #0
  403af6:	f040 808e 	bne.w	403c16 <__udivmoddi4+0x1ee>
  403afa:	42ab      	cmp	r3, r5
  403afc:	d302      	bcc.n	403b04 <__udivmoddi4+0xdc>
  403afe:	4282      	cmp	r2, r0
  403b00:	f200 80fa 	bhi.w	403cf8 <__udivmoddi4+0x2d0>
  403b04:	1a84      	subs	r4, r0, r2
  403b06:	eb65 0503 	sbc.w	r5, r5, r3
  403b0a:	2001      	movs	r0, #1
  403b0c:	46ac      	mov	ip, r5
  403b0e:	2e00      	cmp	r6, #0
  403b10:	d03f      	beq.n	403b92 <__udivmoddi4+0x16a>
  403b12:	e886 1010 	stmia.w	r6, {r4, ip}
  403b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b1a:	b912      	cbnz	r2, 403b22 <__udivmoddi4+0xfa>
  403b1c:	2701      	movs	r7, #1
  403b1e:	fbb7 f7f2 	udiv	r7, r7, r2
  403b22:	fab7 fe87 	clz	lr, r7
  403b26:	f1be 0f00 	cmp.w	lr, #0
  403b2a:	d134      	bne.n	403b96 <__udivmoddi4+0x16e>
  403b2c:	1beb      	subs	r3, r5, r7
  403b2e:	0c3a      	lsrs	r2, r7, #16
  403b30:	fa1f fc87 	uxth.w	ip, r7
  403b34:	2101      	movs	r1, #1
  403b36:	fbb3 f8f2 	udiv	r8, r3, r2
  403b3a:	0c25      	lsrs	r5, r4, #16
  403b3c:	fb02 3318 	mls	r3, r2, r8, r3
  403b40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403b44:	fb0c f308 	mul.w	r3, ip, r8
  403b48:	42ab      	cmp	r3, r5
  403b4a:	d907      	bls.n	403b5c <__udivmoddi4+0x134>
  403b4c:	19ed      	adds	r5, r5, r7
  403b4e:	f108 30ff 	add.w	r0, r8, #4294967295
  403b52:	d202      	bcs.n	403b5a <__udivmoddi4+0x132>
  403b54:	42ab      	cmp	r3, r5
  403b56:	f200 80d1 	bhi.w	403cfc <__udivmoddi4+0x2d4>
  403b5a:	4680      	mov	r8, r0
  403b5c:	1aed      	subs	r5, r5, r3
  403b5e:	b2a3      	uxth	r3, r4
  403b60:	fbb5 f0f2 	udiv	r0, r5, r2
  403b64:	fb02 5510 	mls	r5, r2, r0, r5
  403b68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403b6c:	fb0c fc00 	mul.w	ip, ip, r0
  403b70:	45a4      	cmp	ip, r4
  403b72:	d907      	bls.n	403b84 <__udivmoddi4+0x15c>
  403b74:	19e4      	adds	r4, r4, r7
  403b76:	f100 33ff 	add.w	r3, r0, #4294967295
  403b7a:	d202      	bcs.n	403b82 <__udivmoddi4+0x15a>
  403b7c:	45a4      	cmp	ip, r4
  403b7e:	f200 80b8 	bhi.w	403cf2 <__udivmoddi4+0x2ca>
  403b82:	4618      	mov	r0, r3
  403b84:	eba4 040c 	sub.w	r4, r4, ip
  403b88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403b8c:	e79d      	b.n	403aca <__udivmoddi4+0xa2>
  403b8e:	4631      	mov	r1, r6
  403b90:	4630      	mov	r0, r6
  403b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b96:	f1ce 0420 	rsb	r4, lr, #32
  403b9a:	fa05 f30e 	lsl.w	r3, r5, lr
  403b9e:	fa07 f70e 	lsl.w	r7, r7, lr
  403ba2:	fa20 f804 	lsr.w	r8, r0, r4
  403ba6:	0c3a      	lsrs	r2, r7, #16
  403ba8:	fa25 f404 	lsr.w	r4, r5, r4
  403bac:	ea48 0803 	orr.w	r8, r8, r3
  403bb0:	fbb4 f1f2 	udiv	r1, r4, r2
  403bb4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403bb8:	fb02 4411 	mls	r4, r2, r1, r4
  403bbc:	fa1f fc87 	uxth.w	ip, r7
  403bc0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403bc4:	fb01 f30c 	mul.w	r3, r1, ip
  403bc8:	42ab      	cmp	r3, r5
  403bca:	fa00 f40e 	lsl.w	r4, r0, lr
  403bce:	d909      	bls.n	403be4 <__udivmoddi4+0x1bc>
  403bd0:	19ed      	adds	r5, r5, r7
  403bd2:	f101 30ff 	add.w	r0, r1, #4294967295
  403bd6:	f080 808a 	bcs.w	403cee <__udivmoddi4+0x2c6>
  403bda:	42ab      	cmp	r3, r5
  403bdc:	f240 8087 	bls.w	403cee <__udivmoddi4+0x2c6>
  403be0:	3902      	subs	r1, #2
  403be2:	443d      	add	r5, r7
  403be4:	1aeb      	subs	r3, r5, r3
  403be6:	fa1f f588 	uxth.w	r5, r8
  403bea:	fbb3 f0f2 	udiv	r0, r3, r2
  403bee:	fb02 3310 	mls	r3, r2, r0, r3
  403bf2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403bf6:	fb00 f30c 	mul.w	r3, r0, ip
  403bfa:	42ab      	cmp	r3, r5
  403bfc:	d907      	bls.n	403c0e <__udivmoddi4+0x1e6>
  403bfe:	19ed      	adds	r5, r5, r7
  403c00:	f100 38ff 	add.w	r8, r0, #4294967295
  403c04:	d26f      	bcs.n	403ce6 <__udivmoddi4+0x2be>
  403c06:	42ab      	cmp	r3, r5
  403c08:	d96d      	bls.n	403ce6 <__udivmoddi4+0x2be>
  403c0a:	3802      	subs	r0, #2
  403c0c:	443d      	add	r5, r7
  403c0e:	1aeb      	subs	r3, r5, r3
  403c10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403c14:	e78f      	b.n	403b36 <__udivmoddi4+0x10e>
  403c16:	f1c1 0720 	rsb	r7, r1, #32
  403c1a:	fa22 f807 	lsr.w	r8, r2, r7
  403c1e:	408b      	lsls	r3, r1
  403c20:	fa05 f401 	lsl.w	r4, r5, r1
  403c24:	ea48 0303 	orr.w	r3, r8, r3
  403c28:	fa20 fe07 	lsr.w	lr, r0, r7
  403c2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403c30:	40fd      	lsrs	r5, r7
  403c32:	ea4e 0e04 	orr.w	lr, lr, r4
  403c36:	fbb5 f9fc 	udiv	r9, r5, ip
  403c3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403c3e:	fb0c 5519 	mls	r5, ip, r9, r5
  403c42:	fa1f f883 	uxth.w	r8, r3
  403c46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403c4a:	fb09 f408 	mul.w	r4, r9, r8
  403c4e:	42ac      	cmp	r4, r5
  403c50:	fa02 f201 	lsl.w	r2, r2, r1
  403c54:	fa00 fa01 	lsl.w	sl, r0, r1
  403c58:	d908      	bls.n	403c6c <__udivmoddi4+0x244>
  403c5a:	18ed      	adds	r5, r5, r3
  403c5c:	f109 30ff 	add.w	r0, r9, #4294967295
  403c60:	d243      	bcs.n	403cea <__udivmoddi4+0x2c2>
  403c62:	42ac      	cmp	r4, r5
  403c64:	d941      	bls.n	403cea <__udivmoddi4+0x2c2>
  403c66:	f1a9 0902 	sub.w	r9, r9, #2
  403c6a:	441d      	add	r5, r3
  403c6c:	1b2d      	subs	r5, r5, r4
  403c6e:	fa1f fe8e 	uxth.w	lr, lr
  403c72:	fbb5 f0fc 	udiv	r0, r5, ip
  403c76:	fb0c 5510 	mls	r5, ip, r0, r5
  403c7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403c7e:	fb00 f808 	mul.w	r8, r0, r8
  403c82:	45a0      	cmp	r8, r4
  403c84:	d907      	bls.n	403c96 <__udivmoddi4+0x26e>
  403c86:	18e4      	adds	r4, r4, r3
  403c88:	f100 35ff 	add.w	r5, r0, #4294967295
  403c8c:	d229      	bcs.n	403ce2 <__udivmoddi4+0x2ba>
  403c8e:	45a0      	cmp	r8, r4
  403c90:	d927      	bls.n	403ce2 <__udivmoddi4+0x2ba>
  403c92:	3802      	subs	r0, #2
  403c94:	441c      	add	r4, r3
  403c96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403c9a:	eba4 0408 	sub.w	r4, r4, r8
  403c9e:	fba0 8902 	umull	r8, r9, r0, r2
  403ca2:	454c      	cmp	r4, r9
  403ca4:	46c6      	mov	lr, r8
  403ca6:	464d      	mov	r5, r9
  403ca8:	d315      	bcc.n	403cd6 <__udivmoddi4+0x2ae>
  403caa:	d012      	beq.n	403cd2 <__udivmoddi4+0x2aa>
  403cac:	b156      	cbz	r6, 403cc4 <__udivmoddi4+0x29c>
  403cae:	ebba 030e 	subs.w	r3, sl, lr
  403cb2:	eb64 0405 	sbc.w	r4, r4, r5
  403cb6:	fa04 f707 	lsl.w	r7, r4, r7
  403cba:	40cb      	lsrs	r3, r1
  403cbc:	431f      	orrs	r7, r3
  403cbe:	40cc      	lsrs	r4, r1
  403cc0:	6037      	str	r7, [r6, #0]
  403cc2:	6074      	str	r4, [r6, #4]
  403cc4:	2100      	movs	r1, #0
  403cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403cca:	4618      	mov	r0, r3
  403ccc:	e6f8      	b.n	403ac0 <__udivmoddi4+0x98>
  403cce:	4690      	mov	r8, r2
  403cd0:	e6e0      	b.n	403a94 <__udivmoddi4+0x6c>
  403cd2:	45c2      	cmp	sl, r8
  403cd4:	d2ea      	bcs.n	403cac <__udivmoddi4+0x284>
  403cd6:	ebb8 0e02 	subs.w	lr, r8, r2
  403cda:	eb69 0503 	sbc.w	r5, r9, r3
  403cde:	3801      	subs	r0, #1
  403ce0:	e7e4      	b.n	403cac <__udivmoddi4+0x284>
  403ce2:	4628      	mov	r0, r5
  403ce4:	e7d7      	b.n	403c96 <__udivmoddi4+0x26e>
  403ce6:	4640      	mov	r0, r8
  403ce8:	e791      	b.n	403c0e <__udivmoddi4+0x1e6>
  403cea:	4681      	mov	r9, r0
  403cec:	e7be      	b.n	403c6c <__udivmoddi4+0x244>
  403cee:	4601      	mov	r1, r0
  403cf0:	e778      	b.n	403be4 <__udivmoddi4+0x1bc>
  403cf2:	3802      	subs	r0, #2
  403cf4:	443c      	add	r4, r7
  403cf6:	e745      	b.n	403b84 <__udivmoddi4+0x15c>
  403cf8:	4608      	mov	r0, r1
  403cfa:	e708      	b.n	403b0e <__udivmoddi4+0xe6>
  403cfc:	f1a8 0802 	sub.w	r8, r8, #2
  403d00:	443d      	add	r5, r7
  403d02:	e72b      	b.n	403b5c <__udivmoddi4+0x134>

00403d04 <__aeabi_idiv0>:
  403d04:	4770      	bx	lr
  403d06:	bf00      	nop
  403d08:	54202d2d 	.word	0x54202d2d
  403d0c:	20474e52 	.word	0x20474e52
  403d10:	6d617845 	.word	0x6d617845
  403d14:	20656c70 	.word	0x20656c70
  403d18:	0d0a2d2d 	.word	0x0d0a2d2d
  403d1c:	00000000 	.word	0x00000000
  403d20:	454d4153 	.word	0x454d4153
  403d24:	582d3037 	.word	0x582d3037
  403d28:	00444c50 	.word	0x00444c50
  403d2c:	25202d2d 	.word	0x25202d2d
  403d30:	000d0a73 	.word	0x000d0a73
  403d34:	343a3631 	.word	0x343a3631
  403d38:	39343a33 	.word	0x39343a33
  403d3c:	00000000 	.word	0x00000000
  403d40:	206e754a 	.word	0x206e754a
  403d44:	32203820 	.word	0x32203820
  403d48:	00323230 	.word	0x00323230
  403d4c:	43202d2d 	.word	0x43202d2d
  403d50:	69706d6f 	.word	0x69706d6f
  403d54:	3a64656c 	.word	0x3a64656c
  403d58:	20732520 	.word	0x20732520
  403d5c:	2d207325 	.word	0x2d207325
  403d60:	0a0d0a2d 	.word	0x0a0d0a2d
  403d64:	00000000 	.word	0x00000000
  403d68:	000a6425 	.word	0x000a6425

00403d6c <_global_impure_ptr>:
  403d6c:	20400010 33323130 37363534 42413938     ..@ 0123456789AB
  403d7c:	46454443 00000000 33323130 37363534     CDEF....01234567
  403d8c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  403d9c:	0000296c                                l)..

00403da0 <blanks.7217>:
  403da0:	20202020 20202020 20202020 20202020                     

00403db0 <zeroes.7218>:
  403db0:	30303030 30303030 30303030 30303030     0000000000000000
  403dc0:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00403dd0 <_ctype_>:
  403dd0:	20202000 20202020 28282020 20282828     .         ((((( 
  403de0:	20202020 20202020 20202020 20202020                     
  403df0:	10108820 10101010 10101010 10101010      ...............
  403e00:	04040410 04040404 10040404 10101010     ................
  403e10:	41411010 41414141 01010101 01010101     ..AAAAAA........
  403e20:	01010101 01010101 01010101 10101010     ................
  403e30:	42421010 42424242 02020202 02020202     ..BBBBBB........
  403e40:	02020202 02020202 02020202 10101010     ................
  403e50:	00000020 00000000 00000000 00000000      ...............
	...

00403ed4 <_init>:
  403ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403ed6:	bf00      	nop
  403ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403eda:	bc08      	pop	{r3}
  403edc:	469e      	mov	lr, r3
  403ede:	4770      	bx	lr

00403ee0 <__init_array_start>:
  403ee0:	00401ea1 	.word	0x00401ea1

00403ee4 <__frame_dummy_init_array_entry>:
  403ee4:	0040018d                                ..@.

00403ee8 <_fini>:
  403ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403eea:	bf00      	nop
  403eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403eee:	bc08      	pop	{r3}
  403ef0:	469e      	mov	lr, r3
  403ef2:	4770      	bx	lr

00403ef4 <__fini_array_start>:
  403ef4:	00400169 	.word	0x00400169
