// Seed: 901658330
module module_0;
  wire id_2 = id_2;
  assign id_2 = id_2;
  tri id_3 = id_1 - 1'h0;
  wor id_4, id_5 = 1, id_6;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  wand id_4,
    input  tri  id_5
);
  assign id_0 = id_5 + 1;
  tri0 id_7, id_8, id_9, id_10, id_11;
  assign id_11 = {1{1}};
  timeunit 1ps; module_0();
  wire id_12;
  and (id_0, id_1, id_10, id_11, id_2, id_3, id_4, id_5, id_7, id_8, id_9);
  wire id_13;
  wire id_14;
  tri id_15, id_16 = 1, id_17;
endmodule
