
CGRA - Modelling and Exploration (http://cgra-me.ece.utoronto.ca/)
Copyright (c) 2015-2023 University of Toronto. All Rights Reserved.
For research and academic purposes only. Commercial use is prohibited.
Please email questions to: Jason Anderson (janders@ece.utoronto.ca)
Compiled: Nov 12 2025 02:41:36

[INFO] Parsing DFG...
[INFO] Using C++ architecture ID hycube
[INFO] Architecture description: HyCUBE CGRA Architecture
[INFO] Creating "hycube" Architecture from C++...
DEBUG: The value of II read from arguments is: 3
[INFO] Creating MRRG...
[INFO] Creating Mapper 'ClusteredMapper'...
[INFO] Reducing MRRG...
[INFO] Mapping...
SEED: 10
Num of ops: 48Calculating ASAP!
Visiting op 'const1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const1(const)
Rescheduled ops: 
Number scheduled: 1
Visiting op 'const2(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2(const)
Rescheduled ops: 
Number scheduled: 2
Visiting op 'const3(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3(const)
Rescheduled ops: 
Number scheduled: 3
Visiting op 'const4(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4(const)
Rescheduled ops: 
Number scheduled: 4
Visiting op 'const5(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const5(const)
Rescheduled ops: 
Number scheduled: 5
Visiting op 'i10_load(load)' with 1 operands:
Not scheduled: i9_addrcal(addrcal)
Latestest start: -1
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Not scheduled: i8_add(add)
Latestest start: -1
Visiting op 'i12_load(load)' with 1 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i13_call(get_real)' with 1 operands:
Not scheduled: i10_load(load)
Latestest start: -1
Visiting op 'i14_call(get_imag)' with 1 operands:
Not scheduled: i10_load(load)
Latestest start: -1
Visiting op 'i15_call(get_real)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i16_call(get_imag)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_ashr(ashr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_ashr(ashr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i13_call(get_real)
Latestest start: -1
Visiting op 'i31_lshr(lshr)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i34_add(add)' with 2 operands:
Not scheduled: i14_call(get_imag)
Latestest start: -1
Visiting op 'i35_lshr(lshr)' with 2 operands:
Not scheduled: i34_add(add)
Latestest start: -1
Visiting op 'i37_sub(sub)' with 2 operands:
Not scheduled: i13_call(get_real)
Latestest start: -1
Visiting op 'i38_lshr(lshr)' with 2 operands:
Not scheduled: i37_sub(sub)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Not scheduled: input1(input)
Latestest start: -1
Visiting op 'i40_sub(sub)' with 2 operands:
Not scheduled: i14_call(get_imag)
Latestest start: -1
Visiting op 'i41_lshr(lshr)' with 2 operands:
Not scheduled: i40_sub(sub)
Latestest start: -1
Visiting op 'i43_call(combine)' with 2 operands:
Not scheduled: i31_lshr(lshr)
Latestest start: -1
Visiting op 'i44_store(store)' with 2 operands:
Not scheduled: i43_call(combine)
Latestest start: -1
Visiting op 'i45_call(combine)' with 2 operands:
Not scheduled: i38_lshr(lshr)
Latestest start: -1
Visiting op 'i46_store(store)' with 2 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i47_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i47_add(add)
Rescheduled ops: 
Number scheduled: 6
Visiting op 'i48_add(add)' with 2 operands:
Not scheduled: const5_dup0(const)
Latestest start: -1
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Not scheduled: i3_add(add)
Latestest start: -1
Visiting op 'i5_load(load)' with 1 operands:
Not scheduled: i4_addrcal(addrcal)
Latestest start: -1
Visiting op 'i6_call(get_real)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i7_call(get_imag)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i8_add(add)' with 2 operands:
Not scheduled: input1(input)
Latestest start: -1
Visiting op 'i9_addrcal(addrcal)' with 2 operands:
Latestest start: 2
Verifying bounds for i9_addrcal(addrcal)
Rescheduling const2(const) at: 1
Rescheduled ops: 
Number scheduled: 7
Visiting op 'input1(input)' with 0 operands:
Latestest start: 0
Verifying bounds for input1(input)
Rescheduled ops: 
Number scheduled: 8
Visiting op 'const2_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const2_dup0(const)
Rescheduled ops: 
Number scheduled: 9
Visiting op 'const3_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const3_dup0(const)
Rescheduled ops: 
Number scheduled: 10
Visiting op 'const4_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4_dup0(const)
Rescheduled ops: 
Number scheduled: 11
Visiting op 'const4_dup1(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4_dup1(const)
Rescheduled ops: 
Number scheduled: 12
Visiting op 'const4_dup2(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const4_dup2(const)
Rescheduled ops: 
Number scheduled: 13
Visiting op 'const5_dup0(const)' with 0 operands:
Latestest start: 0
Verifying bounds for const5_dup0(const)
Rescheduled ops: 
Number scheduled: 14
ASAP Scheduling total :48 Scheduled: 14
Visiting op 'i10_load(load)' with 1 operands:
Latestest start: 4
Verifying bounds for i10_load(load)
Rescheduled ops: 
Number scheduled: 15
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Not scheduled: i8_add(add)
Latestest start: -1
Visiting op 'i12_load(load)' with 1 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i13_call(get_real)' with 1 operands:
Latestest start: 6
Verifying bounds for i13_call(get_real)
Rescheduled ops: 
Number scheduled: 16
Visiting op 'i14_call(get_imag)' with 1 operands:
Latestest start: 6
Verifying bounds for i14_call(get_imag)
Rescheduled ops: 
Number scheduled: 17
Visiting op 'i15_call(get_real)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i16_call(get_imag)' with 1 operands:
Not scheduled: i12_load(load)
Latestest start: -1
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_ashr(ashr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i16_call(get_imag)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i15_call(get_real)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_ashr(ashr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i24_ashr(ashr)
Latestest start: -1
Visiting op 'i31_lshr(lshr)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i34_add(add)' with 2 operands:
Not scheduled: i28_ashr(ashr)
Latestest start: -1
Visiting op 'i35_lshr(lshr)' with 2 operands:
Not scheduled: i34_add(add)
Latestest start: -1
Visiting op 'i37_sub(sub)' with 2 operands:
Not scheduled: i24_ashr(ashr)
Latestest start: -1
Visiting op 'i38_lshr(lshr)' with 2 operands:
Not scheduled: i37_sub(sub)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Not scheduled: i48_add(add)
Latestest start: -1
Visiting op 'i40_sub(sub)' with 2 operands:
Not scheduled: i28_ashr(ashr)
Latestest start: -1
Visiting op 'i41_lshr(lshr)' with 2 operands:
Not scheduled: i40_sub(sub)
Latestest start: -1
Visiting op 'i43_call(combine)' with 2 operands:
Not scheduled: i31_lshr(lshr)
Latestest start: -1
Visiting op 'i44_store(store)' with 2 operands:
Not scheduled: i43_call(combine)
Latestest start: -1
Visiting op 'i45_call(combine)' with 2 operands:
Not scheduled: i38_lshr(lshr)
Latestest start: -1
Visiting op 'i46_store(store)' with 2 operands:
Not scheduled: i11_addrcal(addrcal)
Latestest start: -1
Visiting op 'i48_add(add)' with 2 operands:
Latestest start: 1
Verifying bounds for i48_add(add)
Rescheduled ops: 
Number scheduled: 18
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Not scheduled: i3_add(add)
Latestest start: -1
Visiting op 'i5_load(load)' with 1 operands:
Not scheduled: i4_addrcal(addrcal)
Latestest start: -1
Visiting op 'i6_call(get_real)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i7_call(get_imag)' with 1 operands:
Not scheduled: i5_load(load)
Latestest start: -1
Visiting op 'i8_add(add)' with 2 operands:
Latestest start: 2
Verifying bounds for i8_add(add)
Rescheduled ops: 
Number scheduled: 19
ASAP Scheduling total :48 Scheduled: 19
Visiting op 'i11_addrcal(addrcal)' with 2 operands:
Latestest start: 3
Verifying bounds for i11_addrcal(addrcal)
Rescheduling const2_dup0(const) at: 2
Rescheduled ops: 
Number scheduled: 20
Visiting op 'i12_load(load)' with 1 operands:
Latestest start: 5
Verifying bounds for i12_load(load)
Rescheduled ops: 
Number scheduled: 21
Visiting op 'i15_call(get_real)' with 1 operands:
Latestest start: 7
Verifying bounds for i15_call(get_real)
Rescheduled ops: 
Number scheduled: 22
Visiting op 'i16_call(get_imag)' with 1 operands:
Latestest start: 7
Verifying bounds for i16_call(get_imag)
Rescheduled ops: 
Number scheduled: 23
Visiting op 'i19_mul(mul)' with 2 operands:
Not scheduled: i6_call(get_real)
Latestest start: -1
Visiting op 'i22_mul(mul)' with 2 operands:
Not scheduled: i7_call(get_imag)
Latestest start: -1
Visiting op 'i23_sub(sub)' with 2 operands:
Not scheduled: i19_mul(mul)
Latestest start: -1
Visiting op 'i24_ashr(ashr)' with 2 operands:
Not scheduled: i23_sub(sub)
Latestest start: -1
Visiting op 'i25_mul(mul)' with 2 operands:
Not scheduled: i6_call(get_real)
Latestest start: -1
Visiting op 'i26_mul(mul)' with 2 operands:
Not scheduled: i7_call(get_imag)
Latestest start: -1
Visiting op 'i27_add(add)' with 2 operands:
Not scheduled: i25_mul(mul)
Latestest start: -1
Visiting op 'i28_ashr(ashr)' with 2 operands:
Not scheduled: i27_add(add)
Latestest start: -1
Visiting op 'i30_add(add)' with 2 operands:
Not scheduled: i24_ashr(ashr)
Latestest start: -1
Visiting op 'i31_lshr(lshr)' with 2 operands:
Not scheduled: i30_add(add)
Latestest start: -1
Visiting op 'i34_add(add)' with 2 operands:
Not scheduled: i28_ashr(ashr)
Latestest start: -1
Visiting op 'i35_lshr(lshr)' with 2 operands:
Not scheduled: i34_add(add)
Latestest start: -1
Visiting op 'i37_sub(sub)' with 2 operands:
Not scheduled: i24_ashr(ashr)
Latestest start: -1
Visiting op 'i38_lshr(lshr)' with 2 operands:
Not scheduled: i37_sub(sub)
Latestest start: -1
Visiting op 'i3_add(add)' with 2 operands:
Latestest start: 2
Verifying bounds for i3_add(add)
Rescheduled ops: 
Number scheduled: 24
Visiting op 'i40_sub(sub)' with 2 operands:
Not scheduled: i28_ashr(ashr)
Latestest start: -1
Visiting op 'i41_lshr(lshr)' with 2 operands:
Not scheduled: i40_sub(sub)
Latestest start: -1
Visiting op 'i43_call(combine)' with 2 operands:
Not scheduled: i31_lshr(lshr)
Latestest start: -1
Visiting op 'i44_store(store)' with 2 operands:
Not scheduled: i43_call(combine)
Latestest start: -1
Visiting op 'i45_call(combine)' with 2 operands:
Not scheduled: i38_lshr(lshr)
Latestest start: -1
Visiting op 'i46_store(store)' with 2 operands:
Not scheduled: i45_call(combine)
Latestest start: -1
Visiting op 'i4_addrcal(addrcal)' with 2 operands:
Latestest start: 3
Verifying bounds for i4_addrcal(addrcal)
Rescheduling const1(const) at: 2
Rescheduled ops: 
Number scheduled: 25
Visiting op 'i5_load(load)' with 1 operands:
Latestest start: 5
Verifying bounds for i5_load(load)
Rescheduled ops: 
Number scheduled: 26
Visiting op 'i6_call(get_real)' with 1 operands:
Latestest start: 7
Verifying bounds for i6_call(get_real)
Rescheduled ops: 
Number scheduled: 27
Visiting op 'i7_call(get_imag)' with 1 operands:
Latestest start: 7
Verifying bounds for i7_call(get_imag)
Rescheduled ops: 
Number scheduled: 28
ASAP Scheduling total :48 Scheduled: 28
Visiting op 'i19_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i19_mul(mul)
Rescheduled ops: 
Number scheduled: 29
Visiting op 'i22_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i22_mul(mul)
Rescheduled ops: 
Number scheduled: 30
Visiting op 'i23_sub(sub)' with 2 operands:
Latestest start: 9
Verifying bounds for i23_sub(sub)
Rescheduled ops: 
Number scheduled: 31
Visiting op 'i24_ashr(ashr)' with 2 operands:
Latestest start: 10
Verifying bounds for i24_ashr(ashr)
Rescheduling const3(const) at: 9
Rescheduled ops: 
Number scheduled: 32
Visiting op 'i25_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i25_mul(mul)
Rescheduled ops: 
Number scheduled: 33
Visiting op 'i26_mul(mul)' with 2 operands:
Latestest start: 8
Verifying bounds for i26_mul(mul)
Rescheduled ops: 
Number scheduled: 34
Visiting op 'i27_add(add)' with 2 operands:
Latestest start: 9
Verifying bounds for i27_add(add)
Rescheduled ops: 
Number scheduled: 35
Visiting op 'i28_ashr(ashr)' with 2 operands:
Latestest start: 10
Verifying bounds for i28_ashr(ashr)
Rescheduling const3_dup0(const) at: 9
Rescheduled ops: 
Number scheduled: 36
Visiting op 'i30_add(add)' with 2 operands:
Latestest start: 11
Verifying bounds for i30_add(add)
Rescheduled ops: 
Number scheduled: 37
Visiting op 'i31_lshr(lshr)' with 2 operands:
Latestest start: 12
Verifying bounds for i31_lshr(lshr)
Rescheduling const4(const) at: 11
Rescheduled ops: 
Number scheduled: 38
Visiting op 'i34_add(add)' with 2 operands:
Latestest start: 11
Verifying bounds for i34_add(add)
Rescheduled ops: 
Number scheduled: 39
Visiting op 'i35_lshr(lshr)' with 2 operands:
Latestest start: 12
Verifying bounds for i35_lshr(lshr)
Rescheduling const4_dup2(const) at: 11
Rescheduled ops: 
Number scheduled: 40
Visiting op 'i37_sub(sub)' with 2 operands:
Latestest start: 11
Verifying bounds for i37_sub(sub)
Rescheduled ops: 
Number scheduled: 41
Visiting op 'i38_lshr(lshr)' with 2 operands:
Latestest start: 12
Verifying bounds for i38_lshr(lshr)
Rescheduling const4_dup1(const) at: 11
Rescheduled ops: 
Number scheduled: 42
Visiting op 'i40_sub(sub)' with 2 operands:
Latestest start: 11
Verifying bounds for i40_sub(sub)
Rescheduled ops: 
Number scheduled: 43
Visiting op 'i41_lshr(lshr)' with 2 operands:
Latestest start: 12
Verifying bounds for i41_lshr(lshr)
Rescheduling const4_dup0(const) at: 11
Rescheduled ops: 
Number scheduled: 44
Visiting op 'i43_call(combine)' with 2 operands:
Latestest start: 13
Verifying bounds for i43_call(combine)
Rescheduled ops: 
Number scheduled: 45
Visiting op 'i44_store(store)' with 2 operands:
Latestest start: 13
Verifying bounds for i44_store(store)
Rescheduled ops: 
Number scheduled: 46
Visiting op 'i45_call(combine)' with 2 operands:
Latestest start: 13
Verifying bounds for i45_call(combine)
Rescheduled ops: 
Number scheduled: 47
Visiting op 'i46_store(store)' with 2 operands:
Latestest start: 13
Verifying bounds for i46_store(store)
Rescheduled ops: 
Number scheduled: 48
ASAP Scheduling total :48 Scheduled: 48
ASAP Scheduling complete!
Scheduling complete!
const5_dup0  0
const4_dup1  11
const3_dup0  9
const2_dup0  2
input1  0
i9_addrcal  2
i8_add  2
i5_load  5
i4_addrcal  3
i48_add  1
const4_dup0  11
i46_store  13
i45_call  13
i44_store  13
const4_dup2  11
i43_call  13
i16_call  7
i35_lshr  12
i12_load  5
i13_call  6
i30_add  11
i11_addrcal  3
i27_add  9
i14_call  6
const2  1
i26_mul  8
i19_mul  8
i7_call  7
const5  0
const4  11
i47_add  1
const3  9
i3_add  2
const1  2
i23_sub  9
i10_load  4
i24_ashr  10
i6_call  7
i25_mul  8
i40_sub  11
i28_ashr  10
i31_lshr  12
i34_add  11
i37_sub  11
i15_call  7
i38_lshr  12
i22_mul  8
i41_lshr  12
TMPack Result
cluster 0
const1(const) 0
i4_addrcal(addrcal) 0
cluster 1
const2(const) 1
i9_addrcal(addrcal) 1
cluster 2
const3(const) 2
i24_ashr(ashr) 2
cluster 3
const4(const) 3
i31_lshr(lshr) 3
cluster 4
const5(const) 4
i47_add(add) 4
cluster 5
input1(input) 5
cluster 6
const2_dup0(const) 6
i11_addrcal(addrcal) 6
cluster 7
const3_dup0(const) 7
i28_ashr(ashr) 7
cluster 8
const4_dup0(const) 8
i41_lshr(lshr) 8
cluster 9
const4_dup1(const) 9
i38_lshr(lshr) 9
cluster 10
const4_dup2(const) 10
i35_lshr(lshr) 10
cluster 11
const5_dup0(const) 11
i48_add(add) 11
cluster 12
i5_load(load) 12
cluster 13
i10_load(load) 13
cluster 14
i44_store(store) 14
cluster 15
i30_add(add) 15
cluster 16
i37_sub(sub) 16
cluster 17
i43_call(combine) 17
cluster 18
i8_add(add) 18
cluster 19
i3_add(add) 19
cluster 20
i12_load(load) 20
cluster 21
i46_store(store) 21
cluster 22
i34_add(add) 22
cluster 23
i40_sub(sub) 23
cluster 24
i45_call(combine) 24
cluster 25
i6_call(get_real) 25
cluster 26
i7_call(get_imag) 26
cluster 27
i13_call(get_real) 27
cluster 28
i14_call(get_imag) 28
cluster 29
i15_call(get_real) 29
cluster 30
i16_call(get_imag) 30
cluster 31
i19_mul(mul) 31
cluster 32
i25_mul(mul) 32
cluster 33
i22_mul(mul) 33
cluster 34
i26_mul(mul) 34
cluster 35
i23_sub(sub) 35
cluster 36
i27_add(add) 36
Finding delta Costs:
Total Cost: 353.51
ITERATION: 0
Initial Temperature is 238.499
initial mapping: Operation Mapping Result:
const1(const):   2:pe_c2_r2.const_val.const

const2(const):   1:pe_c0_r3.const_val.const

const3(const):   0:pe_c1_r0.const_val.const

const4(const):   2:pe_c4_r3.const_val.const

const5(const):   0:pe_c1_r4.const_val.const

i10_load(load):   1:mem_4.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c2_r1.ALU.fu

i12_load(load):   2:mem_0.mem_unit.mem

i13_call(get_real):   0:pe_c0_r3.ALU.fu

i14_call(get_imag):   0:pe_c1_r4.ALU.fu

i15_call(get_real):   1:pe_c4_r2.ALU.fu

i16_call(get_imag):   1:pe_c2_r2.ALU.fu

i19_mul(mul):   2:pe_c2_r0.ALU.fu

i22_mul(mul):   2:pe_c3_r2.ALU.fu

i23_sub(sub):   0:pe_c4_r0.ALU.fu

i24_ashr(ashr):   1:pe_c1_r0.ALU.fu

i25_mul(mul):   2:pe_c1_r2.ALU.fu

i26_mul(mul):   2:pe_c3_r0.ALU.fu

i27_add(add):   0:pe_c1_r3.ALU.fu

i28_ashr(ashr):   1:pe_c3_r2.ALU.fu

i30_add(add):   2:pe_c2_r3.ALU.fu

i31_lshr(lshr):   0:pe_c4_r3.ALU.fu

i34_add(add):   2:pe_c0_r1.ALU.fu

i35_lshr(lshr):   0:pe_c4_r1.ALU.fu

i37_sub(sub):   2:pe_c0_r2.ALU.fu

i38_lshr(lshr):   0:pe_c2_r4.ALU.fu

i3_add(add):   2:pe_c0_r4.ALU.fu

i40_sub(sub):   2:pe_c4_r2.ALU.fu

i41_lshr(lshr):   0:pe_c3_r2.ALU.fu

i43_call(combine):   1:pe_c4_r1.ALU.fu

i44_store(store):   1:mem_3.mem_unit.mem

i45_call(combine):   1:pe_c2_r0.ALU.fu

i46_store(store):   1:mem_2.mem_unit.mem

i47_add(add):   1:pe_c1_r4.ALU.fu

i48_add(add):   1:pe_c4_r4.ALU.fu

i4_addrcal(addrcal):   0:pe_c2_r2.ALU.fu

i5_load(load):   2:mem_2.mem_unit.mem

i6_call(get_real):   1:pe_c3_r4.ALU.fu

i7_call(get_imag):   1:pe_c0_r4.ALU.fu

i8_add(add):   2:pe_c4_r4.ALU.fu

i9_addrcal(addrcal):   2:pe_c0_r3.ALU.fu

input1(input):   0:io_right_2.IOPin.io

const2_dup0(const):   2:pe_c2_r1.const_val.const

const3_dup0(const):   0:pe_c3_r2.const_val.const

const4_dup0(const):   2:pe_c3_r2.const_val.const

const4_dup1(const):   2:pe_c2_r4.const_val.const

const4_dup2(const):   2:pe_c4_r1.const_val.const

const5_dup0(const):   0:pe_c4_r4.const_val.const


Connection Mapping Result:
const1_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
const5_out:
__NOT_MAPPED__
i10_load_out:
__NOT_MAPPED__
i11_addrcal_out:
__NOT_MAPPED__
i12_load_out:
__NOT_MAPPED__
i13_call_out:
__NOT_MAPPED__
i14_call_out:
__NOT_MAPPED__
i15_call_out:
__NOT_MAPPED__
i16_call_out:
__NOT_MAPPED__
i19_mul_out:
__NOT_MAPPED__
i22_mul_out:
__NOT_MAPPED__
i23_sub_out:
__NOT_MAPPED__
i24_ashr_out:
__NOT_MAPPED__
i25_mul_out:
__NOT_MAPPED__
i26_mul_out:
__NOT_MAPPED__
i27_add_out:
__NOT_MAPPED__
i28_ashr_out:
__NOT_MAPPED__
i30_add_out:
__NOT_MAPPED__
i31_lshr_out:
__NOT_MAPPED__
i34_add_out:
__NOT_MAPPED__
i35_lshr_out:
__NOT_MAPPED__
i37_sub_out:
__NOT_MAPPED__
i38_lshr_out:
__NOT_MAPPED__
i3_add_out:
__NOT_MAPPED__
i40_sub_out:
__NOT_MAPPED__
i41_lshr_out:
__NOT_MAPPED__
i43_call_out:
__NOT_MAPPED__
i45_call_out:
__NOT_MAPPED__
i47_add_out:
__NOT_MAPPED__
i48_add_out:
__NOT_MAPPED__
i4_addrcal_out:
__NOT_MAPPED__
i5_load_out:
__NOT_MAPPED__
i6_call_out:
__NOT_MAPPED__
i7_call_out:
__NOT_MAPPED__
i8_add_out:
__NOT_MAPPED__
i9_addrcal_out:
__NOT_MAPPED__
input1_out:
__NOT_MAPPED__
const2_dup0_out:
__NOT_MAPPED__
const3_dup0_out:
__NOT_MAPPED__
const4_dup0_out:
__NOT_MAPPED__
const4_dup1_out:
__NOT_MAPPED__
const4_dup2_out:
__NOT_MAPPED__
const5_dup0_out:
__NOT_MAPPED__
Begin annealing
Iteration start: temp=238.499
Iteration start: temp=226.574
Iteration start: temp=215.245
Iteration start: temp=204.483
Iteration start: temp=194.259
Iteration start: temp=184.546
Iteration start: temp=175.318
Iteration start: temp=166.552
Iteration start: temp=158.225
Iteration start: temp=150.314
Iteration start: temp=142.798
Iteration start: temp=135.658
Iteration start: temp=128.875
Iteration start: temp=122.431
Iteration start: temp=116.31
Iteration start: temp=110.494
Iteration start: temp=104.97
Iteration start: temp=99.7211
Iteration start: temp=94.735
Iteration start: temp=89.9983
Iteration start: temp=85.4984
Iteration start: temp=81.2234
Iteration start: temp=77.1623
Iteration start: temp=73.3042
Iteration start: temp=69.6389
Iteration start: temp=66.157
Iteration start: temp=62.8491
Iteration start: temp=59.7067
Iteration start: temp=56.7214
Iteration start: temp=53.8853
Iteration start: temp=51.191
Iteration start: temp=48.6315
Iteration start: temp=46.1999
Iteration start: temp=43.8899
Iteration start: temp=41.6954
Iteration start: temp=39.6106
Iteration start: temp=37.6301
Iteration start: temp=35.7486
Iteration start: temp=33.9612
Iteration start: temp=32.2631
Iteration start: temp=30.65
Iteration start: temp=29.1175
Iteration start: temp=27.6616
Iteration start: temp=26.2785
Iteration start: temp=24.9646
Iteration start: temp=23.7164
Iteration start: temp=22.5305
Iteration start: temp=21.404
Iteration start: temp=20.3338
Iteration start: temp=19.3171
Iteration start: temp=18.3513
Iteration start: temp=17.4337
Iteration start: temp=16.562
Iteration start: temp=15.7339
Iteration start: temp=14.9472
Iteration start: temp=14.1999
Iteration start: temp=13.4899
Iteration start: temp=12.8154
Iteration start: temp=12.1746
Iteration start: temp=11.5659
Iteration start: temp=10.9876
Iteration start: temp=10.4382
Iteration start: temp=9.91629
Iteration start: temp=9.42048
Iteration start: temp=8.94945
Iteration start: temp=8.50198
Iteration start: temp=8.07688
Iteration start: temp=7.67304
Iteration start: temp=7.28938
Iteration start: temp=6.92491
Iteration start: temp=6.57867
Iteration start: temp=6.24974
Iteration start: temp=5.93725
Iteration start: temp=5.64039
Iteration start: temp=5.35837
Iteration start: temp=5.09045
Iteration start: temp=4.83593
Iteration start: temp=4.59413
Iteration start: temp=4.36442
Iteration start: temp=4.1462
Iteration start: temp=3.93889
Iteration start: temp=3.74195
Iteration start: temp=2.99356
Iteration start: temp=2.39485
Iteration start: temp=1.91588
Iteration start: temp=1.5327
Iteration start: temp=1.22616
Iteration start: temp=0.980929
Iteration start: temp=0.784743
Iteration start: temp=0.627795
Iteration start: temp=0.502236
Iteration start: temp=0.401789
Iteration start: temp=0.321431
Iteration start: temp=0.257145
Iteration start: temp=0.205716
Iteration start: temp=0.164573
Operation Mapping Result:
const1(const):   2:pe_c0_r0.const_val.const

const2(const):   1:pe_c4_r0.const_val.const

const3(const):   0:pe_c1_r2.const_val.const

const4(const):   2:pe_c2_r2.const_val.const

const5(const):   0:pe_c3_r0.const_val.const

i10_load(load):   1:mem_0.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c4_r0.ALU.fu

i12_load(load):   2:mem_1.mem_unit.mem

i13_call(get_real):   0:pe_c1_r0.ALU.fu

i14_call(get_imag):   0:pe_c2_r0.ALU.fu

i15_call(get_real):   1:pe_c0_r1.ALU.fu

i16_call(get_imag):   1:pe_c1_r1.ALU.fu

i19_mul(mul):   2:pe_c0_r2.ALU.fu

i22_mul(mul):   2:pe_c1_r2.ALU.fu

i23_sub(sub):   0:pe_c1_r2.ALU.fu

i24_ashr(ashr):   1:pe_c1_r2.ALU.fu

i25_mul(mul):   2:pe_c1_r1.ALU.fu

i26_mul(mul):   2:pe_c0_r1.ALU.fu

i27_add(add):   0:pe_c1_r1.ALU.fu

i28_ashr(ashr):   1:pe_c3_r1.ALU.fu

i30_add(add):   2:pe_c2_r2.ALU.fu

i31_lshr(lshr):   0:pe_c2_r2.ALU.fu

i34_add(add):   2:pe_c4_r1.ALU.fu

i35_lshr(lshr):   0:pe_c3_r1.ALU.fu

i37_sub(sub):   2:pe_c1_r3.ALU.fu

i38_lshr(lshr):   0:pe_c1_r3.ALU.fu

i3_add(add):   2:pe_c1_r0.ALU.fu

i40_sub(sub):   2:pe_c3_r1.ALU.fu

i41_lshr(lshr):   0:pe_c2_r3.ALU.fu

i43_call(combine):   1:pe_c3_r2.ALU.fu

i44_store(store):   1:mem_4.mem_unit.mem

i45_call(combine):   1:pe_c1_r3.ALU.fu

i46_store(store):   1:mem_3.mem_unit.mem

i47_add(add):   1:pe_c3_r0.ALU.fu

i48_add(add):   1:pe_c1_r0.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r0.ALU.fu

i5_load(load):   2:mem_0.mem_unit.mem

i6_call(get_real):   1:pe_c0_r2.ALU.fu

i7_call(get_imag):   1:pe_c0_r0.ALU.fu

i8_add(add):   2:pe_c3_r0.ALU.fu

i9_addrcal(addrcal):   2:pe_c4_r0.ALU.fu

input1(input):   0:io_top_1.IOPin.io

const2_dup0(const):   2:pe_c4_r0.const_val.const

const3_dup0(const):   0:pe_c3_r1.const_val.const

const4_dup0(const):   2:pe_c2_r3.const_val.const

const4_dup1(const):   2:pe_c1_r3.const_val.const

const4_dup2(const):   2:pe_c3_r1.const_val.const

const5_dup0(const):   0:pe_c1_r0.const_val.const


Connection Mapping Result:
const1_out:
__NOT_MAPPED__
const2_out:
__NOT_MAPPED__
const3_out:
__NOT_MAPPED__
const4_out:
__NOT_MAPPED__
const5_out:
__NOT_MAPPED__
i10_load_out:
__NOT_MAPPED__
i11_addrcal_out:
__NOT_MAPPED__
i12_load_out:
__NOT_MAPPED__
i13_call_out:
__NOT_MAPPED__
i14_call_out:
__NOT_MAPPED__
i15_call_out:
__NOT_MAPPED__
i16_call_out:
__NOT_MAPPED__
i19_mul_out:
__NOT_MAPPED__
i22_mul_out:
__NOT_MAPPED__
i23_sub_out:
__NOT_MAPPED__
i24_ashr_out:
__NOT_MAPPED__
i25_mul_out:
__NOT_MAPPED__
i26_mul_out:
__NOT_MAPPED__
i27_add_out:
__NOT_MAPPED__
i28_ashr_out:
__NOT_MAPPED__
i30_add_out:
__NOT_MAPPED__
i31_lshr_out:
__NOT_MAPPED__
i34_add_out:
__NOT_MAPPED__
i35_lshr_out:
__NOT_MAPPED__
i37_sub_out:
__NOT_MAPPED__
i38_lshr_out:
__NOT_MAPPED__
i3_add_out:
__NOT_MAPPED__
i40_sub_out:
__NOT_MAPPED__
i41_lshr_out:
__NOT_MAPPED__
i43_call_out:
__NOT_MAPPED__
i45_call_out:
__NOT_MAPPED__
i47_add_out:
__NOT_MAPPED__
i48_add_out:
__NOT_MAPPED__
i4_addrcal_out:
__NOT_MAPPED__
i5_load_out:
__NOT_MAPPED__
i6_call_out:
__NOT_MAPPED__
i7_call_out:
__NOT_MAPPED__
i8_add_out:
__NOT_MAPPED__
i9_addrcal_out:
__NOT_MAPPED__
input1_out:
__NOT_MAPPED__
const2_dup0_out:
__NOT_MAPPED__
const3_dup0_out:
__NOT_MAPPED__
const4_dup0_out:
__NOT_MAPPED__
const4_dup1_out:
__NOT_MAPPED__
const4_dup2_out:
__NOT_MAPPED__
const5_dup0_out:
__NOT_MAPPED__
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.05
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.05
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.05
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.15
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.11
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 27.27
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_1.in0
2:mem_1.mux_addr.in0
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 47.47
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.RES.m_enable
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_2.in5
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.reg0.m_enable
1:pe_c4_r1.reg0.reg
2:pe_c4_r1.reg0.m_enable
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.mux_0.in1
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.reg1.in
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.reg1.m_enable
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.reg1.m_enable
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.mux_1.in1
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.11
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.07
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 26.26
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.reg0.m_enable
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.26
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_2.in0
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.reg0.in
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.reg0.m_enable
1:pe_c2_r2.reg0.reg
2:pe_c2_r2.mux_0.in1
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_5.in0
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.regb.m_enable
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.22
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_2.in4
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.reg0.in
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.reg0.m_enable
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.reg0.m_enable
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.mux_0.in1
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_1.in0
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.reg3.in
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.26
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.reg3.in
0:pe_c3_r0.reg3.reg
1:pe_c3_r0.mux_3.in1
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_1.in3
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_2.in3
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.reg0.in
1:pe_c4_r1.reg0.reg
2:pe_c4_r1.reg0.m_enable
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.mux_0.in1
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_5.in0
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.06
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 10.1
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.06
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 10.1
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.06
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.06
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 10.1
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.1
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.06
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 14.14
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.06
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.1
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.06
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.1
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.06
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 6.06
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 10.1
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.18
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 19.19
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 11.11
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 10.1
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.06
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.06
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.1
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.11
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.07
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.15
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 14.14
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_1.in4
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_0.in3
1:pe_c1_r2.crossbar.mux_0.mux
1:pe_c1_r1.mux_2.in0
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_5.in2
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.06
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.1
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 18.18
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 27.27
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 49.49
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.RES.m_enable
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_2.in5
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.reg0.m_enable
1:pe_c4_r1.reg0.reg
2:pe_c4_r1.mux_0.in1
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_3.in0
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.reg1.in
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.reg1.m_enable
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.mux_1.in1
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 17.17
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.09
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.05
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.05
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.05
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.05
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.05
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 14.14
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.06
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.06
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 6.06
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 10.5
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.18
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 19.19
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 11.11
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 10.7
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.06
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.06
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.1
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.31
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.07
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.15
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.1
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 18.18
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.1
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 27.27
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 50.49
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.reg1.in
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.reg1.m_enable
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.reg1.m_enable
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.reg0.in
2:pe_c1_r1.reg0.reg
0:pe_c1_r1.reg0.m_enable
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.mux_0.in1
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_3.in0
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 17.37
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.09
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.05
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.05
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.05
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.05
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.05
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.05
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.45
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.05
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.15
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.11
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 28.07
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_1.in0
2:mem_1.mux_addr.in0
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 44.03
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.mux_1.in1
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.reg1.m_enable
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.11
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.07
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 26.26
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.reg0.in
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.reg0.m_enable
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.26
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.reg0.in
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.reg0.m_enable
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.reg3.m_enable
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.mux_3.in1
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_5.in3
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.22
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.reg0.m_enable
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_4.in0
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.rega.m_enable
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.26
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_1.in0
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.reg3.in
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.reg3.m_enable
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.06
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 10.7
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.06
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 10.7
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.06
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.06
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 10.3
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.3
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.06
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 14.74
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.06
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.3
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.06
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.3
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 14.1498
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.0642
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.0642
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 6.4682
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 11.319
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.1926
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.107
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 19.2033
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 11.1177
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.319
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.0642
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.107
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.0642
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.107
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 11.7237
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.0749
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.1605
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.107
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.107
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 19.4046
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_1.in0
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_2.in3
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.107
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 28.0969
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 51.5443
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.reg0.m_enable
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.mux_0.in1
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_3.in0
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.reg1.in
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.reg1.m_enable
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.reg1.m_enable
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 17.5859
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.0963
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.0535
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.0535
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.0535
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.0535
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.0535
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.0535
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.107
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.0535
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.0535
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.8615
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.0535
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.1605
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1177
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 29.3089
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_1.in0
2:mem_1.mux_addr.in0
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 49.3209
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_2.in5
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.reg1.in
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.reg1.m_enable
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.reg1.m_enable
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.mux_1.in1
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.reg1.m_enable
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.reg1.m_enable
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.mux_1.in1
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1177
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.0749
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 26.4802
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.RES.m_enable
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_2.in5
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.reg0.in
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.2782
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.reg3.in
0:pe_c2_r0.reg3.reg
1:pe_c2_r0.reg3.m_enable
1:pe_c2_r0.reg3.reg
2:pe_c2_r0.mux_3.in1
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_2.in3
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_2.in0
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.reg0.in
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.reg0.m_enable
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.mux_0.in1
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_5.in0
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.2354
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.reg0.in
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.reg0.m_enable
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.2782
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_1.in5
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.reg3.in
1:pe_c3_r0.reg3.reg
2:pe_c3_r0.mux_3.in1
2:pe_c3_r0.mux_3.mux
2:pe_c3_r0.crossbar.mux_1.in3
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_2.in3
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_5.in0
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.0642
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 10.713
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.0642
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 11.925
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.0535
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.0642
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.0642
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 10.511
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.511
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.0642
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.107
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 15.1598
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.0642
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.511
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.0642
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.107
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.309
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 14.7723
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.06869
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.06869
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 6.88477
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 11.9507
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.2061
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1145
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 19.2175
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 11.1259
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.3386
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.06869
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1145
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.06869
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.1145
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_5.in4
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.regb.m_enable
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.146
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.08014
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.1717
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1145
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.1145
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 19.4302
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 10.7266
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 30.5734
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 53.4374
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.mux_1.in1
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_2.in1
2:pe_c3_r0.crossbar.mux_2.mux
2:pe_c3_r1.reg0.in
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.reg1.m_enable
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.reg1.m_enable
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 17.8067
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.51108
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.05724
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.05724
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.05724
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.05724
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.05724
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.05724
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1145
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.05724
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.05724
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.87333
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.05724
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.3758
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1259
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.5589
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.reg1.in
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.mux_1.in1
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_3.in1
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 48.5928
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.reg1.in
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.reg1.m_enable
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.reg1.in
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.reg1.m_enable
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.reg1.m_enable
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1259
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.08014
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 26.7057
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.rega.m_enable
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.2977
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_1.in0
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.reg3.in
0:pe_c2_r1.reg3.reg
1:pe_c2_r1.reg3.m_enable
1:pe_c2_r1.reg3.reg
2:pe_c2_r1.mux_3.in1
2:pe_c2_r1.mux_3.mux
2:pe_c2_r1.crossbar.mux_2.in3
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.reg0.in
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.reg0.m_enable
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.mux_0.in1
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_5.in0
1:pe_c2_r2.crossbar.mux_5.mux
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.2519
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.reg3.m_enable
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.2977
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.reg3.in
0:pe_c3_r0.reg3.reg
1:pe_c3_r0.reg3.m_enable
1:pe_c3_r0.reg3.reg
2:pe_c3_r0.mux_3.in1
2:pe_c3_r0.mux_3.mux
2:pe_c3_r0.crossbar.mux_2.in3
2:pe_c3_r0.crossbar.mux_2.mux
2:pe_c3_r1.reg0.in
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.mux_3.in1
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_5.in3
1:pe_c4_r1.crossbar.mux_5.mux
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.06869
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 11.3386
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.06869
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 12.5627
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.05724
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.06869
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.06869
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 10.7266
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.5225
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.06869
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1145
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 15.3844
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.06869
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.7266
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.06869
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1145
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.5225
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 14.7897
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_1.in4
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_0.in3
1:pe_c1_r2.crossbar.mux_0.mux
1:pe_c1_r1.mux_2.in0
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_5.in2
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.0735
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.48562
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 7.1038
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 12.1831
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.2205
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1225
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 19.2328
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 11.1348
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.3589
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.0735
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1225
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.0735
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.3286
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.3711
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.08575
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.1838
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1225
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.1225
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 20.8993
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.3589
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 32.0701
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.RES.m_enable
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 53.6493
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.mux_0.in1
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_3.in0
0:pe_c4_r2.crossbar.mux_3.mux
0:pe_c3_r2.reg1.in
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.mux_1.in1
1:pe_c3_r2.mux_1.mux
1:pe_c3_r2.crossbar.mux_3.in1
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.mux_1.in1
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.reg1.in
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.mux_1.in1
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.reg1.in
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_addr.in2
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.0325
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.93449
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.06125
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.06125
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.06125
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.06125
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.06125
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.06125
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1225
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.06125
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.06125
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.88549
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.06125
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.5959
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1348
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.7919
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.mux_1.in0
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 51.3571
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.RES.m_enable
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_3.in5
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.mux_1.in1
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.reg1.m_enable
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1348
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.08575
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 26.9367
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.crossbar.in5
1:pe_c1_r0.crossbar.mux_2.in5
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.reg0.in
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.reg0.m_enable
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3185
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.2695
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.reg0.in
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.reg0.m_enable
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.3185
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.reg0.in
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.mux_0.in1
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.0735
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 11.977
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.0735
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 13.2134
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.06125
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.0735
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.0735
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 10.9467
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.5346
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.0735
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1225
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 15.6139
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.0735
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.9467
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.0735
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1225
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.7407
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.4322
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_1.in4
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_0.in3
1:pe_c1_r2.crossbar.mux_0.mux
1:pe_c1_r1.mux_2.in0
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_5.in2
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.07865
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.91113
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 7.32737
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 12.2123
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.2359
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1311
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 21.5384
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 11.1442
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.3798
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.07865
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1311
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.07865
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.3392
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.3929
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.09176
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.1966
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1311
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.1311
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 21.3578
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.3798
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 33.5975
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 55.3597
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.reg0.m_enable
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.reg1.in
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.reg1.m_enable
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.reg1.m_enable
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.mux_1.in1
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_addr.in2
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.0553
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.95045
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.06554
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.06554
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.06554
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.06554
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.06554
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.06554
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1311
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.06554
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.06554
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.89802
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.06554
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.6129
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1442
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 31.8226
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.mux_1.in0
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 53.0272
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.reg1.m_enable
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.reg1.m_enable
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.reg1.m_enable
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.mux_0.in1
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_3.in0
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1442
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.09176
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 27.3814
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.reg0.m_enable
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3408
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.reg3.in
0:pe_c2_r0.reg3.reg
1:pe_c2_r0.mux_3.in1
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_2.in3
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.reg0.in
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.mux_0.in1
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_2.in0
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.reg0.in
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.mux_0.in1
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_5.in0
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.2884
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.5489
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_1.in3
0:pe_c3_r0.crossbar.mux_1.mux
0:pe_c4_r0.reg3.in
0:pe_c4_r0.reg3.reg
1:pe_c4_r0.reg3.m_enable
1:pe_c4_r0.reg3.reg
2:pe_c4_r0.reg3.m_enable
2:pe_c4_r0.reg3.reg
0:pe_c4_r0.mux_3.in1
0:pe_c4_r0.mux_3.mux
0:pe_c4_r0.crossbar.mux_2.in3
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_5.in0
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.07865
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 12.6285
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.07865
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 13.8773
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.06554
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.07865
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.07865
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 11.3798
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.5473
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.07865
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1311
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 15.6404
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.07865
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.9636
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.07865
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1311
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.7554
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.4576
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.08415
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.92496
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 7.34537
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 12.4525
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.2525
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1403
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 23.3226
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_3.in0
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.mux_1.in0
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_data.in3
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 12.2053
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.4015
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.08415
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1403
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.08415
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.3505
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.4155
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.09818
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.4206
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1403
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.3505
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 22.4565
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.4015
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 35.2184
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_2.in5
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.mux_1.in0
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 55.931
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_3.in5
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.reg1.m_enable
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.reg1.m_enable
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.reg1.m_enable
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.reg1.m_enable
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_4.in0
1:mem_4.mux_addr.in0
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.2894
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.96704
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.07013
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.07013
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.07013
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.07013
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.07013
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.07013
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1403
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.07013
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.07013
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.91094
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.07013
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.6308
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1543
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 32.696
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 54.2377
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.reg0.in
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.reg0.m_enable
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.mux_1.in0
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1543
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.09818
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 27.6259
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3647
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.3086
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.5749
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.reg3.in
0:pe_c3_r0.reg3.reg
1:pe_c3_r0.reg3.m_enable
1:pe_c3_r0.reg3.reg
2:pe_c3_r0.mux_3.in1
2:pe_c3_r0.mux_3.mux
2:pe_c3_r0.crossbar.mux_2.in3
2:pe_c3_r0.crossbar.mux_2.mux
2:pe_c3_r1.mux_0.in0
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_1.in0
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.08415
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 13.2933
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.08415
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 14.5545
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.07013
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.08415
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.08415
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 11.6117
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.5607
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.08415
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1403
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 15.6678
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.08415
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.9811
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.08415
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1403
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.7709
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.4839
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.09004
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.93926
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 7.78848
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 12.6977
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.2701
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1501
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 24.805
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 13.2881
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.4239
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.09004
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1501
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.09004
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.3624
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.4389
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.10505
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.6497
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1501
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.5747
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 23.79
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.4239
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 35.7113
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_2.in1
2:pe_c3_r0.crossbar.mux_2.mux
2:pe_c3_r1.mux_0.in0
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_3.in0
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 56.343
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.reg0.m_enable
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.reg1.in
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.reg1.m_enable
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.reg1.m_enable
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.mux_1.in1
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_addr.in2
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.5289
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 9.98428
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.07504
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.07504
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.07504
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.07504
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.07504
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.07504
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1501
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.07504
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.07504
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.92425
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.07504
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.6497
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1651
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 33.8006
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_3.in5
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_2.in1
2:pe_c3_r0.crossbar.mux_2.mux
2:pe_c3_r1.mux_0.in0
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_3.in0
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 55.9852
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_2.in5
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_3.in0
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.reg1.in
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.mux_1.in1
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.reg1.m_enable
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.reg1.m_enable
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1651
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.10505
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 27.8763
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.3902
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.3302
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.6025
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.mux_3.in1
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_1.in3
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.mux_3.in0
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.09004
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 13.3346
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.09004
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 15.8823
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.07504
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.09004
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.09004
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 11.8485
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.5747
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.09004
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1501
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 15.9085
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.09004
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 10.9993
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.09004
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1501
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 10.9993
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.5114
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.09635
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.95406
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 8.24062
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 12.7337
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.289
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1606
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 25.5136
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_3.in0
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.mux_1.in0
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_data.in3
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 14.393
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.4471
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.09635
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1606
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.09635
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.375
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.4632
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.1124
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.6697
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1606
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.5894
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 23.8641
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.4471
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 36.6539
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 59.8649
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.RES.m_enable
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.reg1.m_enable
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.5595
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.0022
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.08029
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.08029
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.08029
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.08029
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.08029
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.08029
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1606
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.08029
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.08029
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.938
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.08029
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.6697
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.1766
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 34.4998
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.mux_1.in1
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.reg1.in
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 57.8229
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_2.in5
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.reg0.in
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.reg0.m_enable
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.mux_0.in1
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_3.in0
1:pe_c4_r2.crossbar.mux_3.mux
1:pe_c3_r2.reg1.in
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.reg1.m_enable
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.mux_1.in1
0:pe_c3_r2.mux_1.mux
0:pe_c3_r2.crossbar.mux_3.in1
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.reg1.in
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.mux_1.in0
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.1766
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.1124
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 28.3473
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.4175
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.3533
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.6319
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.09635
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 14.0203
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.09635
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 16.5934
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.08029
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.09635
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.09635
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 12.3048
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.5894
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.09635
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1606
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.1547
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.09635
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.0183
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.09635
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1606
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 11.2327
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.54
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.10309
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 6.96938
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 8.2688
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 12.9872
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.3093
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1718
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 27.123
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 15.2577
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_2.in4
1:pe_c1_r3.crossbar.mux_2.mux
1:pe_c1_r4.mux_0.in0
1:pe_c1_r4.mux_0.mux
1:pe_c1_r4.crossbar.mux_3.in0
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.4712
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.10309
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1718
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.10309
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.3884
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.4884
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.12027
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.6909
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1718
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.605
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 25.2396
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.4712
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 36.993
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_3.in5
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 60.3617
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.mux_0.in1
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_3.in0
0:pe_c4_r2.crossbar.mux_3.mux
0:pe_c3_r2.reg1.in
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.reg1.m_enable
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.reg1.m_enable
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.mux_1.in1
0:pe_c3_r2.mux_1.mux
0:pe_c3_r2.crossbar.mux_3.in1
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.reg1.in
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_2.in1
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.reg0.in
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.5915
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.0209
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.08591
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.08591
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.08591
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.08591
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.08591
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.08591
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1718
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.08591
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.08591
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.95219
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.08591
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.6909
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.189
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 35.477
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.reg1.in
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.mux_1.in1
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_3.in1
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_1.in0
2:mem_1.mux_addr.in0
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 58.8066
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.reg1.in
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.reg1.m_enable
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.reg1.m_enable
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.mux_1.in1
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.mux_1.in1
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.189
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.12027
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 28.6124
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.rega.m_enable
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.4467
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.378
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.6633
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.10309
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 15.3695
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.10309
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 16.669
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.08591
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.10309
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.10309
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 12.5541
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.605
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.10309
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1718
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.1897
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.10309
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.0381
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.10309
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1718
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 11.2547
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.5698
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.11031
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 7.42273
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 8.51642
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 13.4649
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.3309
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1838
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 27.4964
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_3.in0
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.mux_1.in0
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_2.in1
1:pe_c1_r3.crossbar.mux_2.mux
1:pe_c1_r4.mux_0.in0
1:pe_c1_r4.mux_0.mux
1:pe_c1_r4.crossbar.mux_3.in0
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 15.577
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.4963
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.11031
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1838
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.11031
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.4026
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.7334
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.12869
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.7132
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.1838
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.6213
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 25.3305
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.4963
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 38.2145
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 61.7665
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.mux_0.in1
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.reg1.in
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.reg1.m_enable
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.reg1.m_enable
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.mux_1.in1
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_2.in1
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.reg0.in
0:pe_c3_r2.reg0.reg
1:pe_c3_r2.reg0.m_enable
1:pe_c3_r2.reg0.reg
2:pe_c3_r2.reg0.m_enable
2:pe_c3_r2.reg0.reg
0:pe_c3_r2.mux_0.in1
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_3.in0
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.mux_1.in0
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_2.in1
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.reg0.in
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.625
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.0404
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.09192
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.09192
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.09192
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.09192
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.09192
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.09192
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1838
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.09192
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.09192
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.96687
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.09192
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.7132
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.2022
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 35.9447
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 59.7583
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_3.in5
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.mux_1.in1
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.reg1.m_enable
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_3.in1
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.reg1.in
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.reg1.m_enable
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.mux_1.in1
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.2022
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.12869
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 28.8841
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.reg0.m_enable
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.478
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.4045
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.6967
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.11031
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 16.0897
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.11031
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 17.4022
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.09192
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.11031
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.11031
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 12.8087
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.6213
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.11031
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1838
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.226
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.11031
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.0588
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.11031
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1838
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 11.2775
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.6009
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.11803
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 7.88542
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 8.76912
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 14.1734
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.3541
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.1967
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 27.9898
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 16.0767
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.5223
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.11803
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.1967
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.11803
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.4176
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 12.9838
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.1377
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.7369
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 10.6386
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.6386
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 26.7492
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.5223
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 40.2259
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_3.in5
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.mux_0.in1
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_3.in0
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 62.3188
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.reg0.m_enable
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.mux_0.in1
2:pe_c4_r3.mux_0.mux
2:pe_c4_r3.crossbar.mux_3.in0
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.reg1.in
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.reg1.m_enable
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.reg1.m_enable
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.mux_1.in1
2:pe_c3_r3.mux_1.mux
2:pe_c3_r3.crossbar.mux_3.in1
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.reg1.in
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.reg1.m_enable
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.reg1.m_enable
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.mux_1.in1
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.66
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.0607
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.09836
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.09836
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.09836
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.09836
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.09836
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.09836
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.1967
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.09836
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.09836
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.98206
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.09836
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.7369
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.2164
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 36.6911
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 61.0611
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_2.in5
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.reg0.in
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.reg0.m_enable
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.mux_0.in1
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_3.in0
0:pe_c4_r2.crossbar.mux_3.mux
0:pe_c3_r2.reg1.in
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.mux_1.in1
1:pe_c3_r2.mux_1.mux
1:pe_c3_r2.crossbar.mux_3.in1
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.2164
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.1377
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 29.1626
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.5115
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.4328
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.7324
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.11803
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 16.1617
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.11803
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 18.8128
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.09836
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.11803
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.11803
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 13.0687
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.6386
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.11803
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.1967
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.2637
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.11803
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.0804
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.11803
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.1967
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 11.3013
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.6335
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.12629
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 7.91136
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 9.25016
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 14.8963
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.602
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.2105
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 28.6162
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_3.in0
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.mux_1.in0
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_data.in3
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 17.3239
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_2.in4
1:pe_c1_r3.crossbar.mux_2.mux
1:pe_c1_r4.mux_0.in0
1:pe_c1_r4.mux_0.mux
1:pe_c1_r4.crossbar.mux_3.in0
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.5493
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.12629
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.2105
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.12629
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.4336
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.0166
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.14734
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 15.9851
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.103
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 10.8799
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 27.0811
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.5493
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 40.5779
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_3.in0
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.reg1.in
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.mux_1.in1
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.mux_1.in1
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 63.3996
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.mux_0.in1
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_3.in0
0:pe_c4_r2.crossbar.mux_3.mux
0:pe_c3_r2.reg1.in
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.mux_1.in1
1:pe_c3_r2.mux_1.mux
1:pe_c3_r2.crossbar.mux_2.in1
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.reg0.in
1:pe_c3_r3.reg0.reg
2:pe_c3_r3.reg0.m_enable
2:pe_c3_r3.reg0.reg
0:pe_c3_r3.mux_0.in1
0:pe_c3_r3.mux_0.mux
0:pe_c3_r3.crossbar.mux_3.in0
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_2.in1
0:pe_c0_r3.crossbar.mux_2.mux
0:pe_c0_r4.reg0.in
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.6966
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.082
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.10524
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.10524
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.10524
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.10524
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.10524
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.10524
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.2105
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.10524
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.10524
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 5.99778
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.10524
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.762
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.2315
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 37.0077
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.mux_0.in0
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 61.8914
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_2.in5
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.reg1.in
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.reg1.m_enable
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.mux_1.in1
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.reg1.in
0:pe_c2_r1.reg1.reg
1:pe_c2_r1.reg1.m_enable
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.2315
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.14734
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 29.448
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.5473
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.4631
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.7704
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.12629
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 16.9045
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.12629
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 19.2714
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.10524
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.12629
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.12629
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 13.3344
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.6568
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.12629
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.2105
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.3029
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.12629
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.103
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.12629
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.2105
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 11.5493
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 15.6675
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.13513
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 7.93805
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 9.74097
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 14.9579
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 18.6308
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.4506
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 28.9603
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 18.7183
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_2.in4
1:pe_c1_r3.crossbar.mux_2.mux
1:pe_c1_r4.mux_0.in0
1:pe_c1_r4.mux_0.mux
1:pe_c1_r4.crossbar.mux_3.in0
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.5774
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.13513
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.2252
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.13513
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.4506
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.0507
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.15765
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.2393
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.1267
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.1267
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 27.9378
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_1.in0
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.5774
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 41.5807
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 63.6925
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.reg1.in
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.mux_1.in1
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_2.in1
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.reg0.in
2:pe_c3_r2.reg0.reg
0:pe_c3_r2.reg0.m_enable
0:pe_c3_r2.reg0.reg
1:pe_c3_r2.reg0.m_enable
1:pe_c3_r2.reg0.reg
2:pe_c3_r2.mux_0.in1
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_0.in1
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.reg2.in
0:pe_c0_r1.reg2.reg
1:pe_c0_r1.mux_2.in1
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_3.in2
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.7351
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.1042
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.11261
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.11261
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.11261
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.11261
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.11261
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.11261
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.2252
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.11261
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.11261
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.01407
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.11261
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.7886
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.2477
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 37.5577
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.mux_0.in0
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 62.0982
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.mux_0.in0
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_2.in0
1:pe_c3_r1.crossbar.mux_2.mux
1:pe_c3_r2.reg0.in
1:pe_c3_r2.reg0.reg
2:pe_c3_r2.reg0.m_enable
2:pe_c3_r2.reg0.reg
0:pe_c3_r2.reg0.m_enable
0:pe_c3_r2.reg0.reg
1:pe_c3_r2.mux_0.in1
1:pe_c3_r2.mux_0.mux
1:pe_c3_r2.crossbar.mux_3.in0
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.reg1.m_enable
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.mux_1.in1
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_0.in1
0:pe_c0_r2.crossbar.mux_0.mux
0:pe_c0_r1.reg2.in
0:pe_c0_r1.reg2.reg
1:pe_c0_r1.mux_2.in1
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_3.in2
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.2477
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.15765
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 29.966
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.5856
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.4955
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 26.8109
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.13513
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 17.6623
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.13513
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 19.6905
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.11261
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.13513
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.13513
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 13.8311
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.6759
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.13513
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.2252
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.3436
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.13513
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.1267
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.13513
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.2252
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.0281
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 16.1583
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.14459
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 7.96554
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 9.78649
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.021
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 19.1166
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_3.in4
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_2.in1
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.mux_0.in0
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_2.in0
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.6962
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 29.9283
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 19.0041
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.6067
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.14459
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.241
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.14459
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.4686
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.086
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.16869
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.272
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.1515
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.1515
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 28.449
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.6067
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 41.9906
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 64.9738
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.reg0.m_enable
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.mux_0.in1
2:pe_c4_r3.mux_0.mux
2:pe_c4_r3.crossbar.mux_3.in0
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.reg1.in
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.reg1.m_enable
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.mux_1.in1
1:pe_c3_r3.mux_1.mux
1:pe_c3_r3.crossbar.mux_3.in1
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.reg1.in
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_2.in1
0:pe_c0_r3.crossbar.mux_2.mux
0:pe_c0_r4.reg0.in
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 18.7754
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.1274
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.12049
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.12049
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.12049
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.12049
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.12049
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.12049
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.241
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.12049
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.12049
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.03097
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.12049
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.8167
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.2651
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 37.8928
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.mux_0.in0
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 62.4719
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.reg1.in
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_2.in1
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_3.in0
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.2651
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.16869
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 30.2685
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.reg0.m_enable
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.6266
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 22.9854
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_1.in5
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.reg3.in
0:pe_c3_r0.reg3.reg
1:pe_c3_r0.mux_3.in1
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_2.in3
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.mux_0.in0
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_4.in0
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.0818
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_1.in5
2:pe_c2_r0.crossbar.mux_1.mux
2:pe_c3_r0.reg3.in
2:pe_c3_r0.reg3.reg
0:pe_c3_r0.mux_3.in1
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.mux_3.in0
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.14459
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 17.7524
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.14459
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 20.4838
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.12049
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.14459
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.14459
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 14.1105
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.6962
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.14459
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.241
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.3859
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.14459
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.1515
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.14459
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.241
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.2896
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 16.43
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_1.in4
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_0.in3
1:pe_c1_r2.crossbar.mux_0.mux
1:pe_c1_r1.mux_2.in0
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_5.in2
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.15471
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 7.99387
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 10.2928
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.0856
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 19.6136
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_3.in4
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_2.in1
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.mux_0.in0
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_2.in0
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.7176
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 30.9847
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 19.1001
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.6372
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.15471
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.2579
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.15471
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.4877
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.1228
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.1805
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.3064
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.1774
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.1774
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 29.0393
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.6372
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 42.4095
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.reg1.in
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 65.1017
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.reg0.m_enable
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.mux_0.in1
2:pe_c4_r3.mux_0.mux
2:pe_c4_r3.crossbar.mux_3.in0
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.reg1.in
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.reg1.m_enable
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.mux_1.in1
1:pe_c3_r3.mux_1.mux
1:pe_c3_r3.crossbar.mux_3.in1
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.reg1.in
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_2.in1
0:pe_c0_r3.crossbar.mux_2.mux
0:pe_c0_r4.reg0.in
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 19.0476
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.1516
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.12893
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.12893
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.12893
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.12893
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.12893
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.12893
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.2579
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.12893
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.12893
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.04851
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.12893
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.8466
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.2836
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 38.2364
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 63.6149
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.reg1.in
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.reg1.m_enable
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.reg1.m_enable
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.reg1.m_enable
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.reg1.m_enable
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.mux_1.in1
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.mux_0.in1
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_3.in0
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.2836
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.1805
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 30.5786
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.6704
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.0271
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.reg3.m_enable
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.1302
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.mux_3.in1
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.15471
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 18.5341
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.15471
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 21.2928
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.12893
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.15471
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.15471
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 14.396
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.7176
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.15471
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.2579
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.43
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.15471
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.1774
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.15471
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.2579
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.3269
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 16.9404
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.16554
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 8.02309
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 10.8094
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.152
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 19.6576
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 10.9725
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 31.1339
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 19.1981
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.6691
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.16554
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.2759
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.16554
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.5081
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.161
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.19313
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.5748
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.2047
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.4369
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 30.1063
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.6691
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 43.0697
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 65.2371
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.reg0.m_enable
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.mux_0.in1
2:pe_c4_r3.mux_0.mux
2:pe_c4_r3.crossbar.mux_3.in0
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.reg1.in
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.reg1.m_enable
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.mux_1.in1
1:pe_c3_r3.mux_1.mux
1:pe_c3_r3.crossbar.mux_3.in1
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.reg1.in
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_2.in1
0:pe_c0_r3.crossbar.mux_2.mux
0:pe_c0_r4.reg0.in
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 19.3266
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.1771
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.13795
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.13795
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.13795
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.13795
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.13795
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.13795
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.2759
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.13795
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.13795
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.06673
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.13795
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.8782
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.3035
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 38.3567
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 64.0859
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_3.in5
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.mux_1.in1
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.3035
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.19313
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 31.129
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.7173
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.0714
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.reg3.m_enable
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.1817
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.mux_3.in1
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.16554
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 19.3315
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.16554
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 22.1178
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.13795
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.16554
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.16554
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 14.9198
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.7403
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.16554
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.2759
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.476
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.16554
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.2047
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.16554
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.2759
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.3656
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 16.993
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.17713
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 8.05326
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 10.8674
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.22
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 19.704
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.2333
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 31.2867
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 19.2983
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.7023
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.17713
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.2952
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.17713
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.5297
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.2009
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.20665
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.8499
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.2333
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.7023
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 30.9888
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_1.in3
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_2.in3
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_2.in0
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.7023
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 43.4064
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.mux_0.in1
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.reg1.in
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.mux_1.in1
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 65.3805
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.reg0.m_enable
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.mux_0.in1
2:pe_c4_r3.mux_0.mux
2:pe_c4_r3.crossbar.mux_3.in0
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.reg1.in
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.reg1.m_enable
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.mux_1.in1
1:pe_c3_r3.mux_1.mux
1:pe_c3_r3.crossbar.mux_3.in1
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.reg1.in
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.reg1.m_enable
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.mux_1.in1
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_2.in1
0:pe_c0_r3.crossbar.mux_2.mux
0:pe_c0_r4.reg0.in
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 20.0815
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.2038
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.14761
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.14761
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.14761
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.14761
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.14761
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.14761
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.2952
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.14761
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.14761
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.08567
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.14761
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.9119
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.3247
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 39.1852
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 64.2595
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_2.in5
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.mux_0.in0
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_2.in0
1:pe_c4_r2.crossbar.mux_2.mux
1:pe_c4_r3.reg0.in
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.mux_0.in1
2:pe_c4_r3.mux_0.mux
2:pe_c4_r3.crossbar.mux_3.in0
2:pe_c4_r3.crossbar.mux_3.mux
2:pe_c3_r3.reg1.in
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.reg1.m_enable
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.mux_1.in1
1:pe_c3_r3.mux_1.mux
1:pe_c3_r3.crossbar.mux_3.in1
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.mux_1.in0
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.reg1.in
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.reg1.m_enable
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.reg1.m_enable
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.mux_1.in1
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_2.in1
2:pe_c0_r3.crossbar.mux_2.mux
2:pe_c0_r4.reg0.in
2:pe_c0_r4.reg0.reg
0:pe_c0_r4.reg0.m_enable
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_addr.in4
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.3247
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.20665
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 31.4579
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.rega.m_enable
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.7676
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.1185
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.2366
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.17713
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 19.4413
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.17713
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 22.7527
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.14761
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.17713
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.17713
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 15.22
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.7642
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.17713
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.2952
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.5239
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.17713
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.2333
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.17713
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.2952
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.4059
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.0477
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.18953
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 8.55814
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 11.1636
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.29
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 19.7529
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.2633
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 32.4904
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_3.in0
1:pe_c3_r3.crossbar.mux_3.mux
1:pe_c2_r3.mux_1.in0
1:pe_c2_r3.mux_1.mux
1:pe_c2_r3.crossbar.mux_3.in1
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_3.in1
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_data.in3
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 20.585
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.737
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.18953
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.3159
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.18953
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.5527
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.2424
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.22112
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.895
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.2633
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.737
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 31.8328
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.737
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 43.7226
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 67.1904
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.reg0.m_enable
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.mux_0.in1
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.reg1.m_enable
0:pe_c3_r4.reg1.reg
1:pe_c3_r4.mux_1.in1
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_3.in1
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.reg1.in
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.mux_1.in1
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 20.8531
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.2317
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.15794
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.15794
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.15794
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.15794
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.15794
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.15794
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.3159
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.15794
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.15794
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.10538
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.15794
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.9475
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.3475
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 39.3219
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.reg1.in
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_3.in0
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 64.454
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.3475
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.22112
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 31.7954
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.reg0.m_enable
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.8213
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.1687
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.295
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.18953
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 19.5535
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.18953
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 23.1064
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.15794
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.18953
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.18953
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 15.5268
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.7896
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.18953
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.3159
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.574
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.18953
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.2633
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.18953
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.3159
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.4476
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.1047
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.2028
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.07355
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 11.4658
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.3618
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 19.8045
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.2949
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 33.4149
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 21.2485
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_2.in4
1:pe_c1_r3.crossbar.mux_2.mux
1:pe_c1_r4.mux_0.in0
1:pe_c1_r4.mux_0.mux
1:pe_c1_r4.crossbar.mux_3.in0
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.7734
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.2028
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.338
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.2028
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.5772
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.2856
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.2366
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.9424
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.2949
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.7734
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 32.2445
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.7734
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 44.1802
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 67.8463
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_3.in0
1:pe_c4_r3.crossbar.mux_3.mux
1:pe_c3_r3.reg1.in
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.reg1.m_enable
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.mux_1.in1
0:pe_c3_r3.mux_1.mux
0:pe_c3_r3.crossbar.mux_3.in1
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.mux_1.in1
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.reg1.in
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.reg1.in
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.reg1.m_enable
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.mux_1.in1
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_0.in1
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.reg2.in
2:pe_c0_r2.reg2.reg
0:pe_c0_r2.reg2.m_enable
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_addr.in2
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 20.9238
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.2611
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.169
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.169
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.169
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.169
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.169
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.169
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.338
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.169
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.169
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.12591
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.169
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 15.9854
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.3718
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 39.9424
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 65.6422
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.3718
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.2366
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 32.1418
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.8788
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.222
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.3572
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.2028
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 20.3856
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.2028
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 23.9741
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.169
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.2028
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.2028
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 15.8403
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.8165
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.2028
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.338
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.6263
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.2028
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.2949
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.2028
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.338
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.4911
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.1642
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.21699
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.11645
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 12.0159
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.4357
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 20.1007
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.5698
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 33.9428
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 21.8246
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_0.in4
1:pe_c1_r3.crossbar.mux_0.mux
1:pe_c1_r2.mux_2.in0
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_3.in2
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_data.in2
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.8114
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.21699
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.3617
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.21699
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.6033
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.3308
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.25316
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 16.9922
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.3281
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.8114
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 32.9067
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.8114
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 44.89
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 68.243
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.mux_0.in1
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_3.in0
1:pe_c4_r2.crossbar.mux_3.mux
1:pe_c3_r2.reg1.in
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.reg1.m_enable
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.mux_1.in1
0:pe_c3_r2.mux_1.mux
0:pe_c3_r2.crossbar.mux_3.in1
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.mux_1.in0
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 20.9975
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.292
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.18083
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.18083
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.18083
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.18083
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.18083
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.18083
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.3617
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.18083
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.18083
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.14731
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.18083
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.0257
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.3978
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 40.0946
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.mux_0.in1
2:pe_c3_r1.mux_0.mux
2:pe_c3_r1.crossbar.mux_3.in0
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 65.892
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.3978
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.25316
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 32.4976
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 26.9403
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.2789
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.4235
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.21699
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 21.2346
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.21699
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 24.859
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.18083
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.21699
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.21699
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 16.1606
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.8449
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.21699
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.3617
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.6809
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.21699
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.3281
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.21699
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.3617
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.5362
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.2262
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.23218
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.16064
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 12.5772
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.5118
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 20.1608
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_3.in4
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_2.in1
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.mux_0.in0
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_2.in0
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.8512
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 34.1396
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 22.1633
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.8512
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.23218
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.387
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.23218
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.631
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.378
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.27088
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.0447
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.3631
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 11.8512
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 34.0709
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.8512
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 45.3777
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.mux_0.in1
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_3.in0
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 68.7232
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.mux_0.in1
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_3.in0
1:pe_c4_r2.crossbar.mux_3.mux
1:pe_c3_r2.reg1.in
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.mux_1.in1
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.0744
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.3244
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.19348
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.19348
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.19348
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.19348
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.19348
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.19348
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.387
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.19348
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.19348
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.16964
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.19348
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.0685
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.4257
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 40.2529
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.mux_1.in0
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_2.in1
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.reg0.in
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.reg0.m_enable
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_3.in0
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 66.3895
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.reg1.m_enable
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.mux_1.in1
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.4257
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.27088
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 33.3511
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 27.2502
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.3394
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.4942
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.23218
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 22.1008
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.23218
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 25.7614
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.19348
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.23218
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.23218
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 16.732
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.875
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.23218
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.387
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.7381
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.23218
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.3631
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.23218
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.387
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.5833
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.2909
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.24843
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.20617
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 12.6569
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.5901
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 20.4706
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.8929
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 35.2903
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 22.7935
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.8929
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.24843
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.4141
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.24843
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.6605
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.4273
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.28984
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.3464
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.4
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.1394
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 34.7664
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.8929
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 46.3574
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.RES.m_enable
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.mux_1.in0
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 69.7122
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.mux_0.in1
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_3.in0
1:pe_c4_r2.crossbar.mux_3.mux
1:pe_c3_r2.reg1.in
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.reg1.m_enable
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.reg1.m_enable
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.mux_1.in1
1:pe_c3_r2.mux_1.mux
1:pe_c3_r2.crossbar.mux_3.in1
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.reg1.m_enable
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.mux_1.in0
0:pe_c0_r2.mux_1.mux
0:pe_c0_r2.crossbar.mux_2.in1
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.reg0.in
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.1546
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.3586
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.20703
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.20703
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.20703
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.20703
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.20703
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.20703
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.4141
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.20703
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.20703
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.19294
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.20703
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.114
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.4555
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 40.4174
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 67.6294
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_2.in5
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.reg0.in
2:pe_c4_r2.reg0.reg
0:pe_c4_r2.reg0.m_enable
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.mux_0.in1
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_3.in0
1:pe_c4_r2.crossbar.mux_3.mux
1:pe_c3_r2.mux_1.in0
1:pe_c3_r2.mux_1.mux
1:pe_c3_r2.crossbar.mux_3.in1
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.reg1.in
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.reg1.m_enable
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.mux_1.in1
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_3.in1
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.mux_1.in0
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_addr.in3
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.4555
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.28984
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 33.7315
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.crossbar.in5
1:pe_c1_r0.crossbar.mux_2.in5
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.reg0.in
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 27.323
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.RES.m_enable
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_2.in5
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.reg0.in
2:pe_c1_r1.reg0.reg
0:pe_c1_r1.mux_0.in1
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.mux_3.in0
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.4039
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.5695
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.24843
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 22.9845
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.24843
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 26.3861
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.20703
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.24843
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.24843
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 17.069
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.907
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.24843
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.4141
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.798
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.24843
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.4
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.24843
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.4141
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.6324
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.3586
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.26582
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.25314
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 13.2362
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.6708
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 20.5401
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 11.9367
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 37.0189
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_3.in1
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_3.in1
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_data.in2
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 23.8797
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_0.in4
1:pe_c1_r3.crossbar.mux_0.mux
1:pe_c1_r2.mux_2.in0
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_3.in2
1:pe_c1_r2.crossbar.mux_3.mux
1:pe_c0_r2.mux_1.in0
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_data.in2
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.9367
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.26582
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.443
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.26582
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 10.9409
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.4789
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.31013
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.6561
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.4388
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.4346
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 35.616
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_1.in0
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.9367
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 46.8669
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 71.9177
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_3.in0
1:pe_c4_r3.crossbar.mux_3.mux
1:pe_c3_r3.reg1.in
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.reg1.m_enable
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.mux_1.in1
0:pe_c3_r3.mux_1.mux
0:pe_c3_r3.crossbar.mux_3.in1
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_0.in1
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_addr.in2
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.2384
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.3945
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.22152
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.22152
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.22152
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.22152
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.22152
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.22152
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.443
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.22152
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.22152
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.21729
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.22152
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.1624
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.4873
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 40.5885
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 68.9429
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.4873
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.31013
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 34.3713
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.reg0.in
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.reg0.m_enable
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 27.6498
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.4726
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.6498
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.26582
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 23.1391
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.26582
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 26.8733
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.22152
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.26582
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.26582
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 17.4134
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.9409
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.26582
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.443
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.8607
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.26582
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.4388
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.26582
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.443
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.6835
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.4294
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.28443
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.30162
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 13.8274
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.7541
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 20.6133
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 12.4855
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 37.9191
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_0.in4
1:pe_c3_r2.crossbar.mux_0.mux
1:pe_c3_r1.mux_2.in0
1:pe_c3_r1.mux_2.mux
1:pe_c3_r1.crossbar.mux_3.in2
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 24.3445
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 11.9826
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.28443
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.4741
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.28443
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.2284
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.5329
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.33184
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.7225
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.4798
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.4855
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 36.4536
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 11.9826
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 47.3888
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 73.1947
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.mux_0.in0
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_2.in0
1:pe_c4_r2.crossbar.mux_2.mux
1:pe_c4_r3.reg0.in
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.reg0.m_enable
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_3.in0
1:pe_c4_r3.crossbar.mux_3.mux
1:pe_c3_r3.reg1.in
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.reg1.m_enable
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.mux_1.in1
0:pe_c3_r3.mux_1.mux
0:pe_c3_r3.crossbar.mux_3.in1
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.mux_1.in1
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_2.in1
2:pe_c0_r3.crossbar.mux_2.mux
2:pe_c0_r4.reg0.in
2:pe_c0_r4.reg0.reg
0:pe_c0_r4.reg0.m_enable
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.3259
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.4324
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.23703
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.23703
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.23703
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.23703
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.23703
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.23703
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.4741
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.23703
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.23703
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.24276
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.23703
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.2139
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.5215
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 40.7668
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 70.0122
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.5215
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.33184
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 35.0269
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 27.7354
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.reg3.in
0:pe_c2_r0.reg3.reg
1:pe_c2_r0.reg3.m_enable
1:pe_c2_r0.reg3.reg
2:pe_c2_r0.reg3.m_enable
2:pe_c2_r0.reg3.reg
0:pe_c2_r0.mux_3.in1
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_2.in0
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_5.in0
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.5458
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.7354
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.28443
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 23.2971
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.28443
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 27.8229
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.23703
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.28443
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.28443
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 18.017
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 10.9769
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.28443
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.4741
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.9266
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.28443
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.4798
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.28443
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.4741
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.7369
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.5035
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.30434
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.35171
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 13.9227
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.8401
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 20.9446
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 13.0467
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 38.3877
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 24.5093
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.0309
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.30434
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.5072
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.30434
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.2691
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.5895
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.35507
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.7924
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.523
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.5388
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 36.9433
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.0309
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 48.1774
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 73.4902
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.mux_0.in0
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_2.in0
1:pe_c4_r2.crossbar.mux_2.mux
1:pe_c4_r3.mux_0.in0
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.reg0.m_enable
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.mux_0.in1
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.mux_1.in1
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.reg1.in
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.reg1.m_enable
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.mux_1.in1
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.4176
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.4723
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.25362
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.25362
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.25362
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.25362
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.25362
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.25362
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.5072
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.25362
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.25362
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.26941
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.25362
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.2687
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.558
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 40.9527
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 70.8808
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.mux_0.in0
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_2.in0
0:pe_c4_r2.crossbar.mux_2.mux
0:pe_c4_r3.mux_0.in0
0:pe_c4_r3.mux_0.mux
0:pe_c4_r3.crossbar.mux_3.in0
0:pe_c4_r3.crossbar.mux_3.mux
0:pe_c3_r3.mux_1.in0
0:pe_c3_r3.mux_1.mux
0:pe_c3_r3.crossbar.mux_3.in1
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.reg1.m_enable
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_2.in1
0:pe_c2_r3.crossbar.mux_2.mux
0:pe_c2_r4.reg0.in
0:pe_c2_r4.reg0.reg
1:pe_c2_r4.reg0.m_enable
1:pe_c2_r4.reg0.reg
2:pe_c2_r4.mux_0.in1
2:pe_c2_r4.mux_0.mux
2:pe_c2_r4.crossbar.mux_3.in0
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.reg1.in
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.reg1.m_enable
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.mux_1.in1
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.reg1.m_enable
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_addr.in4
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.558
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.35507
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 35.4451
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_4.in0
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.rega.m_enable
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 27.8267
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.6238
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.8267
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.30434
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 24.2204
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.30434
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 28.7914
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.25362
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.30434
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.30434
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 18.3796
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.0151
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.30434
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.5072
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 16.9957
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.30434
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.523
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.30434
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.5072
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.7928
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.5812
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.32565
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 9.91646
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 14.2767
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 15.929
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 21.0288
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 13.1076
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 38.6115
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 24.6778
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.0817
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.32565
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.5427
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.32565
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.3122
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.6489
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.37992
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.866
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.5687
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.5946
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 38.4699
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.0817
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 48.7278
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 74.5702
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.mux_0.in0
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_2.in0
1:pe_c4_r2.crossbar.mux_2.mux
1:pe_c4_r3.reg0.in
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.reg0.m_enable
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_3.in0
1:pe_c4_r3.crossbar.mux_3.mux
1:pe_c3_r3.reg1.in
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.reg1.m_enable
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.mux_1.in1
0:pe_c3_r3.mux_1.mux
0:pe_c3_r3.crossbar.mux_3.in1
0:pe_c3_r3.crossbar.mux_3.mux
0:pe_c2_r3.reg1.in
0:pe_c2_r3.reg1.reg
1:pe_c2_r3.reg1.m_enable
1:pe_c2_r3.reg1.reg
2:pe_c2_r3.mux_1.in1
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_3.in1
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.mux_1.in0
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_2.in1
2:pe_c0_r3.crossbar.mux_2.mux
2:pe_c0_r4.reg0.in
2:pe_c0_r4.reg0.reg
0:pe_c0_r4.reg0.m_enable
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.5135
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.5144
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.27137
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.27137
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.27137
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.27137
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.27137
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.27137
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.5427
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.27137
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.27137
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.29732
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.27137
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.3271
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.597
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 41.1466
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 71.4656
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.597
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.37992
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 35.8752
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.mux_0.in1
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_4.in0
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 27.9241
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.mux_3.in0
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_2.in0
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.reg0.in
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.reg0.m_enable
1:pe_c2_r2.reg0.reg
2:pe_c2_r2.reg0.m_enable
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.mux_0.in1
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_5.in0
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.707
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 27.9241
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.32565
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 25.1625
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.32565
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 29.7792
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.27137
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.32565
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.32565
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 18.7503
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.0557
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.32565
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.5427
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 17.0682
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.32565
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.5687
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.32565
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.5427
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.8511
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 17.6626
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.34844
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.4933
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 14.6381
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.0208
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 21.1177
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 13.1712
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 38.8426
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 24.8504
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.135
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.34844
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.5807
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.34844
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.3579
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.7112
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.40651
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 17.9435
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.6169
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.6531
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 38.9923
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.135
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 49.2921
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 75.0761
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.reg0.in
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.reg1.in
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.reg1.m_enable
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.reg1.m_enable
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.mux_1.in1
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_0.in1
2:pe_c0_r2.crossbar.mux_0.mux
2:pe_c0_r1.reg2.in
2:pe_c0_r1.reg2.reg
0:pe_c0_r1.reg2.m_enable
0:pe_c0_r1.reg2.reg
1:pe_c0_r1.mux_2.in1
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_3.in2
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_addr.in1
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.614
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.5589
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.29037
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.29037
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.29037
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.29037
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.29037
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.29037
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.5807
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.29037
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.29037
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.32657
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.29037
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.3892
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.6388
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 41.349
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 72.3544
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.reg1.m_enable
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.6388
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.40651
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 36.3177
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.reg0.m_enable
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_4.in0
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.rega.m_enable
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 28.028
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.reg3.in
0:pe_c2_r0.reg3.reg
1:pe_c2_r0.reg3.m_enable
1:pe_c2_r0.reg3.reg
2:pe_c2_r0.reg3.m_enable
2:pe_c2_r0.reg3.reg
0:pe_c2_r0.mux_3.in1
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_2.in0
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_5.in0
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.7957
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 28.028
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.34844
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 26.1238
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.34844
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 30.7867
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.29037
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.34844
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.34844
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.1294
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.0988
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.34844
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.5807
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 17.1445
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.34844
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.6169
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.34844
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.5807
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.9122
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.0096
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.37283
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.5591
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 15.2687
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.1159
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 21.4733
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_3.in4
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_2.in1
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.mux_0.in0
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_2.in0
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 13.2378
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 39.6044
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 25.0273
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.1912
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.37283
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.6214
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.37283
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.4063
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.7767
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.43497
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 18.0252
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.668
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.7145
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 40.5731
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.1912
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 50.1324
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 75.7794
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.mux_0.in0
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_2.in0
1:pe_c4_r2.crossbar.mux_2.mux
1:pe_c4_r3.reg0.in
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.reg0.m_enable
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_3.in0
1:pe_c4_r3.crossbar.mux_3.mux
1:pe_c3_r3.reg1.in
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.mux_1.in1
2:pe_c3_r3.mux_1.mux
2:pe_c3_r3.crossbar.mux_3.in1
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.mux_1.in0
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_2.in1
2:pe_c0_r3.crossbar.mux_2.mux
2:pe_c0_r4.reg0.in
2:pe_c0_r4.reg0.reg
0:pe_c0_r4.reg0.m_enable
0:pe_c0_r4.reg0.reg
1:pe_c0_r4.mux_0.in1
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.7193
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.6058
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.31069
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.31069
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.31069
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.31069
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.31069
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.31069
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.6214
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.31069
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.31069
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.35726
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.31069
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.4554
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.6835
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 41.5605
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 72.6086
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.mux_0.in0
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_2.in0
1:pe_c4_r2.crossbar.mux_2.mux
1:pe_c4_r3.mux_0.in0
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_3.in0
1:pe_c4_r3.crossbar.mux_3.mux
1:pe_c3_r3.reg1.in
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.mux_1.in1
2:pe_c3_r3.mux_1.mux
2:pe_c3_r3.crossbar.mux_3.in1
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.reg1.in
2:pe_c2_r3.reg1.reg
0:pe_c2_r3.mux_1.in1
0:pe_c2_r3.mux_1.mux
0:pe_c2_r3.crossbar.mux_3.in1
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.reg1.in
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.reg1.m_enable
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.mux_1.in1
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_3.in1
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.reg1.in
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.reg1.m_enable
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.mux_1.in1
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_0.in1
2:pe_c0_r3.crossbar.mux_0.mux
2:pe_c0_r2.reg2.in
2:pe_c0_r2.reg2.reg
0:pe_c0_r2.reg2.m_enable
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.6835
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.43497
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 36.636
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_3.in0
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.reg1.in
0:pe_c0_r3.reg1.reg
1:pe_c0_r3.reg1.m_enable
1:pe_c0_r3.reg1.reg
2:pe_c0_r3.mux_1.in1
2:pe_c0_r3.mux_1.mux
2:pe_c0_r3.crossbar.mux_1.in1
2:pe_c0_r3.crossbar.mux_1.mux
2:pe_c1_r3.reg3.in
2:pe_c1_r3.reg3.reg
0:pe_c1_r3.reg3.m_enable
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 28.1389
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_1.in4
0:pe_c1_r0.crossbar.mux_1.mux
0:pe_c2_r0.reg3.in
0:pe_c2_r0.reg3.reg
1:pe_c2_r0.reg3.m_enable
1:pe_c2_r0.reg3.reg
2:pe_c2_r0.reg3.m_enable
2:pe_c2_r0.reg3.reg
0:pe_c2_r0.mux_3.in1
0:pe_c2_r0.mux_3.mux
0:pe_c2_r0.crossbar.mux_2.in3
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_2.in0
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_5.in0
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.8903
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 28.1389
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.37283
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 27.1048
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.37283
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 31.6773
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.31069
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.37283
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.37283
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.2556
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.1447
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.37283
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.6214
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 17.2247
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.37283
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.668
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.37283
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.6214
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 12.9762
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.1019
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_1.in4
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_0.in3
1:pe_c1_r2.crossbar.mux_0.mux
1:pe_c1_r1.mux_2.in0
1:pe_c1_r1.mux_2.mux
1:pe_c1_r1.crossbar.mux_5.in2
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.39893
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.6271
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 15.9122
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.2143
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 21.5751
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 14.1002
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 40.3847
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 25.2085
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.2504
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.39893
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.6649
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.39893
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.4577
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.8454
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.46542
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 18.1114
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.7219
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.7789
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 41.1302
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.2504
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 50.7286
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 76.3811
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_2.in1
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.reg0.in
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.reg0.m_enable
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.reg0.m_enable
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.mux_0.in1
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_3.in0
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_2.in1
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.reg0.m_enable
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.mux_0.in1
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_3.in0
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.8299
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 10.6554
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.33244
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.33244
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.33244
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.33244
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.33244
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.33244
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.6649
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.33244
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.33244
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.38947
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.33244
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.5258
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.7314
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 42.5744
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.mux_1.in0
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 73.7574
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.mux_0.in0
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_2.in0
0:pe_c4_r2.crossbar.mux_2.mux
0:pe_c4_r3.mux_0.in0
0:pe_c4_r3.mux_0.mux
0:pe_c4_r3.crossbar.mux_2.in0
0:pe_c4_r3.crossbar.mux_2.mux
0:pe_c4_r4.reg0.in
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.reg0.m_enable
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.mux_0.in1
0:pe_c4_r4.mux_0.mux
0:pe_c4_r4.crossbar.mux_3.in0
0:pe_c4_r4.crossbar.mux_3.mux
0:pe_c3_r4.reg1.in
0:pe_c3_r4.reg1.reg
1:pe_c3_r4.reg1.m_enable
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.mux_1.in1
0:pe_c3_r4.mux_1.mux
0:pe_c3_r4.crossbar.mux_3.in1
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.reg1.in
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.reg1.m_enable
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.reg1.m_enable
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_addr.in4
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.7314
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.46542
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 37.0534
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.RES.m_enable
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_2.in5
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 28.5215
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.RES.m_enable
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_2.in5
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 23.9913
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 28.2572
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.39893
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 28.1059
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.39893
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 31.8812
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.33244
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.39893
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.39893
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.3854
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.1934
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.39893
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.6649
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 17.3092
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.39893
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.7219
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.39893
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.6649
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 13.0432
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.4657
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.42686
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.6973
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.0353
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.3163
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 21.9496
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_3.in4
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_2.in1
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.mux_0.in0
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_2.in0
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.2487
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 40.6503
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 25.6614
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.3128
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.42686
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.7114
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.RES.m_enable
2:pe_c3_r0.RES.reg
0:pe_c3_r0.crossbar.in5
0:pe_c3_r0.crossbar.mux_4.in5
0:pe_c3_r0.crossbar.mux_4.mux
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.42686
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.779
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_5.in4
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.regb.m_enable
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.9178
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.498
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 18.2023
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.779
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.8466
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 41.7285
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_1.in0
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.3128
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 51.0736
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.reg1.m_enable
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 77.3502
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.mux_0.in1
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.mux_0.in0
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_2.in0
0:pe_c4_r2.crossbar.mux_2.mux
0:pe_c4_r3.reg0.in
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.reg0.m_enable
1:pe_c4_r3.reg0.reg
2:pe_c4_r3.reg0.m_enable
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.mux_0.in1
0:pe_c4_r3.mux_0.mux
0:pe_c4_r3.crossbar.mux_2.in0
0:pe_c4_r3.crossbar.mux_2.mux
0:pe_c4_r4.reg0.in
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.reg0.m_enable
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.mux_0.in1
0:pe_c4_r4.mux_0.mux
0:pe_c4_r4.crossbar.mux_3.in0
0:pe_c4_r4.crossbar.mux_3.mux
0:pe_c3_r4.reg1.in
0:pe_c3_r4.reg1.reg
1:pe_c3_r4.reg1.m_enable
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.mux_1.in1
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.reg1.m_enable
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 21.946
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 11.2417
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.35571
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.35571
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.35571
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.35571
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.35571
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.35571
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.7114
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.35571
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.35571
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.42332
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.35571
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.6009
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.7826
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 43.0807
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 74.3789
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.7826
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.498
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 37.2195
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_3.in0
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_2.in1
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.reg0.in
0:pe_c0_r2.reg0.reg
1:pe_c0_r2.reg0.m_enable
1:pe_c0_r2.reg0.reg
2:pe_c0_r2.reg0.m_enable
2:pe_c0_r2.reg0.reg
0:pe_c0_r2.mux_0.in1
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_2.in0
0:pe_c0_r2.crossbar.mux_2.mux
0:pe_c0_r3.mux_0.in0
0:pe_c0_r3.mux_0.mux
0:pe_c0_r3.crossbar.mux_1.in0
0:pe_c0_r3.crossbar.mux_1.mux
0:pe_c1_r3.reg3.in
0:pe_c1_r3.reg3.reg
1:pe_c1_r3.mux_3.in1
1:pe_c1_r3.mux_3.mux
1:pe_c1_r3.crossbar.mux_4.in3
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 28.6504
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.reg0.in
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.reg0.m_enable
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_1.in0
2:pe_c1_r1.crossbar.mux_1.mux
2:pe_c2_r1.reg3.in
2:pe_c2_r1.reg3.reg
0:pe_c2_r1.mux_3.in1
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_2.in3
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.mux_0.in0
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_5.in0
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 24.0989
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 28.3835
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.42686
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 29.1276
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.42686
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 32.3304
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.35571
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.42686
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.42686
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.5192
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.2452
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.42686
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.7114
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 17.665
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.42686
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.779
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.42686
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.7114
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 13.1135
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.5701
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.45674
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.7699
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.1612
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.4222
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 22.3355
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.3439
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 40.925
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 26.1159
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_0.in1
1:pe_c0_r3.crossbar.mux_0.mux
1:pe_c0_r2.mux_2.in0
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_data.in2
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.3786
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.45674
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.7612
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.45674
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.8395
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 13.9939
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.53286
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 18.8375
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 11.8395
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.9178
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 42.2836
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.3786
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 51.6992
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 78.0523
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_2.in1
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.reg0.in
2:pe_c2_r1.reg0.reg
0:pe_c2_r1.reg0.m_enable
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.reg0.m_enable
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.mux_0.in1
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_2.in0
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.reg0.in
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.reg0.m_enable
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.reg0.m_enable
1:pe_c2_r2.reg0.reg
2:pe_c2_r2.mux_0.in1
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_3.in0
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 22.0681
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 11.8417
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.38061
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.38061
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.38061
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.38061
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.38061
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.38061
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.7612
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.38061
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.38061
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.45889
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.38061
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.681
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.8373
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 43.3339
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 75.3696
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_2.in0
1:pe_c3_r1.crossbar.mux_2.mux
1:pe_c3_r2.reg0.in
1:pe_c3_r2.reg0.reg
2:pe_c3_r2.reg0.m_enable
2:pe_c3_r2.reg0.reg
0:pe_c3_r2.mux_0.in1
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_3.in0
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.reg1.in
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.mux_1.in1
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_3.in1
0:pe_c1_r2.crossbar.mux_3.mux
0:pe_c0_r2.reg1.in
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.8373
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.53286
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 37.3969
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 28.7879
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 24.753
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 29.0575
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.45674
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 29.3615
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.45674
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 33.4051
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.38061
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.45674
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.45674
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.657
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.3004
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.45674
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.7612
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 18.031
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.45674
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.8395
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.45674
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.7612
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 13.1874
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.6798
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.48871
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.845
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.2903
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.5321
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 22.461
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_3.in4
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.mux_1.in0
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_2.in1
2:pe_c2_r1.crossbar.mux_2.mux
2:pe_c2_r2.mux_0.in0
2:pe_c2_r2.mux_0.mux
2:pe_c2_r2.crossbar.mux_2.in0
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.443
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 41.2093
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 26.326
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.4481
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.48871
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.8145
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.48871
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.9036
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.0741
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.57016
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 19.489
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.1758
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 12.9926
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 44.2423
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.4481
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 52.3113
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.mux_1.in0
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.mux_0.in1
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_3.in0
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 77.1923
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.reg1.m_enable
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.mux_1.in1
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.reg0.in
2:pe_c1_r1.reg0.reg
0:pe_c1_r1.reg0.m_enable
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.reg0.m_enable
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_3.in0
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.reg1.in
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.reg1.m_enable
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.mux_1.in1
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_0.in1
2:pe_c0_r1.crossbar.mux_0.mux
2:pe_c0_r0.reg2.in
2:pe_c0_r0.reg2.reg
0:pe_c0_r0.reg2.m_enable
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_4.in0
1:mem_4.mux_addr.in0
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 22.1964
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 11.9112
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.40726
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.40726
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.40726
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.40726
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.40726
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.40726
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.8145
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.40726
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.40726
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.49632
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.40726
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.7663
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.896
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 44.1433
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_2.in1
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 76.1489
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.reg1.in
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.reg1.m_enable
1:pe_c3_r0.reg1.reg
2:pe_c3_r0.mux_1.in1
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.reg1.m_enable
0:pe_c2_r0.reg1.reg
1:pe_c2_r0.reg1.m_enable
1:pe_c2_r0.reg1.reg
2:pe_c2_r0.mux_1.in1
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.reg1.in
2:pe_c1_r0.reg1.reg
0:pe_c1_r0.mux_1.in1
0:pe_c1_r0.mux_1.mux
0:pe_c1_r0.crossbar.mux_3.in1
0:pe_c1_r0.crossbar.mux_3.mux
0:pe_c0_r0.reg1.in
0:pe_c0_r0.reg1.reg
1:pe_c0_r0.reg1.m_enable
1:pe_c0_r0.reg1.reg
2:pe_c0_r0.reg1.m_enable
2:pe_c0_r0.reg1.reg
0:pe_c0_r0.mux_1.in1
0:pe_c0_r0.mux_1.mux
0:pe_c0_r0.crossbar.mux_2.in1
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.reg0.in
0:pe_c0_r1.reg0.reg
1:pe_c0_r1.mux_0.in1
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_3.in0
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_3.in1
1:mem_3.mux_addr.in1
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.896
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.57016
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 37.5861
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 28.9345
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 25.1533
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_2.in5
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.mux_0.in0
0:pe_c2_r1.mux_0.mux
0:pe_c2_r1.crossbar.mux_1.in0
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.reg3.in
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 29.4791
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.reg3.in
0:pe_c3_r0.reg3.reg
1:pe_c3_r0.reg3.m_enable
1:pe_c3_r0.reg3.reg
2:pe_c3_r0.reg3.m_enable
2:pe_c3_r0.reg3.reg
0:pe_c3_r0.mux_3.in1
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_1.in3
0:pe_c3_r0.crossbar.mux_1.mux
0:pe_c4_r0.reg3.in
0:pe_c4_r0.reg3.reg
1:pe_c4_r0.mux_3.in1
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_2.in3
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_5.in0
1:pe_c4_r1.crossbar.mux_5.mux
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.48871
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 29.6008
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.48871
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 35.3184
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.40726
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.48871
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.48871
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.7993
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.359
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.48871
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.8145
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 18.4075
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.48871
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.9036
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.48871
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.8145
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 13.2649
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.795
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.52292
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 10.9227
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.4225
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.6463
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 22.8686
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.5463
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 42.0538
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 26.808
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 12.7964
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.52292
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.8715
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.52292
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 11.9715
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.1586
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.61007
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 20.1571
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.5215
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 13.6214
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 44.6629
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_1.in3
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_2.in3
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_2.in0
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_3.in0
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_0.in1
1:pe_c1_r3.crossbar.mux_0.mux
1:pe_c1_r2.mux_2.in0
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_4.in2
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.5215
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 53.5521
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.RES.in
2:pe_c4_r0.RES.reg
0:pe_c4_r0.crossbar.in5
0:pe_c4_r0.crossbar.mux_3.in5
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 79.8419
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.mux_0.in1
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_3.in0
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_2.in1
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.reg0.in
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.reg0.m_enable
1:pe_c2_r2.reg0.reg
2:pe_c2_r2.reg0.m_enable
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.mux_0.in1
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_3.in0
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.reg1.in
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.mux_1.in0
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 23.1564
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 11.9843
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.43576
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.43576
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.43576
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.43576
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.43576
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.43576
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.8715
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.43576
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.43576
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.53572
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.43576
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.8573
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 11.9587
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 46.3512
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_3.in0
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 78.4414
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_2.in5
1:pe_c4_r0.crossbar.mux_2.mux
1:pe_c4_r1.mux_0.in0
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_3.in0
1:pe_c4_r1.crossbar.mux_3.mux
1:pe_c3_r1.reg1.in
1:pe_c3_r1.reg1.reg
2:pe_c3_r1.mux_1.in1
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_3.in1
2:pe_c3_r1.crossbar.mux_3.mux
2:pe_c2_r1.reg1.in
2:pe_c2_r1.reg1.reg
0:pe_c2_r1.mux_1.in1
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_2.in1
0:pe_c2_r1.crossbar.mux_2.mux
0:pe_c2_r2.reg0.in
0:pe_c2_r2.reg0.reg
1:pe_c2_r2.reg0.m_enable
1:pe_c2_r2.reg0.reg
2:pe_c2_r2.reg0.m_enable
2:pe_c2_r2.reg0.reg
0:pe_c2_r2.mux_0.in1
0:pe_c2_r2.mux_0.mux
0:pe_c2_r2.crossbar.mux_3.in0
0:pe_c2_r2.crossbar.mux_3.mux
0:pe_c1_r2.mux_1.in0
0:pe_c1_r2.mux_1.mux
0:pe_c1_r2.crossbar.mux_2.in1
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.reg0.m_enable
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_3.in0
0:pe_c1_r3.crossbar.mux_3.mux
0:pe_c0_r3.mux_1.in0
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_0.in1
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 11.9587
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.61007
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 37.7882
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 29.0909
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 25.2923
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.reg3.m_enable
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 29.6409
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.crossbar.in5
1:pe_c2_r0.crossbar.mux_2.in5
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.reg3.in
1:pe_c3_r1.reg3.reg
2:pe_c3_r1.mux_3.in1
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.mux_3.in0
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.52292
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 29.8457
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.52292
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 35.6907
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_2.in0
1:pe_c2_r2.crossbar.mux_2.mux
1:pe_c2_r3.mux_0.in0
1:pe_c2_r3.mux_0.mux
1:pe_c2_r3.crossbar.mux_3.in0
1:pe_c2_r3.crossbar.mux_3.mux
1:pe_c1_r3.mux_1.in0
1:pe_c1_r3.mux_1.mux
1:pe_c1_r3.crossbar.mux_0.in1
1:pe_c1_r3.crossbar.mux_0.mux
1:pe_c1_r2.mux_2.in0
1:pe_c1_r2.mux_2.mux
1:pe_c1_r2.crossbar.mux_5.in2
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.43576
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.52292
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.52292
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 19.9461
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.4215
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.52292
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.8715
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 18.795
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.52292
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 11.9715
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.52292
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.8715
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 13.6214
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 18.9161
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.55952
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.0033
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.5581
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.765
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 23.0114
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.6541
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 42.5715
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 27.2306
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_0.in1
1:pe_c0_r3.crossbar.mux_0.mux
1:pe_c0_r2.mux_2.in0
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_data.in2
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.1544
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.55952
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.9325
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.55952
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.0435
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.2477
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.65277
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 21.1203
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.599
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 14.5431
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 46.6191
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.599
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 54.2365
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 81.964
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.mux_0.in1
0:pe_c4_r3.mux_0.mux
0:pe_c4_r3.crossbar.mux_3.in0
0:pe_c4_r3.crossbar.mux_3.mux
0:pe_c3_r3.reg1.in
0:pe_c3_r3.reg1.reg
1:pe_c3_r3.reg1.m_enable
1:pe_c3_r3.reg1.reg
2:pe_c3_r3.reg1.m_enable
2:pe_c3_r3.reg1.reg
0:pe_c3_r3.mux_1.in1
0:pe_c3_r3.mux_1.mux
0:pe_c3_r3.crossbar.mux_2.in1
0:pe_c3_r3.crossbar.mux_2.mux
0:pe_c3_r4.reg0.in
0:pe_c3_r4.reg0.reg
1:pe_c3_r4.reg0.m_enable
1:pe_c3_r4.reg0.reg
2:pe_c3_r4.reg0.m_enable
2:pe_c3_r4.reg0.reg
0:pe_c3_r4.mux_0.in1
0:pe_c3_r4.mux_0.mux
0:pe_c3_r4.crossbar.mux_3.in0
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.reg1.in
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.reg1.m_enable
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.reg1.m_enable
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_addr.in4
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 24.1401
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.0612
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.46627
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.46627
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.46627
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.46627
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.46627
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.46627
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.9325
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.46627
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.46627
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.57722
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.46627
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 16.9543
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.0258
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 46.9445
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.mux_0.in0
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_3.in0
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 79.4998
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.mux_0.in0
0:pe_c4_r2.mux_0.mux
0:pe_c4_r2.crossbar.mux_3.in0
0:pe_c4_r2.crossbar.mux_3.mux
0:pe_c3_r2.mux_1.in0
0:pe_c3_r2.mux_1.mux
0:pe_c3_r2.crossbar.mux_2.in1
0:pe_c3_r2.crossbar.mux_2.mux
0:pe_c3_r3.reg0.in
0:pe_c3_r3.reg0.reg
1:pe_c3_r3.reg0.m_enable
1:pe_c3_r3.reg0.reg
2:pe_c3_r3.reg0.m_enable
2:pe_c3_r3.reg0.reg
0:pe_c3_r3.mux_0.in1
0:pe_c3_r3.mux_0.mux
0:pe_c3_r3.crossbar.mux_2.in0
0:pe_c3_r3.crossbar.mux_2.mux
0:pe_c3_r4.reg0.in
0:pe_c3_r4.reg0.reg
1:pe_c3_r4.reg0.m_enable
1:pe_c3_r4.reg0.reg
2:pe_c3_r4.mux_0.in1
2:pe_c3_r4.mux_0.mux
2:pe_c3_r4.crossbar.mux_3.in0
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.reg1.in
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.reg1.m_enable
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.reg1.m_enable
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.mux_1.in1
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.reg1.m_enable
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.mux_1.in1
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_addr.in4
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.0258
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.65277
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 38.0038
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.crossbar.in5
1:pe_c1_r0.crossbar.mux_2.in5
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.reg0.in
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_2.in0
2:pe_c1_r2.crossbar.mux_2.mux
2:pe_c1_r3.mux_0.in0
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 29.2578
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.RES.in
0:pe_c1_r0.RES.reg
1:pe_c1_r0.crossbar.in5
1:pe_c1_r0.crossbar.mux_2.in5
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.reg0.in
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.mux_0.in0
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 25.4403
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_1.in5
2:pe_c2_r0.crossbar.mux_1.mux
2:pe_c3_r0.reg3.in
2:pe_c3_r0.reg3.reg
0:pe_c3_r0.mux_3.in1
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.reg0.in
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_4.in0
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 30.091
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.mux_3.in0
2:pe_c3_r1.mux_3.mux
2:pe_c3_r1.crossbar.mux_1.in3
2:pe_c3_r1.crossbar.mux_1.mux
2:pe_c4_r1.reg3.in
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.55952
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 30.0965
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.55952
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 36.7622
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.46627
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.55952
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.55952
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 20.0979
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.488
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.55952
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.9325
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 18.9161
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.55952
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.0435
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.55952
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.9325
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 13.9877
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.0436
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.59869
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.0869
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.6972
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 16.8886
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 23.1622
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.7666
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 43.5285
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 27.5259
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.2419
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.59869
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 10.9978
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.rega.m_enable
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.59869
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.1199
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.3417
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.69847
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 21.2655
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.6809
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 14.6445
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 47.0061
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.6809
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 54.66
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.mux_1.in1
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 82.6041
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_3.in1
1:pe_c3_r0.crossbar.mux_3.mux
1:pe_c2_r0.mux_1.in0
1:pe_c2_r0.mux_1.mux
1:pe_c2_r0.crossbar.mux_3.in1
1:pe_c2_r0.crossbar.mux_3.mux
1:pe_c1_r0.reg1.in
1:pe_c1_r0.reg1.reg
2:pe_c1_r0.mux_1.in1
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.reg0.in
2:pe_c1_r1.reg0.reg
0:pe_c1_r1.reg0.m_enable
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.reg0.m_enable
1:pe_c1_r1.reg0.reg
2:pe_c1_r1.mux_0.in1
2:pe_c1_r1.mux_0.mux
2:pe_c1_r1.crossbar.mux_2.in0
2:pe_c1_r1.crossbar.mux_2.mux
2:pe_c1_r2.reg0.in
2:pe_c1_r2.reg0.reg
0:pe_c1_r2.reg0.m_enable
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_3.in0
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.mux_1.in0
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 24.3066
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.1422
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.49891
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.49891
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.49891
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.49891
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.49891
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.49891
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 10.9978
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.49891
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.49891
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.62097
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.49891
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.0577
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.0976
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 47.2774
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_3.in4
0:pe_c4_r0.crossbar.mux_3.mux
0:pe_c3_r0.mux_1.in0
0:pe_c3_r0.mux_1.mux
0:pe_c3_r0.crossbar.mux_3.in1
0:pe_c3_r0.crossbar.mux_3.mux
0:pe_c2_r0.mux_1.in0
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_2.in1
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.reg0.in
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.reg0.m_enable
1:pe_c2_r1.reg0.reg
2:pe_c2_r1.mux_0.in1
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_3.in0
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.mux_1.in0
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 80.4937
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.RES.m_enable
1:pe_c4_r0.RES.reg
2:pe_c4_r0.crossbar.in5
2:pe_c4_r0.crossbar.mux_3.in5
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.reg1.in
2:pe_c3_r0.reg1.reg
0:pe_c3_r0.reg1.m_enable
0:pe_c3_r0.reg1.reg
1:pe_c3_r0.mux_1.in1
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.mux_1.in0
1:pe_c2_r1.mux_1.mux
1:pe_c2_r1.crossbar.mux_3.in1
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.reg1.in
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.reg1.m_enable
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.mux_1.in0
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.0976
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.69847
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 38.5146
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_2.in0
0:pe_c1_r3.crossbar.mux_2.mux
0:pe_c1_r4.reg0.in
0:pe_c1_r4.reg0.reg
1:pe_c1_r4.reg0.m_enable
1:pe_c1_r4.reg0.reg
2:pe_c1_r4.reg0.m_enable
2:pe_c1_r4.reg0.reg
0:pe_c1_r4.mux_0.in1
0:pe_c1_r4.mux_0.mux
0:pe_c1_r4.crossbar.mux_0.in0
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.reg2.in
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 29.7164
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.reg0.in
0:pe_c1_r2.reg0.reg
1:pe_c1_r2.reg0.m_enable
1:pe_c1_r2.reg0.reg
2:pe_c1_r2.mux_0.in1
2:pe_c1_r2.mux_0.mux
2:pe_c1_r2.crossbar.mux_1.in0
2:pe_c1_r2.crossbar.mux_1.mux
2:pe_c2_r2.reg3.in
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 26.1588
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_2.in5
0:pe_c2_r0.crossbar.mux_2.mux
0:pe_c2_r1.reg0.in
0:pe_c2_r1.reg0.reg
1:pe_c2_r1.mux_0.in1
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_1.in0
1:pe_c2_r1.crossbar.mux_1.mux
1:pe_c3_r1.mux_3.in0
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 30.2774
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.reg3.m_enable
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.59869
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 31.1949
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.59869
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 37.188
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.49891
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.59869
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.59869
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 20.2548
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.5588
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.59869
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 10.9978
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.0436
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.59869
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.1199
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.59869
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 10.9978
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 14.0835
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.1779
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.64059
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.1737
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.8401
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.0174
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 23.3216
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.mux_1.in0
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_2.in1
2:pe_c2_r2.crossbar.mux_2.mux
2:pe_c2_r3.mux_0.in0
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_4.in0
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 15.8841
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 44.1548
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 28.0404
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.3342
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.64059
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.0677
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.64059
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.2009
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.441
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.74736
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 21.4179
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.7676
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 14.7508
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 47.7584
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_1.in0
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.7676
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 56.2315
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 84.0514
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.reg0.in
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.reg1.in
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.reg1.m_enable
0:pe_c3_r2.reg1.reg
1:pe_c3_r2.reg1.m_enable
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.mux_1.in1
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.mux_1.in0
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.mux_1.in0
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 24.4814
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.2275
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.53383
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.53383
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.53383
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.53383
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.53383
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.53383
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.0677
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.53383
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.53383
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.66711
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.53383
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.1681
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.1744
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 47.6258
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 81.0939
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.reg0.in
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.reg0.m_enable
1:pe_c4_r1.reg0.reg
2:pe_c4_r1.mux_0.in1
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_3.in0
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.reg1.in
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.reg1.m_enable
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.mux_1.in1
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_3.in1
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.1744
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.74736
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 38.7633
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.reg0.in
2:pe_c1_r4.reg0.reg
0:pe_c1_r4.mux_0.in1
0:pe_c1_r4.mux_0.mux
0:pe_c1_r4.crossbar.mux_0.in0
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.reg2.in
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 29.9092
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 26.3321
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 30.4758
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_1.in5
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.mux_3.in0
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.64059
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 32.3167
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.64059
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 38.2664
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.53383
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.64059
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.64059
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 20.4172
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.6343
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.64059
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.0677
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.1779
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.64059
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.2009
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.64059
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.0677
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 14.4675
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.3194
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.68544
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.2639
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 16.987
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.1516
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 23.4902
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.007
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 44.7998
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 28.732
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.4316
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.68544
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.1424
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.68544
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.287
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.5459
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.79968
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 21.5782
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.8593
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 14.8624
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 48.9578
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.8593
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 57.8414
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 85.9963
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.reg0.in
2:pe_c4_r1.reg0.reg
0:pe_c4_r1.reg0.m_enable
0:pe_c4_r1.reg0.reg
1:pe_c4_r1.mux_0.in1
1:pe_c4_r1.mux_0.mux
1:pe_c4_r1.crossbar.mux_2.in0
1:pe_c4_r1.crossbar.mux_2.mux
1:pe_c4_r2.reg0.in
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.reg1.in
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.mux_1.in1
0:pe_c3_r2.mux_1.mux
0:pe_c3_r2.crossbar.mux_3.in1
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.mux_1.in0
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_2.in1
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.reg0.in
0:pe_c2_r3.reg0.reg
1:pe_c2_r3.reg0.m_enable
1:pe_c2_r3.reg0.reg
2:pe_c2_r3.mux_0.in1
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_3.in0
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.reg1.in
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.reg1.m_enable
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_0.in1
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_4.in2
1:mem_4.mux_addr.in2
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 24.6651
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.3174
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.5712
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.5712
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.5712
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.5712
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.5712
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.5712
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.1424
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.5712
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.5712
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.71581
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.5712
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.2859
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.2566
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 47.9906
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 82.337
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.reg0.in
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.reg0.m_enable
1:pe_c4_r2.reg0.reg
2:pe_c4_r2.mux_0.in1
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_3.in0
2:pe_c4_r2.crossbar.mux_3.mux
2:pe_c3_r2.reg1.in
2:pe_c3_r2.reg1.reg
0:pe_c3_r2.mux_1.in1
0:pe_c3_r2.mux_1.mux
0:pe_c3_r2.crossbar.mux_3.in1
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.mux_1.in0
0:pe_c2_r2.mux_1.mux
0:pe_c2_r2.crossbar.mux_2.in1
0:pe_c2_r2.crossbar.mux_2.mux
0:pe_c2_r3.reg0.in
0:pe_c2_r3.reg0.reg
1:pe_c2_r3.reg0.m_enable
1:pe_c2_r3.reg0.reg
2:pe_c2_r3.mux_0.in1
2:pe_c2_r3.mux_0.mux
2:pe_c2_r3.crossbar.mux_3.in0
2:pe_c2_r3.crossbar.mux_3.mux
2:pe_c1_r3.reg1.in
2:pe_c1_r3.reg1.reg
0:pe_c1_r3.reg1.m_enable
0:pe_c1_r3.reg1.reg
1:pe_c1_r3.reg1.m_enable
1:pe_c1_r3.reg1.reg
2:pe_c1_r3.mux_1.in1
2:pe_c1_r3.mux_1.mux
2:pe_c1_r3.crossbar.mux_3.in1
2:pe_c1_r3.crossbar.mux_3.mux
2:pe_c0_r3.reg1.in
2:pe_c0_r3.reg1.reg
0:pe_c0_r3.mux_1.in1
0:pe_c0_r3.mux_1.mux
0:pe_c0_r3.crossbar.mux_0.in1
0:pe_c0_r3.crossbar.mux_0.mux
0:pe_c0_r2.reg2.in
0:pe_c0_r2.reg2.reg
1:pe_c0_r2.mux_2.in1
1:pe_c0_r2.mux_2.mux
1:pe_c0_r2.crossbar.mux_3.in2
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.2566
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.79968
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 39.0288
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 30.1148
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 26.5163
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 30.6871
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_1.in5
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.mux_3.in0
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.68544
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 32.6039
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.68544
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 39.4716
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.5712
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.68544
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.68544
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 20.5855
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.7147
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.68544
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.1424
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.3194
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.68544
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.287
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.68544
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.1424
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 14.8624
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.4685
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.73342
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.3577
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 17.138
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.2917
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 23.6684
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.1356
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 45.1755
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 28.9722
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.5345
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.73342
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.2224
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.73342
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.3784
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.6567
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.85565
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 21.7468
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 12.9565
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 14.9796
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 49.9688
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 12.9565
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 58.6239
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 87.3777
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_3.in0
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.reg1.in
2:pe_c3_r1.reg1.reg
0:pe_c3_r1.reg1.m_enable
0:pe_c3_r1.reg1.reg
1:pe_c3_r1.mux_1.in1
1:pe_c3_r1.mux_1.mux
1:pe_c3_r1.crossbar.mux_2.in1
1:pe_c3_r1.crossbar.mux_2.mux
1:pe_c3_r2.reg0.in
1:pe_c3_r2.reg0.reg
2:pe_c3_r2.reg0.m_enable
2:pe_c3_r2.reg0.reg
0:pe_c3_r2.mux_0.in1
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_3.in0
0:pe_c3_r2.crossbar.mux_3.mux
0:pe_c2_r2.reg1.in
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.mux_1.in0
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.reg1.m_enable
1:pe_c0_r2.reg1.reg
2:pe_c0_r2.mux_1.in1
2:pe_c0_r2.mux_1.mux
2:pe_c0_r2.crossbar.mux_2.in1
2:pe_c0_r2.crossbar.mux_2.mux
2:pe_c0_r3.reg0.in
2:pe_c0_r3.reg0.reg
0:pe_c0_r3.reg0.m_enable
0:pe_c0_r3.reg0.reg
1:pe_c0_r3.mux_0.in1
1:pe_c0_r3.mux_0.mux
1:pe_c0_r3.crossbar.mux_3.in0
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 24.8583
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.4122
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.61118
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.61118
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.61118
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.61118
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.61118
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.61118
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.2224
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.61118
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.61118
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.76724
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.61118
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.4116
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.3446
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 48.373
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 83.5344
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.3446
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.85565
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 39.3121
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.reg0.m_enable
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_2.in0
0:pe_c1_r3.crossbar.mux_2.mux
0:pe_c1_r4.mux_0.in0
0:pe_c1_r4.mux_0.mux
0:pe_c1_r4.crossbar.mux_0.in0
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.reg2.in
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 30.3342
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 26.7123
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 30.9122
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_1.in5
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.mux_3.in0
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.73342
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 33.7656
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.73342
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 40.7019
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.61118
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.73342
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.73342
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 20.7599
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.8004
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.73342
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.2224
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.4685
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.73342
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.3784
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.73342
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.2224
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 15.2686
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.6259
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.78476
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.4552
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 17.2934
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.4379
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 23.8571
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.2703
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 45.5659
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 29.2219
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.6432
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.78476
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.3079
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.78476
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.4755
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.774
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.91555
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 21.9243
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 13.3513
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.1027
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 51.5882
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.0594
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 59.43
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 88.0968
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.mux_0.in0
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.mux_1.in1
0:pe_c3_r4.mux_1.mux
0:pe_c3_r4.crossbar.mux_3.in1
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.reg1.in
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.reg1.m_enable
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.reg1.m_enable
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.mux_1.in1
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.mux_1.in1
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_0.in1
0:pe_c0_r4.crossbar.mux_0.mux
0:pe_c0_r3.reg2.in
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 25.0616
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.5124
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.65396
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.65396
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.65396
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.65396
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.65396
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.65396
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.3079
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.65396
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.65396
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.82159
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.65396
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.5457
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.4387
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 48.7741
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 84.8176
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.4387
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.91555
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 39.6146
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 30.5682
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 26.9208
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 31.152
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.reg3.m_enable
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.78476
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 34.9523
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.78476
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 41.6634
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_1.in4
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_5.in1
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.65396
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.78476
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.78476
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 20.9408
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.8917
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.78476
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.3079
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.6259
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.78476
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.4755
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.78476
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.3079
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 15.6865
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.792
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.83969
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.5569
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 17.4534
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.5908
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 24.057
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.4115
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 45.9721
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 29.4819
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.7581
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.83969
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.3995
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.83969
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.5788
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 14.898
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 7.97964
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 22.1112
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 13.7581
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.2322
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 52.635
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_1.in0
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.1684
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 60.3985
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.mux_1.in0
2:pe_c2_r0.mux_1.mux
2:pe_c2_r0.crossbar.mux_3.in1
2:pe_c2_r0.crossbar.mux_3.mux
2:pe_c1_r0.mux_1.in0
2:pe_c1_r0.mux_1.mux
2:pe_c1_r0.crossbar.mux_2.in1
2:pe_c1_r0.crossbar.mux_2.mux
2:pe_c1_r1.reg0.in
2:pe_c1_r1.reg0.reg
0:pe_c1_r1.reg0.m_enable
0:pe_c1_r1.reg0.reg
1:pe_c1_r1.mux_0.in1
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_3.in0
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_0.in1
1:mem_0.mux_addr.in1
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 88.8379
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.mux_0.in1
2:pe_c4_r4.mux_0.mux
2:pe_c4_r4.crossbar.mux_3.in0
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.reg1.in
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.reg1.m_enable
0:pe_c3_r4.reg1.reg
1:pe_c3_r4.reg1.m_enable
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.mux_1.in1
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.mux_1.in0
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.reg1.in
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.mux_1.in1
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.reg1.m_enable
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.mux_1.in1
2:pe_c0_r4.mux_1.mux
2:pe_c0_r4.crossbar.mux_0.in1
2:pe_c0_r4.crossbar.mux_0.mux
2:pe_c0_r3.reg2.in
2:pe_c0_r3.reg2.reg
0:pe_c0_r3.reg2.m_enable
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 25.2756
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.6181
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.69974
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.69974
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.69974
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.69974
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.69974
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.69974
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.3995
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.69974
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.69974
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.87904
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.69974
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.6889
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.5394
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 49.1951
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 85.8509
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.5394
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 7.97964
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 39.9375
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_2.in0
0:pe_c1_r3.crossbar.mux_2.mux
0:pe_c1_r4.reg0.in
0:pe_c1_r4.reg0.reg
1:pe_c1_r4.reg0.m_enable
1:pe_c1_r4.reg0.reg
2:pe_c1_r4.mux_0.in1
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 30.818
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 27.1426
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 31.4076
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.reg3.m_enable
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.83969
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 35.2803
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.83969
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 42.3561
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.69974
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.83969
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.83969
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 21.1287
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 11.9891
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.83969
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.3995
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.792
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.83969
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.5788
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.83969
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.3995
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 15.8218
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 19.9675
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.89847
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.6628
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 17.6183
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.7507
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 24.2687
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.5596
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 47.8838
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 29.7526
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 13.8796
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.89847
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.4974
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.89847
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.6885
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 15.0294
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 8.04821
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 22.3083
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 13.8796
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.3685
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 53.1526
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.2841
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 61.1182
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 89.622
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.reg0.m_enable
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.mux_0.in1
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.mux_1.in1
0:pe_c3_r4.mux_1.mux
0:pe_c3_r4.crossbar.mux_3.in1
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.reg1.m_enable
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_0.in1
0:pe_c0_r4.crossbar.mux_0.mux
0:pe_c0_r3.reg2.in
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 25.5011
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.7299
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.74872
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.74872
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.74872
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.74872
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.74872
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.74872
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.4974
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.74872
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.74872
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 6.93981
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.74872
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 17.8417
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.6472
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 49.6374
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 86.9254
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.6472
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 8.04821
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 40.2824
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 31.0845
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 27.3788
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 31.68
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.mux_3.in1
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.89847
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 36.5104
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.89847
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 42.7636
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.74872
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.89847
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.89847
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 21.3239
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 12.093
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.89847
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.4974
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 19.9675
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.89847
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.6885
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.89847
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.4974
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 15.964
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 20.1529
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 6.96136
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.7734
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 17.7884
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 17.918
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 24.4931
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.715
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 48.4689
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 30.206
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 14.0083
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 6.96136
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.6023
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 6.96136
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.8053
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 15.1685
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 8.12159
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 22.5162
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 14.0083
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.512
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 54.2674
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.4068
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 62.3034
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 90.753
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.reg0.m_enable
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.mux_0.in1
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.mux_1.in1
0:pe_c3_r4.mux_1.mux
0:pe_c3_r4.crossbar.mux_3.in1
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.mux_1.in0
0:pe_c1_r4.mux_1.mux
0:pe_c1_r4.crossbar.mux_3.in1
0:pe_c1_r4.crossbar.mux_3.mux
0:pe_c0_r4.reg1.in
0:pe_c0_r4.reg1.reg
1:pe_c0_r4.reg1.m_enable
1:pe_c0_r4.reg1.reg
2:pe_c0_r4.reg1.m_enable
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_0.in1
0:pe_c0_r4.crossbar.mux_0.mux
0:pe_c0_r3.reg2.in
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 25.7389
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.848
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.80113
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.80113
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.80113
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.80113
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.80113
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.80113
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.6023
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.80113
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.80113
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 7.00414
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.80113
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 18.0049
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.7625
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 50.1023
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 88.3444
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.7625
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 8.12159
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 40.6507
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.mux_0.in0
2:pe_c1_r4.mux_0.mux
2:pe_c1_r4.crossbar.mux_0.in0
2:pe_c1_r4.crossbar.mux_0.mux
2:pe_c1_r3.reg2.in
2:pe_c1_r3.reg2.reg
0:pe_c1_r3.reg2.m_enable
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 31.3689
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 27.6302
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 31.9704
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.RES.m_enable
2:pe_c2_r0.RES.reg
0:pe_c2_r0.crossbar.in5
0:pe_c2_r0.crossbar.mux_1.in5
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.mux_3.in0
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 6.96136
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 37.7676
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 6.96136
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 44.0833
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.80113
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 6.96136
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 6.96136
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 21.527
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 12.2038
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 6.96136
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.6023
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 20.1529
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 6.96136
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.8053
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 6.96136
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.6023
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 16.1135
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 20.349
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 7.02866
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 11.8888
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 17.9639
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.0933
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 24.7311
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 16.8783
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 49.2469
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 30.6332
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 14.1445
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 7.02866
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.7144
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 7.02866
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 12.9295
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 15.3159
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 8.2001
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 22.7355
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 14.1445
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.6633
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 56.0181
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_2.in0
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_1.in0
1:pe_c0_r2.crossbar.mux_1.mux
1:pe_c1_r2.mux_3.in0
1:pe_c1_r2.mux_3.mux
1:pe_c1_r2.crossbar.mux_4.in3
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.537
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 63.5235
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 91.9392
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.reg0.m_enable
2:pe_c4_r4.reg0.reg
0:pe_c4_r4.reg0.m_enable
0:pe_c4_r4.reg0.reg
1:pe_c4_r4.mux_0.in1
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.mux_1.in1
0:pe_c3_r4.mux_1.mux
0:pe_c3_r4.crossbar.mux_3.in1
0:pe_c3_r4.crossbar.mux_3.mux
0:pe_c2_r4.mux_1.in0
0:pe_c2_r4.mux_1.mux
0:pe_c2_r4.crossbar.mux_3.in1
0:pe_c2_r4.crossbar.mux_3.mux
0:pe_c1_r4.reg1.in
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.mux_1.in1
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_0.in1
0:pe_c0_r4.crossbar.mux_0.mux
0:pe_c0_r3.reg2.in
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 25.9897
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 12.973
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.85721
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.85721
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.85721
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.85721
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.85721
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.85721
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.7144
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.85721
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.85721
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 7.07224
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.85721
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 18.1792
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 12.8859
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 50.5913
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 89.8156
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_2.in0
1:pe_c3_r1.crossbar.mux_2.mux
1:pe_c3_r2.reg0.in
1:pe_c3_r2.reg0.reg
2:pe_c3_r2.mux_0.in1
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_3.in0
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.mux_1.in0
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 12.8859
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 8.2001
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 41.0441
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.mux_0.in1
2:pe_c1_r3.mux_0.mux
2:pe_c1_r3.crossbar.mux_2.in0
2:pe_c1_r3.crossbar.mux_2.mux
2:pe_c1_r4.reg0.in
2:pe_c1_r4.reg0.reg
0:pe_c1_r4.mux_0.in1
0:pe_c1_r4.mux_0.mux
0:pe_c1_r4.crossbar.mux_0.in0
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.reg2.in
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 31.6725
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 27.898
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 32.2801
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.reg3.m_enable
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 7.02866
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 39.0526
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 7.02866
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 45.4316
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.85721
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 7.02866
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 7.02866
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 21.7384
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 12.3219
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 7.02866
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.7144
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 20.349
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 7.02866
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 12.9295
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 7.02866
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.7144
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 16.2708
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 20.5566
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 7.10066
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 12.0094
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 18.1453
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.2771
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 25.2903
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 17.05
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 50.0539
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 31.4256
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_3.in1
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_3.in3
1:mem_3.mux_data.in3
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 14.2888
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 7.10066
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.8344
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 7.10066
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 13.0616
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 15.4722
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 8.2841
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 22.9672
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 14.2888
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.8228
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 57.154
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_1.in3
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_2.in3
1:pe_c2_r0.crossbar.mux_2.mux
1:pe_c2_r1.mux_0.in0
1:pe_c2_r1.mux_0.mux
1:pe_c2_r1.crossbar.mux_2.in0
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.6752
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 64.4733
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 93.184
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.reg0.in
1:pe_c4_r4.reg0.reg
2:pe_c4_r4.mux_0.in1
2:pe_c4_r4.mux_0.mux
2:pe_c4_r4.crossbar.mux_3.in0
2:pe_c4_r4.crossbar.mux_3.mux
2:pe_c3_r4.reg1.in
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.reg1.m_enable
0:pe_c3_r4.reg1.reg
1:pe_c3_r4.reg1.m_enable
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.mux_1.in1
2:pe_c3_r4.mux_1.mux
2:pe_c3_r4.crossbar.mux_3.in1
2:pe_c3_r4.crossbar.mux_3.mux
2:pe_c2_r4.reg1.in
2:pe_c2_r4.reg1.reg
0:pe_c2_r4.reg1.m_enable
0:pe_c2_r4.reg1.reg
1:pe_c2_r4.reg1.m_enable
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.mux_1.in1
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.mux_1.in0
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_0.in1
0:pe_c0_r4.crossbar.mux_0.mux
0:pe_c0_r3.reg2.in
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 27.1748
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 13.1054
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.91722
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.91722
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.91722
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.91722
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.91722
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.91722
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.8344
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.91722
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.91722
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 7.1444
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.91722
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 18.3652
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 13.0179
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 51.1061
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 90.7284
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.RES.in
0:pe_c4_r0.RES.reg
1:pe_c4_r0.crossbar.in5
1:pe_c4_r0.crossbar.mux_3.in5
1:pe_c4_r0.crossbar.mux_3.mux
1:pe_c3_r0.mux_1.in0
1:pe_c3_r0.mux_1.mux
1:pe_c3_r0.crossbar.mux_2.in1
1:pe_c3_r0.crossbar.mux_2.mux
1:pe_c3_r1.reg0.in
1:pe_c3_r1.reg0.reg
2:pe_c3_r1.reg0.m_enable
2:pe_c3_r1.reg0.reg
0:pe_c3_r1.reg0.m_enable
0:pe_c3_r1.reg0.reg
1:pe_c3_r1.mux_0.in1
1:pe_c3_r1.mux_0.mux
1:pe_c3_r1.crossbar.mux_3.in0
1:pe_c3_r1.crossbar.mux_3.mux
1:pe_c2_r1.reg1.in
1:pe_c2_r1.reg1.reg
2:pe_c2_r1.mux_1.in1
2:pe_c2_r1.mux_1.mux
2:pe_c2_r1.crossbar.mux_3.in1
2:pe_c2_r1.crossbar.mux_3.mux
2:pe_c1_r1.reg1.in
2:pe_c1_r1.reg1.reg
0:pe_c1_r1.mux_1.in1
0:pe_c1_r1.mux_1.mux
0:pe_c1_r1.crossbar.mux_3.in1
0:pe_c1_r1.crossbar.mux_3.mux
0:pe_c0_r1.reg1.in
0:pe_c0_r1.reg1.reg
1:pe_c0_r1.reg1.m_enable
1:pe_c0_r1.reg1.reg
2:pe_c0_r1.reg1.m_enable
2:pe_c0_r1.reg1.reg
0:pe_c0_r1.mux_1.in1
0:pe_c0_r1.mux_1.mux
0:pe_c0_r1.crossbar.mux_0.in1
0:pe_c0_r1.crossbar.mux_0.mux
0:pe_c0_r0.reg2.in
0:pe_c0_r0.reg2.reg
1:pe_c0_r0.mux_2.in1
1:pe_c0_r0.mux_2.mux
1:pe_c0_r0.crossbar.mux_3.in2
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_3.in0
1:mem_3.mux_addr.in0
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 13.0179
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 8.2841
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 41.4643
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.mux_0.in0
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_2.in0
0:pe_c1_r3.crossbar.mux_2.mux
0:pe_c1_r4.reg0.in
0:pe_c1_r4.reg0.reg
1:pe_c1_r4.reg0.m_enable
1:pe_c1_r4.reg0.reg
2:pe_c1_r4.reg0.m_enable
2:pe_c1_r4.reg0.reg
0:pe_c1_r4.mux_0.in1
0:pe_c1_r4.mux_0.mux
0:pe_c1_r4.crossbar.mux_0.in0
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.reg2.in
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 31.9967
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 28.1833
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 32.6103
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.mux_3.in1
2:pe_c4_r1.mux_3.mux
2:pe_c4_r1.crossbar.mux_5.in3
2:pe_c4_r1.crossbar.mux_5.mux
2:pe_c4_r1.regb.reg
0:pe_c4_r1.regb.m_enable
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 7.10066
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 40.3664
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 7.10066
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 45.8887
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.91722
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 7.10066
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 7.10066
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 21.9587
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 12.448
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 7.10066
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.8344
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 20.5566
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 7.10066
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 13.0616
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 7.10066
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.8344
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 16.4364
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 20.7762
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 7.17771
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 12.1355
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 18.3328
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.47
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 25.8712
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 17.2305
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 50.8915
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_2.in4
1:pe_c3_r2.crossbar.mux_2.mux
1:pe_c3_r3.mux_0.in0
1:pe_c3_r3.mux_0.mux
1:pe_c3_r3.crossbar.mux_2.in0
1:pe_c3_r3.crossbar.mux_2.mux
1:pe_c3_r4.mux_0.in0
1:pe_c3_r4.mux_0.mux
1:pe_c3_r4.crossbar.mux_3.in0
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.mux_1.in0
1:pe_c2_r4.mux_1.mux
1:pe_c2_r4.crossbar.mux_3.in1
1:pe_c2_r4.crossbar.mux_3.mux
1:pe_c1_r4.mux_1.in0
1:pe_c1_r4.mux_1.mux
1:pe_c1_r4.crossbar.mux_3.in1
1:pe_c1_r4.crossbar.mux_3.mux
1:pe_c0_r4.mux_1.in0
1:pe_c0_r4.mux_1.mux
1:pe_c0_r4.crossbar.mux_3.in1
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_4.in4
1:mem_4.mux_data.in4
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 31.8881
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 14.4418
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 7.17771
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 11.9628
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 7.17771
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 13.2023
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.crossbar.in5
2:pe_c1_r0.crossbar.mux_5.in5
2:pe_c1_r0.crossbar.mux_5.mux
2:pe_c1_r0.regb.reg
0:pe_c1_r0.regb.m_enable
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 15.638
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 8.37399
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 23.2119
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 14.4418
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 15.9911
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 57.7872
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_2.in0
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_4.in0
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i8_add_out
Routing node: i8_add_out
MAPPING From: i8_add i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
i8_add i11_addrcal   1RHS
cost 13.822
2:pe_c3_r0.ALU.out
2:pe_c3_r0.ALU.out
2:pe_c3_r0.crossbar.in4
2:pe_c3_r0.crossbar.mux_1.in4
2:pe_c3_r0.crossbar.mux_1.mux
2:pe_c4_r0.mux_3.in0
2:pe_c4_r0.mux_3.mux
2:pe_c4_r0.crossbar.mux_5.in3
2:pe_c4_r0.crossbar.mux_5.mux
2:pe_c4_r0.regb.reg
0:pe_c4_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i9_addrcal_out
Routing node: i9_addrcal_out
MAPPING From: i9_addrcal i10_load i44_store 2  2
1:mem_0.mem_unit.mem
i9_addrcal i10_load   2addr
cost 65.4551
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_3.in4
2:pe_c4_r0.crossbar.mux_3.mux
2:pe_c3_r0.mux_1.in0
2:pe_c3_r0.mux_1.mux
2:pe_c3_r0.crossbar.mux_3.in1
2:pe_c3_r0.crossbar.mux_3.mux
2:pe_c2_r0.reg1.in
2:pe_c2_r0.reg1.reg
0:pe_c2_r0.mux_1.in1
0:pe_c2_r0.mux_1.mux
0:pe_c2_r0.crossbar.mux_3.in1
0:pe_c2_r0.crossbar.mux_3.mux
0:pe_c1_r0.reg1.in
0:pe_c1_r0.reg1.reg
1:pe_c1_r0.mux_1.in1
1:pe_c1_r0.mux_1.mux
1:pe_c1_r0.crossbar.mux_3.in1
1:pe_c1_r0.crossbar.mux_3.mux
1:pe_c0_r0.mux_1.in0
1:pe_c0_r0.mux_1.mux
1:pe_c0_r0.crossbar.mux_3.in1
1:pe_c0_r0.crossbar.mux_3.mux
1:mem_0.in0
1:mem_0.mux_addr.in0
1:mem_0.mux_addr.mux
1:mem_4.mem_unit.mem
i9_addrcal i44_store   11addr
cost 94.4911
2:pe_c4_r0.ALU.out
2:pe_c4_r0.ALU.out
2:pe_c4_r0.crossbar.in4
2:pe_c4_r0.crossbar.mux_2.in4
2:pe_c4_r0.crossbar.mux_2.mux
2:pe_c4_r1.mux_0.in0
2:pe_c4_r1.mux_0.mux
2:pe_c4_r1.crossbar.mux_2.in0
2:pe_c4_r1.crossbar.mux_2.mux
2:pe_c4_r2.mux_0.in0
2:pe_c4_r2.mux_0.mux
2:pe_c4_r2.crossbar.mux_2.in0
2:pe_c4_r2.crossbar.mux_2.mux
2:pe_c4_r3.reg0.in
2:pe_c4_r3.reg0.reg
0:pe_c4_r3.reg0.m_enable
0:pe_c4_r3.reg0.reg
1:pe_c4_r3.mux_0.in1
1:pe_c4_r3.mux_0.mux
1:pe_c4_r3.crossbar.mux_2.in0
1:pe_c4_r3.crossbar.mux_2.mux
1:pe_c4_r4.mux_0.in0
1:pe_c4_r4.mux_0.mux
1:pe_c4_r4.crossbar.mux_3.in0
1:pe_c4_r4.crossbar.mux_3.mux
1:pe_c3_r4.reg1.in
1:pe_c3_r4.reg1.reg
2:pe_c3_r4.reg1.m_enable
2:pe_c3_r4.reg1.reg
0:pe_c3_r4.reg1.m_enable
0:pe_c3_r4.reg1.reg
1:pe_c3_r4.mux_1.in1
1:pe_c3_r4.mux_1.mux
1:pe_c3_r4.crossbar.mux_3.in1
1:pe_c3_r4.crossbar.mux_3.mux
1:pe_c2_r4.reg1.in
1:pe_c2_r4.reg1.reg
2:pe_c2_r4.mux_1.in1
2:pe_c2_r4.mux_1.mux
2:pe_c2_r4.crossbar.mux_3.in1
2:pe_c2_r4.crossbar.mux_3.mux
2:pe_c1_r4.reg1.in
2:pe_c1_r4.reg1.reg
0:pe_c1_r4.reg1.m_enable
0:pe_c1_r4.reg1.reg
1:pe_c1_r4.reg1.m_enable
1:pe_c1_r4.reg1.reg
2:pe_c1_r4.mux_1.in1
2:pe_c1_r4.mux_1.mux
2:pe_c1_r4.crossbar.mux_3.in1
2:pe_c1_r4.crossbar.mux_3.mux
2:pe_c0_r4.reg1.in
2:pe_c0_r4.reg1.reg
0:pe_c0_r4.mux_1.in1
0:pe_c0_r4.mux_1.mux
0:pe_c0_r4.crossbar.mux_0.in1
0:pe_c0_r4.crossbar.mux_0.mux
0:pe_c0_r3.reg2.in
0:pe_c0_r3.reg2.reg
1:pe_c0_r3.mux_2.in1
1:pe_c0_r3.mux_2.mux
1:pe_c0_r3.crossbar.mux_3.in2
1:pe_c0_r3.crossbar.mux_3.mux
1:mem_4.in3
1:mem_4.mux_addr.in3
1:mem_4.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: input1_out
Routing node: input1_out
MAPPING From: input1 i3_add i8_add 2  2
2:pe_c3_r0.ALU.fu
input1 i8_add   2any2input
cost 28.3933
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_1.in0
1:pe_c1_r0.crossbar.mux_1.mux
1:pe_c2_r0.mux_3.in0
1:pe_c2_r0.mux_3.mux
1:pe_c2_r0.crossbar.mux_1.in3
1:pe_c2_r0.crossbar.mux_1.mux
1:pe_c3_r0.mux_3.in0
1:pe_c3_r0.mux_3.mux
1:pe_c3_r0.crossbar.mux_5.in3
1:pe_c3_r0.crossbar.mux_5.mux
1:pe_c3_r0.regb.reg
2:pe_c3_r0.ALU.in_b
2:pe_c1_r0.ALU.fu
input1 i3_add   2any2input
cost 13.2455
0:io_top_1.IOPin.out
0:io_top_1.IOPin.out
0:io_top_1.reg_out.reg
1:io_top_1.out
1:pe_c1_r0.mux_0.in0
1:pe_c1_r0.mux_0.mux
1:pe_c1_r0.crossbar.mux_5.in0
1:pe_c1_r0.crossbar.mux_5.mux
1:pe_c1_r0.regb.reg
2:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_dup0_out
Routing node: const2_dup0_out
MAPPING From: const2_dup0 i11_addrcal 1  1
0:pe_c4_r0.ALU.fu
const2_dup0 i11_addrcal   1LHS
cost 5.98142
2:pe_c4_r0.const_val.out
2:pe_c4_r0.const_val.out
2:pe_c4_r0.crossbar.mux_4.in6
2:pe_c4_r0.crossbar.mux_4.mux
2:pe_c4_r0.rega.reg
0:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_dup0_out
Routing node: const3_dup0_out
MAPPING From: const3_dup0 i28_ashr 1  1
1:pe_c3_r1.ALU.fu
const3_dup0 i28_ashr   1RHS
cost 5.98142
0:pe_c3_r1.const_val.out
0:pe_c3_r1.const_val.out
0:pe_c3_r1.crossbar.mux_5.in6
0:pe_c3_r1.crossbar.mux_5.mux
0:pe_c3_r1.regb.reg
1:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup0_out
Routing node: const4_dup0_out
MAPPING From: const4_dup0 i41_lshr 1  1
0:pe_c2_r3.ALU.fu
const4_dup0 i41_lshr   1RHS
cost 5.98142
2:pe_c2_r3.const_val.out
2:pe_c2_r3.const_val.out
2:pe_c2_r3.crossbar.mux_5.in6
2:pe_c2_r3.crossbar.mux_5.mux
2:pe_c2_r3.regb.reg
0:pe_c2_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup1_out
Routing node: const4_dup1_out
MAPPING From: const4_dup1 i38_lshr 1  1
0:pe_c1_r3.ALU.fu
const4_dup1 i38_lshr   1RHS
cost 5.98142
2:pe_c1_r3.const_val.out
2:pe_c1_r3.const_val.out
2:pe_c1_r3.crossbar.mux_5.in6
2:pe_c1_r3.crossbar.mux_5.mux
2:pe_c1_r3.regb.reg
0:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_dup2_out
Routing node: const4_dup2_out
MAPPING From: const4_dup2 i35_lshr 1  1
0:pe_c3_r1.ALU.fu
const4_dup2 i35_lshr   1RHS
cost 5.98142
2:pe_c3_r1.const_val.out
2:pe_c3_r1.const_val.out
2:pe_c3_r1.crossbar.mux_5.in6
2:pe_c3_r1.crossbar.mux_5.mux
2:pe_c3_r1.regb.reg
0:pe_c3_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_dup0_out
Routing node: const5_dup0_out
MAPPING From: const5_dup0 i48_add 1  1
1:pe_c1_r0.ALU.fu
const5_dup0 i48_add   1any2input
cost 5.98142
0:pe_c1_r0.const_val.out
0:pe_c1_r0.const_val.out
0:pe_c1_r0.crossbar.mux_4.in6
0:pe_c1_r0.crossbar.mux_4.mux
0:pe_c1_r0.rega.reg
1:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i19_mul_out
Routing node: i19_mul_out
MAPPING From: i19_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i19_mul i23_sub   1LHS
cost 11.9628
2:pe_c0_r2.ALU.out
2:pe_c0_r2.ALU.out
2:pe_c0_r2.crossbar.in4
2:pe_c0_r2.crossbar.mux_1.in4
2:pe_c0_r2.crossbar.mux_1.mux
2:pe_c1_r2.mux_3.in0
2:pe_c1_r2.mux_3.mux
2:pe_c1_r2.crossbar.mux_4.in3
2:pe_c1_r2.crossbar.mux_4.mux
2:pe_c1_r2.rega.reg
0:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const2_out
Routing node: const2_out
MAPPING From: const2 i9_addrcal 1  1
2:pe_c4_r0.ALU.fu
const2 i9_addrcal   1LHS
cost 5.98142
1:pe_c4_r0.const_val.out
1:pe_c4_r0.const_val.out
1:pe_c4_r0.crossbar.mux_4.in6
1:pe_c4_r0.crossbar.mux_4.mux
1:pe_c4_r0.rega.reg
2:pe_c4_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: const3_out
Routing node: const3_out
MAPPING From: const3 i24_ashr 1  1
1:pe_c1_r2.ALU.fu
const3 i24_ashr   1RHS
cost 5.98142
0:pe_c1_r2.const_val.out
0:pe_c1_r2.const_val.out
0:pe_c1_r2.crossbar.mux_5.in6
0:pe_c1_r2.crossbar.mux_5.mux
0:pe_c1_r2.regb.reg
1:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const4_out
Routing node: const4_out
MAPPING From: const4 i31_lshr 1  1
0:pe_c2_r2.ALU.fu
const4 i31_lshr   1RHS
cost 7.22088
2:pe_c2_r2.const_val.out
2:pe_c2_r2.const_val.out
2:pe_c2_r2.crossbar.mux_5.in6
2:pe_c2_r2.crossbar.mux_5.mux
2:pe_c2_r2.regb.reg
0:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const5_out
Routing node: const5_out
MAPPING From: const5 i47_add 1  1
1:pe_c3_r0.ALU.fu
const5 i47_add   1any2input
cost 5.98142
0:pe_c3_r0.const_val.out
0:pe_c3_r0.const_val.out
0:pe_c3_r0.crossbar.mux_5.in6
0:pe_c3_r0.crossbar.mux_5.mux
0:pe_c3_r0.regb.reg
1:pe_c3_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i10_load_out
Routing node: i10_load_out
MAPPING From: i10_load i13_call i14_call 2  2
0:pe_c2_r0.ALU.fu
i10_load i14_call   2LHS
cost 18.564
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_1.in3
2:pe_c1_r0.crossbar.mux_1.mux
2:pe_c2_r0.mux_3.in0
2:pe_c2_r0.mux_3.mux
2:pe_c2_r0.crossbar.mux_4.in3
2:pe_c2_r0.crossbar.mux_4.mux
2:pe_c2_r0.rega.reg
0:pe_c2_r0.ALU.in_a
0:pe_c1_r0.ALU.fu
i10_load i13_call   2LHS
cost 13.1591
2:mem_0.mem_unit.data_out
2:mem_0.mem_unit.data_out
2:pe_c0_r0.mux_3.in0
2:pe_c0_r0.mux_3.mux
2:pe_c0_r0.crossbar.mux_1.in3
2:pe_c0_r0.crossbar.mux_1.mux
2:pe_c1_r0.mux_3.in0
2:pe_c1_r0.mux_3.mux
2:pe_c1_r0.crossbar.mux_4.in3
2:pe_c1_r0.crossbar.mux_4.mux
2:pe_c1_r0.rega.reg
0:pe_c1_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i11_addrcal_out
Routing node: i11_addrcal_out
MAPPING From: i11_addrcal i12_load i46_store 2  2
2:mem_1.mem_unit.mem
i11_addrcal i12_load   2addr
cost 51.6484
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_3.in0
0:pe_c4_r1.crossbar.mux_3.mux
0:pe_c3_r1.mux_1.in0
0:pe_c3_r1.mux_1.mux
0:pe_c3_r1.crossbar.mux_3.in1
0:pe_c3_r1.crossbar.mux_3.mux
0:pe_c2_r1.mux_1.in0
0:pe_c2_r1.mux_1.mux
0:pe_c2_r1.crossbar.mux_3.in1
0:pe_c2_r1.crossbar.mux_3.mux
0:pe_c1_r1.reg1.in
0:pe_c1_r1.reg1.reg
1:pe_c1_r1.reg1.m_enable
1:pe_c1_r1.reg1.reg
2:pe_c1_r1.mux_1.in1
2:pe_c1_r1.mux_1.mux
2:pe_c1_r1.crossbar.mux_3.in1
2:pe_c1_r1.crossbar.mux_3.mux
2:pe_c0_r1.mux_1.in0
2:pe_c0_r1.mux_1.mux
2:pe_c0_r1.crossbar.mux_3.in1
2:pe_c0_r1.crossbar.mux_3.mux
2:mem_1.in1
2:mem_1.mux_addr.in1
2:mem_1.mux_addr.mux
1:mem_3.mem_unit.mem
i11_addrcal i46_store   10addr
cost 91.687
0:pe_c4_r0.ALU.out
0:pe_c4_r0.ALU.out
0:pe_c4_r0.crossbar.in4
0:pe_c4_r0.crossbar.mux_2.in4
0:pe_c4_r0.crossbar.mux_2.mux
0:pe_c4_r1.mux_0.in0
0:pe_c4_r1.mux_0.mux
0:pe_c4_r1.crossbar.mux_2.in0
0:pe_c4_r1.crossbar.mux_2.mux
0:pe_c4_r2.reg0.in
0:pe_c4_r2.reg0.reg
1:pe_c4_r2.mux_0.in1
1:pe_c4_r2.mux_0.mux
1:pe_c4_r2.crossbar.mux_3.in0
1:pe_c4_r2.crossbar.mux_3.mux
1:pe_c3_r2.reg1.in
1:pe_c3_r2.reg1.reg
2:pe_c3_r2.mux_1.in1
2:pe_c3_r2.mux_1.mux
2:pe_c3_r2.crossbar.mux_3.in1
2:pe_c3_r2.crossbar.mux_3.mux
2:pe_c2_r2.reg1.in
2:pe_c2_r2.reg1.reg
0:pe_c2_r2.reg1.m_enable
0:pe_c2_r2.reg1.reg
1:pe_c2_r2.reg1.m_enable
1:pe_c2_r2.reg1.reg
2:pe_c2_r2.mux_1.in1
2:pe_c2_r2.mux_1.mux
2:pe_c2_r2.crossbar.mux_3.in1
2:pe_c2_r2.crossbar.mux_3.mux
2:pe_c1_r2.reg1.in
2:pe_c1_r2.reg1.reg
0:pe_c1_r2.reg1.m_enable
0:pe_c1_r2.reg1.reg
1:pe_c1_r2.reg1.m_enable
1:pe_c1_r2.reg1.reg
2:pe_c1_r2.mux_1.in1
2:pe_c1_r2.mux_1.mux
2:pe_c1_r2.crossbar.mux_3.in1
2:pe_c1_r2.crossbar.mux_3.mux
2:pe_c0_r2.reg1.in
2:pe_c0_r2.reg1.reg
0:pe_c0_r2.reg1.m_enable
0:pe_c0_r2.reg1.reg
1:pe_c0_r2.mux_1.in1
1:pe_c0_r2.mux_1.mux
1:pe_c0_r2.crossbar.mux_3.in1
1:pe_c0_r2.crossbar.mux_3.mux
1:mem_3.in2
1:mem_3.mux_addr.in2
1:mem_3.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i12_load_out
Routing node: i12_load_out
MAPPING From: i12_load i15_call i16_call 2  2
1:pe_c1_r1.ALU.fu
i12_load i16_call   2LHS
cost 13.1591
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_1.in3
0:pe_c0_r1.crossbar.mux_1.mux
0:pe_c1_r1.mux_3.in0
0:pe_c1_r1.mux_3.mux
0:pe_c1_r1.crossbar.mux_4.in3
0:pe_c1_r1.crossbar.mux_4.mux
0:pe_c1_r1.rega.reg
1:pe_c1_r1.ALU.in_a
1:pe_c0_r1.ALU.fu
i12_load i15_call   2LHS
cost 8.37399
0:mem_1.mem_unit.data_out
0:mem_1.mem_unit.data_out
0:pe_c0_r1.mux_3.in0
0:pe_c0_r1.mux_3.mux
0:pe_c0_r1.crossbar.mux_4.in3
0:pe_c0_r1.crossbar.mux_4.mux
0:pe_c0_r1.rega.reg
1:pe_c0_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i13_call_out
Routing node: i13_call_out
MAPPING From: i13_call i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i13_call i37_sub   5LHS
cost 41.9131
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_2.in0
0:pe_c1_r2.crossbar.mux_2.mux
0:pe_c1_r3.reg0.in
0:pe_c1_r3.reg0.reg
1:pe_c1_r3.reg0.m_enable
1:pe_c1_r3.reg0.reg
2:pe_c1_r3.reg0.m_enable
2:pe_c1_r3.reg0.reg
0:pe_c1_r3.mux_0.in1
0:pe_c1_r3.mux_0.mux
0:pe_c1_r3.crossbar.mux_2.in0
0:pe_c1_r3.crossbar.mux_2.mux
0:pe_c1_r4.mux_0.in0
0:pe_c1_r4.mux_0.mux
0:pe_c1_r4.crossbar.mux_0.in0
0:pe_c1_r4.crossbar.mux_0.mux
0:pe_c1_r3.reg2.in
0:pe_c1_r3.reg2.reg
1:pe_c1_r3.mux_2.in1
1:pe_c1_r3.mux_2.mux
1:pe_c1_r3.crossbar.mux_4.in2
1:pe_c1_r3.crossbar.mux_4.mux
1:pe_c1_r3.rega.reg
2:pe_c1_r3.ALU.in_a
2:pe_c2_r2.ALU.fu
i13_call i30_add   5any2input
cost 32.3429
0:pe_c1_r0.ALU.out
0:pe_c1_r0.ALU.out
0:pe_c1_r0.crossbar.in4
0:pe_c1_r0.crossbar.mux_2.in4
0:pe_c1_r0.crossbar.mux_2.mux
0:pe_c1_r1.mux_0.in0
0:pe_c1_r1.mux_0.mux
0:pe_c1_r1.crossbar.mux_2.in0
0:pe_c1_r1.crossbar.mux_2.mux
0:pe_c1_r2.mux_0.in0
0:pe_c1_r2.mux_0.mux
0:pe_c1_r2.crossbar.mux_1.in0
0:pe_c1_r2.crossbar.mux_1.mux
0:pe_c2_r2.reg3.in
0:pe_c2_r2.reg3.reg
1:pe_c2_r2.reg3.m_enable
1:pe_c2_r2.reg3.reg
2:pe_c2_r2.reg3.m_enable
2:pe_c2_r2.reg3.reg
0:pe_c2_r2.mux_3.in1
0:pe_c2_r2.mux_3.mux
0:pe_c2_r2.crossbar.mux_5.in3
0:pe_c2_r2.crossbar.mux_5.mux
0:pe_c2_r2.regb.reg
1:pe_c2_r2.regb.m_enable
1:pe_c2_r2.regb.reg
2:pe_c2_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i14_call_out
Routing node: i14_call_out
MAPPING From: i14_call i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i14_call i40_sub   5LHS
cost 28.4873
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.RES.in
0:pe_c2_r0.RES.reg
1:pe_c2_r0.RES.m_enable
1:pe_c2_r0.RES.reg
2:pe_c2_r0.crossbar.in5
2:pe_c2_r0.crossbar.mux_2.in5
2:pe_c2_r0.crossbar.mux_2.mux
2:pe_c2_r1.mux_0.in0
2:pe_c2_r1.mux_0.mux
2:pe_c2_r1.crossbar.mux_1.in0
2:pe_c2_r1.crossbar.mux_1.mux
2:pe_c3_r1.reg3.in
2:pe_c3_r1.reg3.reg
0:pe_c3_r1.reg3.m_enable
0:pe_c3_r1.reg3.reg
1:pe_c3_r1.mux_3.in1
1:pe_c3_r1.mux_3.mux
1:pe_c3_r1.crossbar.mux_4.in3
1:pe_c3_r1.crossbar.mux_4.mux
1:pe_c3_r1.rega.reg
2:pe_c3_r1.ALU.in_a
2:pe_c4_r1.ALU.fu
i14_call i34_add   5any2input
cost 32.9626
0:pe_c2_r0.ALU.out
0:pe_c2_r0.ALU.out
0:pe_c2_r0.crossbar.in4
0:pe_c2_r0.crossbar.mux_1.in4
0:pe_c2_r0.crossbar.mux_1.mux
0:pe_c3_r0.mux_3.in0
0:pe_c3_r0.mux_3.mux
0:pe_c3_r0.crossbar.mux_2.in3
0:pe_c3_r0.crossbar.mux_2.mux
0:pe_c3_r1.mux_0.in0
0:pe_c3_r1.mux_0.mux
0:pe_c3_r1.crossbar.mux_1.in0
0:pe_c3_r1.crossbar.mux_1.mux
0:pe_c4_r1.reg3.in
0:pe_c4_r1.reg3.reg
1:pe_c4_r1.reg3.m_enable
1:pe_c4_r1.reg3.reg
2:pe_c4_r1.reg3.m_enable
2:pe_c4_r1.reg3.reg
0:pe_c4_r1.mux_3.in1
0:pe_c4_r1.mux_3.mux
0:pe_c4_r1.crossbar.mux_5.in3
0:pe_c4_r1.crossbar.mux_5.mux
0:pe_c4_r1.regb.reg
1:pe_c4_r1.regb.m_enable
1:pe_c4_r1.regb.reg
2:pe_c4_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i15_call_out
Routing node: i15_call_out
MAPPING From: i15_call i19_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i15_call i26_mul   1any2input
cost 7.17771
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_5.in4
1:pe_c0_r1.crossbar.mux_5.mux
1:pe_c0_r1.regb.reg
2:pe_c0_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i15_call i19_mul   1any2input
cost 40.7802
1:pe_c0_r1.ALU.out
1:pe_c0_r1.ALU.out
1:pe_c0_r1.crossbar.in4
1:pe_c0_r1.crossbar.mux_2.in4
1:pe_c0_r1.crossbar.mux_2.mux
1:pe_c0_r2.mux_0.in0
1:pe_c0_r2.mux_0.mux
1:pe_c0_r2.crossbar.mux_4.in0
1:pe_c0_r2.crossbar.mux_4.mux
1:pe_c0_r2.rega.reg
2:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i16_call_out
Routing node: i16_call_out
MAPPING From: i16_call i22_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i16_call i25_mul   1any2input
cost 7.17771
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_4.in4
1:pe_c1_r1.crossbar.mux_4.mux
1:pe_c1_r1.rega.reg
2:pe_c1_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i16_call i22_mul   1any2input
cost 47.2873
1:pe_c1_r1.ALU.out
1:pe_c1_r1.ALU.out
1:pe_c1_r1.crossbar.in4
1:pe_c1_r1.crossbar.mux_2.in4
1:pe_c1_r1.crossbar.mux_2.mux
1:pe_c1_r2.mux_0.in0
1:pe_c1_r2.mux_0.mux
1:pe_c1_r2.crossbar.mux_5.in0
1:pe_c1_r2.crossbar.mux_5.mux
1:pe_c1_r2.regb.reg
2:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: const1_out
Routing node: const1_out
MAPPING From: const1 i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
const1 i4_addrcal   1LHS
cost 5.98142
2:pe_c0_r0.const_val.out
2:pe_c0_r0.const_val.out
2:pe_c0_r0.crossbar.mux_4.in6
2:pe_c0_r0.crossbar.mux_4.mux
2:pe_c0_r0.rega.reg
0:pe_c0_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i22_mul_out
Routing node: i22_mul_out
MAPPING From: i22_mul i23_sub 1  1
0:pe_c1_r2.ALU.fu
i22_mul i23_sub   1RHS
cost 7.17771
2:pe_c1_r2.ALU.out
2:pe_c1_r2.ALU.out
2:pe_c1_r2.crossbar.in4
2:pe_c1_r2.crossbar.mux_5.in4
2:pe_c1_r2.crossbar.mux_5.mux
2:pe_c1_r2.regb.reg
0:pe_c1_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i23_sub_out
Routing node: i23_sub_out
MAPPING From: i23_sub i24_ashr 1  1
1:pe_c1_r2.ALU.fu
i23_sub i24_ashr   1LHS
cost 7.17771
0:pe_c1_r2.ALU.out
0:pe_c1_r2.ALU.out
0:pe_c1_r2.crossbar.in4
0:pe_c1_r2.crossbar.mux_4.in4
0:pe_c1_r2.crossbar.mux_4.mux
0:pe_c1_r2.rega.reg
1:pe_c1_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i24_ashr_out
Routing node: i24_ashr_out
MAPPING From: i24_ashr i30_add i37_sub 2  2
2:pe_c1_r3.ALU.fu
i24_ashr i37_sub   1RHS
cost 22.1883
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_2.in4
1:pe_c1_r2.crossbar.mux_2.mux
1:pe_c1_r3.mux_0.in0
1:pe_c1_r3.mux_0.mux
1:pe_c1_r3.crossbar.mux_5.in0
1:pe_c1_r3.crossbar.mux_5.mux
1:pe_c1_r3.regb.reg
2:pe_c1_r3.ALU.in_b
2:pe_c2_r2.ALU.fu
i24_ashr i30_add   1any2input
cost 12.5826
1:pe_c1_r2.ALU.out
1:pe_c1_r2.ALU.out
1:pe_c1_r2.crossbar.in4
1:pe_c1_r2.crossbar.mux_1.in4
1:pe_c1_r2.crossbar.mux_1.mux
1:pe_c2_r2.mux_3.in0
1:pe_c2_r2.mux_3.mux
1:pe_c2_r2.crossbar.mux_4.in3
1:pe_c2_r2.crossbar.mux_4.mux
1:pe_c2_r2.rega.reg
2:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i25_mul_out
Routing node: i25_mul_out
MAPPING From: i25_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i25_mul i27_add   1any2input
cost 7.17771
2:pe_c1_r1.ALU.out
2:pe_c1_r1.ALU.out
2:pe_c1_r1.crossbar.in4
2:pe_c1_r1.crossbar.mux_4.in4
2:pe_c1_r1.crossbar.mux_4.mux
2:pe_c1_r1.rega.reg
0:pe_c1_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i26_mul_out
Routing node: i26_mul_out
MAPPING From: i26_mul i27_add 1  1
0:pe_c1_r1.ALU.fu
i26_mul i27_add   1any2input
cost 11.9628
2:pe_c0_r1.ALU.out
2:pe_c0_r1.ALU.out
2:pe_c0_r1.crossbar.in4
2:pe_c0_r1.crossbar.mux_1.in4
2:pe_c0_r1.crossbar.mux_1.mux
2:pe_c1_r1.mux_3.in0
2:pe_c1_r1.mux_3.mux
2:pe_c1_r1.crossbar.mux_5.in3
2:pe_c1_r1.crossbar.mux_5.mux
2:pe_c1_r1.regb.reg
0:pe_c1_r1.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i27_add_out
Routing node: i27_add_out
MAPPING From: i27_add i28_ashr 1  1
1:pe_c3_r1.ALU.fu
i27_add i28_ashr   1LHS
cost 20.7762
0:pe_c1_r1.ALU.out
0:pe_c1_r1.ALU.out
0:pe_c1_r1.crossbar.in4
0:pe_c1_r1.crossbar.mux_1.in4
0:pe_c1_r1.crossbar.mux_1.mux
0:pe_c2_r1.mux_3.in0
0:pe_c2_r1.mux_3.mux
0:pe_c2_r1.crossbar.mux_1.in3
0:pe_c2_r1.crossbar.mux_1.mux
0:pe_c3_r1.mux_3.in0
0:pe_c3_r1.mux_3.mux
0:pe_c3_r1.crossbar.mux_4.in3
0:pe_c3_r1.crossbar.mux_4.mux
0:pe_c3_r1.rega.reg
1:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i28_ashr_out
Routing node: i28_ashr_out
MAPPING From: i28_ashr i34_add i40_sub 2  2
2:pe_c3_r1.ALU.fu
i28_ashr i40_sub   1RHS
cost 7.17771
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_5.in4
1:pe_c3_r1.crossbar.mux_5.mux
1:pe_c3_r1.regb.reg
2:pe_c3_r1.ALU.in_b
2:pe_c4_r1.ALU.fu
i28_ashr i34_add   1any2input
cost 13.2023
1:pe_c3_r1.ALU.out
1:pe_c3_r1.ALU.out
1:pe_c3_r1.crossbar.in4
1:pe_c3_r1.crossbar.mux_1.in4
1:pe_c3_r1.crossbar.mux_1.mux
1:pe_c4_r1.mux_3.in0
1:pe_c4_r1.mux_3.mux
1:pe_c4_r1.crossbar.mux_4.in3
1:pe_c4_r1.crossbar.mux_4.mux
1:pe_c4_r1.rega.reg
2:pe_c4_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i30_add_out
Routing node: i30_add_out
MAPPING From: i30_add i31_lshr 1  1
0:pe_c2_r2.ALU.fu
i30_add i31_lshr   1LHS
cost 7.17771
2:pe_c2_r2.ALU.out
2:pe_c2_r2.ALU.out
2:pe_c2_r2.crossbar.in4
2:pe_c2_r2.crossbar.mux_4.in4
2:pe_c2_r2.crossbar.mux_4.mux
2:pe_c2_r2.rega.reg
0:pe_c2_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i31_lshr_out
Routing node: i31_lshr_out
MAPPING From: i31_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i31_lshr i43_call   1LHS
cost 11.9628
0:pe_c2_r2.ALU.out
0:pe_c2_r2.ALU.out
0:pe_c2_r2.crossbar.in4
0:pe_c2_r2.crossbar.mux_1.in4
0:pe_c2_r2.crossbar.mux_1.mux
0:pe_c3_r2.mux_3.in0
0:pe_c3_r2.mux_3.mux
0:pe_c3_r2.crossbar.mux_4.in3
0:pe_c3_r2.crossbar.mux_4.mux
0:pe_c3_r2.rega.reg
1:pe_c3_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i34_add_out
Routing node: i34_add_out
MAPPING From: i34_add i35_lshr 1  1
0:pe_c3_r1.ALU.fu
i34_add i35_lshr   1LHS
cost 16.6108
2:pe_c4_r1.ALU.out
2:pe_c4_r1.ALU.out
2:pe_c4_r1.crossbar.in4
2:pe_c4_r1.crossbar.mux_3.in4
2:pe_c4_r1.crossbar.mux_3.mux
2:pe_c3_r1.mux_1.in0
2:pe_c3_r1.mux_1.mux
2:pe_c3_r1.crossbar.mux_4.in1
2:pe_c3_r1.crossbar.mux_4.mux
2:pe_c3_r1.rega.reg
0:pe_c3_r1.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i6_call_out
Routing node: i6_call_out
MAPPING From: i6_call i19_mul i25_mul 2  2
2:pe_c1_r1.ALU.fu
i6_call i25_mul   1any2input
cost 21.0089
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_0.in4
1:pe_c0_r2.crossbar.mux_0.mux
1:pe_c0_r1.mux_2.in0
1:pe_c0_r1.mux_2.mux
1:pe_c0_r1.crossbar.mux_1.in2
1:pe_c0_r1.crossbar.mux_1.mux
1:pe_c1_r1.mux_3.in0
1:pe_c1_r1.mux_3.mux
1:pe_c1_r1.crossbar.mux_5.in3
1:pe_c1_r1.crossbar.mux_5.mux
1:pe_c1_r1.regb.reg
2:pe_c1_r1.ALU.in_b
2:pe_c0_r2.ALU.fu
i6_call i19_mul   1any2input
cost 7.26015
1:pe_c0_r2.ALU.out
1:pe_c0_r2.ALU.out
1:pe_c0_r2.crossbar.in4
1:pe_c0_r2.crossbar.mux_5.in4
1:pe_c0_r2.crossbar.mux_5.mux
1:pe_c0_r2.regb.reg
2:pe_c0_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i37_sub_out
Routing node: i37_sub_out
MAPPING From: i37_sub i38_lshr 1  1
0:pe_c1_r3.ALU.fu
i37_sub i38_lshr   1LHS
cost 12.2675
2:pe_c1_r3.ALU.out
2:pe_c1_r3.ALU.out
2:pe_c1_r3.crossbar.in4
2:pe_c1_r3.crossbar.mux_4.in4
2:pe_c1_r3.crossbar.mux_4.mux
2:pe_c1_r3.rega.reg
0:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i38_lshr_out
Routing node: i38_lshr_out
MAPPING From: i38_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i38_lshr i45_call   1LHS
cost 18.5268
0:pe_c1_r3.ALU.out
0:pe_c1_r3.ALU.out
0:pe_c1_r3.crossbar.in4
0:pe_c1_r3.crossbar.mux_4.in4
0:pe_c1_r3.crossbar.mux_4.mux
0:pe_c1_r3.rega.reg
1:pe_c1_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i3_add_out
Routing node: i3_add_out
MAPPING From: i3_add i4_addrcal 1  1
0:pe_c0_r0.ALU.fu
i3_add i4_addrcal   1RHS
cost 18.6725
2:pe_c1_r0.ALU.out
2:pe_c1_r0.ALU.out
2:pe_c1_r0.crossbar.in4
2:pe_c1_r0.crossbar.mux_3.in4
2:pe_c1_r0.crossbar.mux_3.mux
2:pe_c0_r0.mux_1.in0
2:pe_c0_r0.mux_1.mux
2:pe_c0_r0.crossbar.mux_5.in1
2:pe_c0_r0.crossbar.mux_5.mux
2:pe_c0_r0.regb.reg
0:pe_c0_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i40_sub_out
Routing node: i40_sub_out
MAPPING From: i40_sub i41_lshr 1  1
0:pe_c2_r3.ALU.fu
i40_sub i41_lshr   1LHS
cost 26.1619
2:pe_c3_r1.ALU.out
2:pe_c3_r1.ALU.out
2:pe_c3_r1.crossbar.in4
2:pe_c3_r1.crossbar.mux_2.in4
2:pe_c3_r1.crossbar.mux_2.mux
2:pe_c3_r2.mux_0.in0
2:pe_c3_r2.mux_0.mux
2:pe_c3_r2.crossbar.mux_2.in0
2:pe_c3_r2.crossbar.mux_2.mux
2:pe_c3_r3.mux_0.in0
2:pe_c3_r3.mux_0.mux
2:pe_c3_r3.crossbar.mux_3.in0
2:pe_c3_r3.crossbar.mux_3.mux
2:pe_c2_r3.mux_1.in0
2:pe_c2_r3.mux_1.mux
2:pe_c2_r3.crossbar.mux_4.in1
2:pe_c2_r3.crossbar.mux_4.mux
2:pe_c2_r3.rega.reg
0:pe_c2_r3.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i41_lshr_out
Routing node: i41_lshr_out
MAPPING From: i41_lshr i45_call 1  1
1:pe_c1_r3.ALU.fu
i41_lshr i45_call   1RHS
cost 17.4206
0:pe_c2_r3.ALU.out
0:pe_c2_r3.ALU.out
0:pe_c2_r3.crossbar.in4
0:pe_c2_r3.crossbar.mux_3.in4
0:pe_c2_r3.crossbar.mux_3.mux
0:pe_c1_r3.mux_1.in0
0:pe_c1_r3.mux_1.mux
0:pe_c1_r3.crossbar.mux_5.in1
0:pe_c1_r3.crossbar.mux_5.mux
0:pe_c1_r3.regb.reg
1:pe_c1_r3.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i43_call_out
Routing node: i43_call_out
MAPPING From: i43_call i44_store 1  1
1:mem_4.mem_unit.mem
i43_call i44_store   0data
cost 51.9286
1:pe_c3_r2.ALU.out
1:pe_c3_r2.ALU.out
1:pe_c3_r2.crossbar.in4
1:pe_c3_r2.crossbar.mux_3.in4
1:pe_c3_r2.crossbar.mux_3.mux
1:pe_c2_r2.mux_1.in0
1:pe_c2_r2.mux_1.mux
1:pe_c2_r2.crossbar.mux_0.in1
1:pe_c2_r2.crossbar.mux_0.mux
1:pe_c2_r1.mux_2.in0
1:pe_c2_r1.mux_2.mux
1:pe_c2_r1.crossbar.mux_3.in2
1:pe_c2_r1.crossbar.mux_3.mux
1:pe_c1_r1.mux_1.in0
1:pe_c1_r1.mux_1.mux
1:pe_c1_r1.crossbar.mux_3.in1
1:pe_c1_r1.crossbar.mux_3.mux
1:pe_c0_r1.mux_1.in0
1:pe_c0_r1.mux_1.mux
1:pe_c0_r1.crossbar.mux_3.in1
1:pe_c0_r1.crossbar.mux_3.mux
1:mem_4.in1
1:mem_4.mux_data.in1
1:mem_4.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i45_call_out
Routing node: i45_call_out
MAPPING From: i45_call i46_store 1  1
1:mem_3.mem_unit.mem
i45_call i46_store   0data
cost 32.5466
1:pe_c1_r3.ALU.out
1:pe_c1_r3.ALU.out
1:pe_c1_r3.crossbar.in4
1:pe_c1_r3.crossbar.mux_3.in4
1:pe_c1_r3.crossbar.mux_3.mux
1:pe_c0_r3.mux_1.in0
1:pe_c0_r3.mux_1.mux
1:pe_c0_r3.crossbar.mux_2.in1
1:pe_c0_r3.crossbar.mux_2.mux
1:pe_c0_r4.mux_0.in0
1:pe_c0_r4.mux_0.mux
1:pe_c0_r4.crossbar.mux_3.in0
1:pe_c0_r4.crossbar.mux_3.mux
1:mem_3.in4
1:mem_3.mux_data.in4
1:mem_3.mux_data.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i47_add_out
Routing node: i47_add_out
MAPPING From: i47_add i8_add i9_addrcal i47_add 3  3
2:pe_c4_r0.ALU.fu
i47_add i9_addrcal   1RHS
cost 14.6039
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_1.in4
1:pe_c3_r0.crossbar.mux_1.mux
1:pe_c4_r0.mux_3.in0
1:pe_c4_r0.mux_3.mux
1:pe_c4_r0.crossbar.mux_5.in3
1:pe_c4_r0.crossbar.mux_5.mux
1:pe_c4_r0.regb.reg
2:pe_c4_r0.ALU.in_b
2:pe_c3_r0.ALU.fu
i47_add i8_add   1any2input
cost 7.26015
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.crossbar.in4
1:pe_c3_r0.crossbar.mux_4.in4
1:pe_c3_r0.crossbar.mux_4.mux
1:pe_c3_r0.rega.reg
2:pe_c3_r0.ALU.in_a
1:pe_c3_r0.ALU.fu
i47_add i47_add   3any2input
cost 12.1002
1:pe_c3_r0.ALU.out
1:pe_c3_r0.ALU.out
1:pe_c3_r0.RES.in
1:pe_c3_r0.RES.reg
2:pe_c3_r0.crossbar.in5
2:pe_c3_r0.crossbar.mux_4.in5
2:pe_c3_r0.crossbar.mux_4.mux
2:pe_c3_r0.rega.reg
0:pe_c3_r0.rega.m_enable
0:pe_c3_r0.rega.reg
1:pe_c3_r0.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i48_add_out
Routing node: i48_add_out
MAPPING From: i48_add i3_add i48_add 2  2
2:pe_c1_r0.ALU.fu
i48_add i3_add   1any2input
cost 7.26015
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.crossbar.in4
1:pe_c1_r0.crossbar.mux_4.in4
1:pe_c1_r0.crossbar.mux_4.mux
1:pe_c1_r0.rega.reg
2:pe_c1_r0.ALU.in_a
1:pe_c1_r0.ALU.fu
i48_add i48_add   3any2input
cost 13.3521
1:pe_c1_r0.ALU.out
1:pe_c1_r0.ALU.out
1:pe_c1_r0.RES.in
1:pe_c1_r0.RES.reg
2:pe_c1_r0.RES.m_enable
2:pe_c1_r0.RES.reg
0:pe_c1_r0.crossbar.in5
0:pe_c1_r0.crossbar.mux_5.in5
0:pe_c1_r0.crossbar.mux_5.mux
0:pe_c1_r0.regb.reg
1:pe_c1_r0.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i4_addrcal_out
Routing node: i4_addrcal_out
MAPPING From: i4_addrcal i5_load 1  1
2:mem_0.mem_unit.mem
i4_addrcal i5_load   2addr
cost 15.814
0:pe_c0_r0.ALU.out
0:pe_c0_r0.ALU.out
0:pe_c0_r0.RES.in
0:pe_c0_r0.RES.reg
1:pe_c0_r0.RES.m_enable
1:pe_c0_r0.RES.reg
2:pe_c0_r0.crossbar.in5
2:pe_c0_r0.crossbar.mux_3.in5
2:pe_c0_r0.crossbar.mux_3.mux
2:mem_0.in0
2:mem_0.mux_addr.in0
2:mem_0.mux_addr.mux
overuse_ok=0 opgraph_covered=1
Ripping out node: i5_load_out
Routing node: i5_load_out
MAPPING From: i5_load i6_call i7_call 2  2
1:pe_c0_r0.ALU.fu
i5_load i7_call   2LHS
cost 8.47017
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_4.in3
0:pe_c0_r0.crossbar.mux_4.mux
0:pe_c0_r0.rega.reg
1:pe_c0_r0.ALU.in_a
1:pe_c0_r2.ALU.fu
i5_load i6_call   2LHS
cost 23.4707
0:mem_0.mem_unit.data_out
0:mem_0.mem_unit.data_out
0:pe_c0_r0.mux_3.in0
0:pe_c0_r0.mux_3.mux
0:pe_c0_r0.crossbar.mux_2.in3
0:pe_c0_r0.crossbar.mux_2.mux
0:pe_c0_r1.mux_0.in0
0:pe_c0_r1.mux_0.mux
0:pe_c0_r1.crossbar.mux_2.in0
0:pe_c0_r1.crossbar.mux_2.mux
0:pe_c0_r2.mux_0.in0
0:pe_c0_r2.mux_0.mux
0:pe_c0_r2.crossbar.mux_4.in0
0:pe_c0_r2.crossbar.mux_4.mux
0:pe_c0_r2.rega.reg
1:pe_c0_r2.ALU.in_a
overuse_ok=0 opgraph_covered=1
Ripping out node: i35_lshr_out
Routing node: i35_lshr_out
MAPPING From: i35_lshr i43_call 1  1
1:pe_c3_r2.ALU.fu
i35_lshr i43_call   1RHS
cost 14.6039
0:pe_c3_r1.ALU.out
0:pe_c3_r1.ALU.out
0:pe_c3_r1.crossbar.in4
0:pe_c3_r1.crossbar.mux_2.in4
0:pe_c3_r1.crossbar.mux_2.mux
0:pe_c3_r2.mux_0.in0
0:pe_c3_r2.mux_0.mux
0:pe_c3_r2.crossbar.mux_5.in0
0:pe_c3_r2.crossbar.mux_5.mux
0:pe_c3_r2.regb.reg
1:pe_c3_r2.ALU.in_b
overuse_ok=0 opgraph_covered=1
Ripping out node: i7_call_out
Routing node: i7_call_out
MAPPING From: i7_call i22_mul i26_mul 2  2
2:pe_c0_r1.ALU.fu
i7_call i26_mul   1any2input
cost 16.1688
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_2.in4
1:pe_c0_r0.crossbar.mux_2.mux
1:pe_c0_r1.mux_0.in0
1:pe_c0_r1.mux_0.mux
1:pe_c0_r1.crossbar.mux_4.in0
1:pe_c0_r1.crossbar.mux_4.mux
1:pe_c0_r1.rega.reg
2:pe_c0_r1.ALU.in_a
2:pe_c1_r2.ALU.fu
i7_call i22_mul   1any2input
cost 59.6272
1:pe_c0_r0.ALU.out
1:pe_c0_r0.ALU.out
1:pe_c0_r0.crossbar.in4
1:pe_c0_r0.crossbar.mux_1.in4
1:pe_c0_r0.crossbar.mux_1.mux
1:pe_c1_r0.mux_3.in0
1:pe_c1_r0.mux_3.mux
1:pe_c1_r0.crossbar.mux_2.in3
1:pe_c1_r0.crossbar.mux_2.mux
1:pe_c1_r1.mux_0.in0
1:pe_c1_r1.mux_0.mux
1:pe_c1_r1.crossbar.mux_1.in0
1:pe_c1_r1.crossbar.mux_1.mux
1:pe_c2_r1.mux_3.in0
1:pe_c2_r1.mux_3.mux
1:pe_c2_r1.crossbar.mux_2.in3
1:pe_c2_r1.crossbar.mux_2.mux
1:pe_c2_r2.mux_0.in0
1:pe_c2_r2.mux_0.mux
1:pe_c2_r2.crossbar.mux_3.in0
1:pe_c2_r2.crossbar.mux_3.mux
1:pe_c1_r2.mux_1.in0
1:pe_c1_r2.mux_1.mux
1:pe_c1_r2.crossbar.mux_4.in1
1:pe_c1_r2.crossbar.mux_4.mux
1:pe_c1_r2.rega.reg
2:pe_c1_r2.ALU.in_a
overuse_ok=1 opgraph_covered=1
GRAPH COVERED: 1   1
Number of routing resoucres used: 739
Finding delta Costs:
Total Cost: 151.675
[INFO] clusters greater than 1: 11
start of PCKM:Packing Mapper +0.000000 @0.000000
                    Schedule +0.009746 @0.009746
                      TMPACK +0.001859 @0.011605
           Placer iteration0 +0.320178 @0.331783
           Router iteration0 +3.870536 @4.202319
  end of PCKM:Packing Mapper +0.003879 @4.206198
[INFO] Mapping Success: 1
[INFO] Mapping Time: 4.206190
[INFO] Mapping Timeout: 0
Operation Mapping Result:
const1(const):   2:pe_c0_r0.const_val.const

const2(const):   1:pe_c4_r0.const_val.const

const3(const):   0:pe_c1_r2.const_val.const

const4(const):   2:pe_c2_r2.const_val.const

const5(const):   0:pe_c3_r0.const_val.const

i10_load(load):   1:mem_0.mem_unit.mem

i11_addrcal(addrcal):   0:pe_c4_r0.ALU.fu

i12_load(load):   2:mem_1.mem_unit.mem

i13_call(get_real):   0:pe_c1_r0.ALU.fu

i14_call(get_imag):   0:pe_c2_r0.ALU.fu

i15_call(get_real):   1:pe_c0_r1.ALU.fu

i16_call(get_imag):   1:pe_c1_r1.ALU.fu

i19_mul(mul):   2:pe_c0_r2.ALU.fu

i22_mul(mul):   2:pe_c1_r2.ALU.fu

i23_sub(sub):   0:pe_c1_r2.ALU.fu

i24_ashr(ashr):   1:pe_c1_r2.ALU.fu

i25_mul(mul):   2:pe_c1_r1.ALU.fu

i26_mul(mul):   2:pe_c0_r1.ALU.fu

i27_add(add):   0:pe_c1_r1.ALU.fu

i28_ashr(ashr):   1:pe_c3_r1.ALU.fu

i30_add(add):   2:pe_c2_r2.ALU.fu

i31_lshr(lshr):   0:pe_c2_r2.ALU.fu

i34_add(add):   2:pe_c4_r1.ALU.fu

i35_lshr(lshr):   0:pe_c3_r1.ALU.fu

i37_sub(sub):   2:pe_c1_r3.ALU.fu

i38_lshr(lshr):   0:pe_c1_r3.ALU.fu

i3_add(add):   2:pe_c1_r0.ALU.fu

i40_sub(sub):   2:pe_c3_r1.ALU.fu

i41_lshr(lshr):   0:pe_c2_r3.ALU.fu

i43_call(combine):   1:pe_c3_r2.ALU.fu

i44_store(store):   1:mem_4.mem_unit.mem

i45_call(combine):   1:pe_c1_r3.ALU.fu

i46_store(store):   1:mem_3.mem_unit.mem

i47_add(add):   1:pe_c3_r0.ALU.fu

i48_add(add):   1:pe_c1_r0.ALU.fu

i4_addrcal(addrcal):   0:pe_c0_r0.ALU.fu

i5_load(load):   2:mem_0.mem_unit.mem

i6_call(get_real):   1:pe_c0_r2.ALU.fu

i7_call(get_imag):   1:pe_c0_r0.ALU.fu

i8_add(add):   2:pe_c3_r0.ALU.fu

i9_addrcal(addrcal):   2:pe_c4_r0.ALU.fu

input1(input):   0:io_top_1.IOPin.io

const2_dup0(const):   2:pe_c4_r0.const_val.const

const3_dup0(const):   0:pe_c3_r1.const_val.const

const4_dup0(const):   2:pe_c2_r3.const_val.const

const4_dup1(const):   2:pe_c1_r3.const_val.const

const4_dup2(const):   2:pe_c3_r1.const_val.const

const5_dup0(const):   0:pe_c1_r0.const_val.const


Connection Mapping Result:
const1_out:
  2:pe_c0_r0.const_val.out
  2:pe_c0_r0.crossbar.in6
  2:pe_c0_r0.crossbar.mux_4.in6
  2:pe_c0_r0.crossbar.mux_4.mux
  2:pe_c0_r0.rega.m_in
  2:pe_c0_r0.rega.in
  2:pe_c0_r0.crossbar.out4
  2:pe_c0_r0.crossbar.mux_4.out
  2:pe_c0_r0.rega.reg
  0:pe_c0_r0.rega.out
  0:pe_c0_r0.rega.m_out
  0:pe_c0_r0.ALU.in_a

const2_out:
  1:pe_c4_r0.crossbar.mux_4.in6
  1:pe_c4_r0.crossbar.mux_4.mux
  1:pe_c4_r0.rega.m_in
  1:pe_c4_r0.crossbar.out4
  1:pe_c4_r0.rega.in
  1:pe_c4_r0.crossbar.mux_4.out
  1:pe_c4_r0.rega.reg
  2:pe_c4_r0.rega.out
  2:pe_c4_r0.rega.m_out
  1:pe_c4_r0.const_val.out
  1:pe_c4_r0.crossbar.in6
  2:pe_c4_r0.ALU.in_a

const3_out:
  1:pe_c1_r2.ALU.in_b
  0:pe_c1_r2.regb.reg
  1:pe_c1_r2.regb.out
  1:pe_c1_r2.regb.m_out
  0:pe_c1_r2.const_val.out
  0:pe_c1_r2.crossbar.in6
  0:pe_c1_r2.crossbar.mux_5.in6
  0:pe_c1_r2.crossbar.mux_5.mux
  0:pe_c1_r2.regb.m_in
  0:pe_c1_r2.regb.in
  0:pe_c1_r2.crossbar.out5
  0:pe_c1_r2.crossbar.mux_5.out

const4_out:
  0:pe_c2_r2.ALU.in_b
  2:pe_c2_r2.regb.reg
  0:pe_c2_r2.regb.out
  0:pe_c2_r2.regb.m_out
  2:pe_c2_r2.const_val.out
  2:pe_c2_r2.crossbar.in6
  2:pe_c2_r2.crossbar.mux_5.in6
  2:pe_c2_r2.crossbar.mux_5.mux
  2:pe_c2_r2.regb.m_in
  2:pe_c2_r2.regb.in
  2:pe_c2_r2.crossbar.out5
  2:pe_c2_r2.crossbar.mux_5.out

const5_out:
  0:pe_c3_r0.const_val.out
  0:pe_c3_r0.crossbar.in6
  0:pe_c3_r0.regb.reg
  1:pe_c3_r0.regb.out
  1:pe_c3_r0.regb.m_out
  0:pe_c3_r0.crossbar.mux_5.in6
  0:pe_c3_r0.crossbar.mux_5.mux
  0:pe_c3_r0.regb.m_in
  0:pe_c3_r0.regb.in
  0:pe_c3_r0.crossbar.out5
  0:pe_c3_r0.crossbar.mux_5.out
  1:pe_c3_r0.ALU.in_b

i10_load_out:
  2:mem_0.mem_unit.data_out
  2:pe_c0_r0.in3
  2:mem_0.out
  2:pe_c0_r0.crossbar.mux_1.in3
  2:pe_c0_r0.crossbar.mux_1.mux
  2:pe_c1_r0.in3
  2:pe_c0_r0.out1
  2:pe_c0_r0.crossbar.out1
  2:pe_c0_r0.crossbar.mux_1.out
  2:pe_c0_r0.mux_3.in0
  2:pe_c0_r0.mux_3.mux
  2:pe_c0_r0.mux_3.out
  2:pe_c0_r0.crossbar.in3
  0:pe_c2_r0.ALU.in_a
  0:pe_c1_r0.ALU.in_a
  2:pe_c1_r0.crossbar.mux_1.in3
  2:pe_c1_r0.crossbar.mux_1.mux
  2:pe_c2_r0.in3
  2:pe_c1_r0.out1
  2:pe_c1_r0.crossbar.out1
  2:pe_c1_r0.crossbar.mux_1.out
  2:pe_c1_r0.crossbar.mux_4.in3
  2:pe_c1_r0.crossbar.mux_4.mux
  2:pe_c1_r0.rega.m_in
  2:pe_c1_r0.crossbar.out4
  2:pe_c1_r0.rega.in
  2:pe_c1_r0.crossbar.mux_4.out
  2:pe_c1_r0.mux_3.in0
  2:pe_c1_r0.mux_3.mux
  2:pe_c1_r0.mux_3.out
  2:pe_c1_r0.crossbar.in3
  2:pe_c1_r0.rega.reg
  0:pe_c1_r0.rega.out
  0:pe_c1_r0.rega.m_out
  2:pe_c2_r0.crossbar.mux_4.in3
  2:pe_c2_r0.crossbar.mux_4.mux
  2:pe_c2_r0.rega.m_in
  2:pe_c2_r0.crossbar.out4
  2:pe_c2_r0.rega.in
  2:pe_c2_r0.crossbar.mux_4.out
  2:pe_c2_r0.mux_3.in0
  2:pe_c2_r0.mux_3.mux
  2:pe_c2_r0.mux_3.out
  2:pe_c2_r0.crossbar.in3
  2:pe_c2_r0.rega.reg
  0:pe_c2_r0.rega.out
  0:pe_c2_r0.rega.m_out

i11_addrcal_out:
  0:pe_c1_r1.reg1.reg
  1:pe_c1_r1.reg1.out
  1:pe_c1_r1.reg1.m_out
  0:pe_c4_r1.crossbar.mux_2.in0
  0:pe_c4_r1.crossbar.mux_2.mux
  0:pe_c4_r2.in0
  0:pe_c4_r1.out2
  0:pe_c4_r1.crossbar.out2
  0:pe_c4_r1.crossbar.mux_2.out
  0:pe_c4_r1.crossbar.mux_3.in0
  0:pe_c4_r1.crossbar.mux_3.mux
  0:pe_c4_r1.out3
  0:pe_c3_r1.in1
  0:pe_c4_r1.crossbar.out3
  0:pe_c4_r1.crossbar.mux_3.out
  0:pe_c2_r2.reg1.m_enable
  0:pe_c2_r2.reg1.reg
  1:pe_c2_r2.reg1.out
  1:pe_c2_r2.reg1.m_out
  1:mem_3.in2
  1:mem_3.mux_addr.in2
  1:mem_3.mux_addr.out
  1:mem_3.mux_addr.mux
  1:mem_3.mem_unit.addr
  2:pe_c2_r2.mux_1.in1
  2:pe_c2_r2.mux_1.mux
  2:pe_c2_r2.mux_1.out
  2:pe_c2_r2.crossbar.in1
  2:pe_c2_r2.reg1.in
  2:pe_c2_r2.reg1.m_in
  2:pe_c2_r2.reg1.reg
  0:pe_c2_r2.reg1.out
  0:pe_c2_r2.reg1.m_out
  1:pe_c4_r2.crossbar.mux_3.in0
  1:pe_c4_r2.crossbar.mux_3.mux
  1:pe_c4_r2.out3
  1:pe_c3_r2.in1
  1:pe_c4_r2.crossbar.out3
  1:pe_c4_r2.crossbar.mux_3.out
  1:pe_c4_r2.mux_0.in1
  1:pe_c4_r2.mux_0.mux
  1:pe_c4_r2.mux_0.out
  1:pe_c4_r2.crossbar.in0
  1:pe_c2_r2.reg1.m_enable
  1:pe_c2_r2.reg1.reg
  2:pe_c2_r2.reg1.out
  2:pe_c2_r2.reg1.m_out
  1:pe_c1_r1.reg1.m_enable
  1:pe_c1_r1.reg1.reg
  2:pe_c1_r1.reg1.out
  2:pe_c1_r1.reg1.m_out
  2:mem_1.in1
  2:mem_1.mux_addr.in1
  2:mem_1.mux_addr.out
  2:mem_1.mux_addr.mux
  2:mem_1.mem_unit.addr
  1:pe_c0_r2.crossbar.mux_3.in1
  1:pe_c0_r2.crossbar.mux_3.mux
  1:pe_c0_r2.out3
  1:pe_c0_r2.crossbar.out3
  1:pe_c0_r2.crossbar.mux_3.out
  1:pe_c0_r2.mux_1.in1
  1:pe_c0_r2.mux_1.mux
  1:pe_c0_r2.mux_1.out
  1:pe_c0_r2.crossbar.in1
  0:pe_c1_r1.reg1.in
  0:pe_c1_r1.reg1.m_in
  1:pe_c3_r2.reg1.in
  1:pe_c3_r2.reg1.m_in
  1:pe_c3_r2.reg1.reg
  2:pe_c3_r2.reg1.out
  2:pe_c3_r2.reg1.m_out
  0:pe_c3_r1.crossbar.mux_3.in1
  0:pe_c2_r1.in1
  0:pe_c3_r1.crossbar.mux_3.mux
  0:pe_c3_r1.out3
  0:pe_c3_r1.crossbar.out3
  0:pe_c3_r1.crossbar.mux_3.out
  0:pe_c2_r1.crossbar.mux_3.in1
  1:pe_c1_r2.reg1.m_enable
  1:pe_c1_r2.reg1.reg
  2:pe_c1_r2.reg1.out
  2:pe_c1_r2.reg1.m_out
  0:pe_c0_r2.reg1.m_enable
  0:pe_c0_r2.reg1.reg
  1:pe_c0_r2.reg1.out
  1:pe_c0_r2.reg1.m_out
  0:pe_c1_r2.reg1.m_enable
  1:pe_c1_r2.reg1.out
  0:pe_c1_r2.reg1.reg
  1:pe_c1_r2.reg1.m_out
  0:pe_c4_r1.mux_0.in0
  0:pe_c4_r1.mux_0.mux
  0:pe_c4_r1.mux_0.out
  0:pe_c4_r1.crossbar.in0
  0:pe_c4_r0.ALU.out
  0:pe_c4_r0.crossbar.in4
  0:pe_c4_r2.reg0.in
  0:pe_c4_r2.reg0.m_in
  1:pe_c4_r2.reg0.out
  0:pe_c4_r2.reg0.reg
  1:pe_c4_r2.reg0.m_out
  0:pe_c4_r0.crossbar.mux_2.in4
  0:pe_c4_r0.crossbar.mux_2.mux
  0:pe_c4_r1.in0
  0:pe_c4_r0.out2
  0:pe_c4_r0.crossbar.out2
  0:pe_c4_r0.crossbar.mux_2.out
  0:pe_c3_r1.mux_1.in0
  0:pe_c3_r1.mux_1.mux
  0:pe_c3_r1.mux_1.out
  0:pe_c3_r1.crossbar.in1
  0:pe_c1_r1.in1
  0:pe_c2_r1.crossbar.mux_3.mux
  0:pe_c2_r1.out3
  0:pe_c2_r1.crossbar.out3
  0:pe_c2_r1.crossbar.mux_3.out
  2:pe_c0_r1.crossbar.mux_3.in1
  2:pe_c0_r1.crossbar.mux_3.mux
  2:pe_c0_r1.out3
  2:pe_c0_r1.crossbar.out3
  2:pe_c0_r1.crossbar.mux_3.out
  2:pe_c0_r1.mux_1.in0
  2:pe_c0_r1.mux_1.mux
  2:pe_c0_r1.mux_1.out
  2:pe_c0_r1.crossbar.in1
  2:pe_c0_r2.reg1.in
  2:pe_c0_r2.reg1.m_in
  2:pe_c0_r2.reg1.reg
  0:pe_c0_r2.reg1.out
  0:pe_c0_r2.reg1.m_out
  2:pe_c1_r1.crossbar.mux_3.in1
  2:pe_c1_r1.crossbar.mux_3.mux
  2:pe_c1_r1.out3
  2:pe_c0_r1.in1
  2:pe_c1_r1.crossbar.out3
  2:pe_c1_r1.crossbar.mux_3.out
  2:pe_c1_r1.mux_1.in1
  2:pe_c1_r1.mux_1.mux
  2:pe_c1_r1.mux_1.out
  2:pe_c1_r1.crossbar.in1
  2:pe_c1_r2.crossbar.mux_3.in1
  2:pe_c1_r2.crossbar.mux_3.mux
  2:pe_c1_r2.out3
  2:pe_c0_r2.in1
  2:pe_c1_r2.crossbar.out3
  2:pe_c1_r2.crossbar.mux_3.out
  2:pe_c1_r2.mux_1.in1
  2:pe_c1_r2.mux_1.mux
  2:pe_c1_r2.mux_1.out
  2:pe_c1_r2.crossbar.in1
  2:pe_c1_r2.reg1.in
  2:pe_c1_r2.reg1.m_in
  2:pe_c1_r2.reg1.reg
  0:pe_c1_r2.reg1.out
  0:pe_c1_r2.reg1.m_out
  2:pe_c2_r2.crossbar.mux_3.in1
  2:pe_c2_r2.crossbar.mux_3.mux
  2:pe_c1_r2.in1
  2:pe_c2_r2.crossbar.out3
  2:pe_c2_r2.out3
  2:pe_c2_r2.crossbar.mux_3.out
  2:pe_c3_r2.crossbar.mux_3.in1
  2:pe_c3_r2.crossbar.mux_3.mux
  2:pe_c3_r2.out3
  2:pe_c3_r2.crossbar.out3
  2:pe_c2_r2.in1
  2:pe_c3_r2.crossbar.mux_3.out
  2:pe_c3_r2.mux_1.in1
  2:pe_c3_r2.mux_1.mux
  2:pe_c3_r2.mux_1.out
  2:pe_c3_r2.crossbar.in1
  0:pe_c2_r1.mux_1.in0
  0:pe_c2_r1.mux_1.mux
  0:pe_c2_r1.mux_1.out
  0:pe_c2_r1.crossbar.in1

i12_load_out:
  1:pe_c0_r1.rega.out
  0:pe_c0_r1.rega.reg
  1:pe_c0_r1.rega.m_out
  0:mem_1.mem_unit.data_out
  0:pe_c0_r1.in3
  0:mem_1.out
  0:pe_c0_r1.mux_3.in0
  0:pe_c0_r1.mux_3.mux
  0:pe_c0_r1.mux_3.out
  0:pe_c0_r1.crossbar.in3
  0:pe_c0_r1.crossbar.mux_4.mux
  0:pe_c0_r1.rega.m_in
  0:pe_c0_r1.rega.in
  0:pe_c0_r1.crossbar.out4
  0:pe_c0_r1.crossbar.mux_4.out
  0:pe_c0_r1.crossbar.mux_4.in3
  0:pe_c0_r1.crossbar.mux_1.mux
  0:pe_c1_r1.in3
  0:pe_c0_r1.out1
  0:pe_c0_r1.crossbar.out1
  0:pe_c0_r1.crossbar.mux_1.out
  1:pe_c1_r1.ALU.in_a
  0:pe_c0_r1.crossbar.mux_1.in3
  1:pe_c0_r1.ALU.in_a
  0:pe_c1_r1.mux_3.mux
  0:pe_c1_r1.mux_3.out
  0:pe_c1_r1.crossbar.in3
  0:pe_c1_r1.mux_3.in0
  0:pe_c1_r1.rega.reg
  1:pe_c1_r1.rega.out
  1:pe_c1_r1.rega.m_out
  0:pe_c1_r1.crossbar.mux_4.in3
  0:pe_c1_r1.crossbar.mux_4.mux
  0:pe_c1_r1.rega.m_in
  0:pe_c1_r1.rega.in
  0:pe_c1_r1.crossbar.out4
  0:pe_c1_r1.crossbar.mux_4.out

i13_call_out:
  0:pe_c1_r0.crossbar.mux_2.in4
  0:pe_c1_r0.crossbar.mux_2.mux
  0:pe_c1_r1.in0
  0:pe_c1_r0.out2
  0:pe_c1_r0.crossbar.out2
  0:pe_c1_r0.crossbar.mux_2.out
  0:pe_c1_r3.reg2.reg
  1:pe_c1_r3.reg2.out
  1:pe_c1_r3.reg2.m_out
  0:pe_c2_r2.crossbar.mux_5.mux
  0:pe_c2_r2.regb.m_in
  0:pe_c2_r2.regb.in
  0:pe_c2_r2.crossbar.out5
  0:pe_c2_r2.crossbar.mux_5.out
  0:pe_c2_r2.regb.reg
  1:pe_c2_r2.regb.out
  1:pe_c2_r2.regb.m_out
  0:pe_c1_r3.crossbar.mux_2.mux
  0:pe_c1_r4.in0
  0:pe_c1_r3.out2
  0:pe_c1_r3.crossbar.out2
  0:pe_c1_r3.crossbar.mux_2.out
  2:pe_c2_r2.reg3.m_enable
  2:pe_c2_r2.reg3.reg
  0:pe_c2_r2.reg3.out
  0:pe_c2_r2.reg3.m_out
  1:pe_c2_r2.reg3.m_enable
  1:pe_c2_r2.reg3.reg
  2:pe_c2_r2.reg3.out
  2:pe_c2_r2.reg3.m_out
  1:pe_c2_r2.regb.m_enable
  1:pe_c2_r2.regb.reg
  2:pe_c2_r2.regb.out
  2:pe_c2_r2.regb.m_out
  0:pe_c1_r0.crossbar.in4
  1:pe_c1_r3.crossbar.mux_4.in2
  1:pe_c1_r3.crossbar.mux_4.mux
  1:pe_c1_r3.rega.m_in
  1:pe_c1_r3.crossbar.out4
  1:pe_c1_r3.rega.in
  1:pe_c1_r3.crossbar.mux_4.out
  1:pe_c1_r3.mux_2.in1
  1:pe_c1_r3.mux_2.mux
  1:pe_c1_r3.mux_2.out
  1:pe_c1_r3.crossbar.in2
  1:pe_c1_r3.reg0.m_enable
  1:pe_c1_r3.reg0.reg
  2:pe_c1_r3.reg0.out
  2:pe_c1_r3.reg0.m_out
  1:pe_c1_r3.rega.reg
  2:pe_c1_r3.rega.out
  2:pe_c1_r3.rega.m_out
  0:pe_c1_r4.crossbar.mux_0.mux
  0:pe_c1_r4.out0
  0:pe_c1_r3.in2
  0:pe_c1_r4.crossbar.out0
  0:pe_c1_r4.crossbar.mux_0.out
  0:pe_c1_r3.crossbar.mux_2.in0
  0:pe_c1_r2.mux_0.in0
  0:pe_c1_r2.crossbar.mux_2.mux
  0:pe_c1_r3.in0
  0:pe_c1_r2.out2
  0:pe_c1_r2.crossbar.out2
  0:pe_c1_r2.crossbar.mux_2.out
  0:pe_c1_r3.reg0.in
  0:pe_c1_r3.reg0.m_in
  0:pe_c1_r3.reg0.reg
  1:pe_c1_r3.reg0.out
  1:pe_c1_r3.reg0.m_out
  0:pe_c1_r2.mux_0.mux
  0:pe_c1_r2.mux_0.out
  0:pe_c1_r2.crossbar.in0
  0:pe_c1_r3.reg2.in
  0:pe_c1_r3.reg2.m_in
  0:pe_c1_r4.crossbar.mux_0.in0
  0:pe_c1_r1.mux_0.in0
  0:pe_c1_r2.crossbar.mux_1.in0
  0:pe_c1_r2.crossbar.mux_1.mux
  0:pe_c2_r2.in3
  0:pe_c1_r2.out1
  0:pe_c1_r2.crossbar.out1
  0:pe_c1_r2.crossbar.mux_1.out
  0:pe_c1_r2.crossbar.mux_2.in0
  0:pe_c2_r2.reg3.in
  0:pe_c2_r2.reg3.m_in
  0:pe_c2_r2.reg3.reg
  1:pe_c2_r2.reg3.out
  1:pe_c2_r2.reg3.m_out
  0:pe_c2_r2.crossbar.mux_5.in3
  0:pe_c1_r3.mux_0.in1
  0:pe_c1_r3.mux_0.mux
  0:pe_c1_r3.mux_0.out
  0:pe_c1_r3.crossbar.in0
  0:pe_c1_r0.ALU.out
  0:pe_c2_r2.mux_3.in1
  0:pe_c2_r2.mux_3.mux
  0:pe_c2_r2.mux_3.out
  0:pe_c2_r2.crossbar.in3
  0:pe_c1_r1.crossbar.mux_2.in0
  0:pe_c1_r1.mux_0.mux
  0:pe_c1_r1.mux_0.out
  0:pe_c1_r1.crossbar.in0
  0:pe_c1_r1.crossbar.mux_2.mux
  0:pe_c1_r2.in0
  0:pe_c1_r1.out2
  0:pe_c1_r1.crossbar.out2
  0:pe_c1_r1.crossbar.mux_2.out
  0:pe_c1_r4.mux_0.in0
  0:pe_c1_r4.mux_0.mux
  0:pe_c1_r4.mux_0.out
  0:pe_c1_r4.crossbar.in0
  2:pe_c1_r3.ALU.in_a
  2:pe_c1_r3.reg0.m_enable
  2:pe_c1_r3.reg0.reg
  0:pe_c1_r3.reg0.out
  0:pe_c1_r3.reg0.m_out
  2:pe_c2_r2.ALU.in_b

i14_call_out:
  0:pe_c3_r0.crossbar.mux_2.in3
  0:pe_c4_r1.crossbar.mux_5.in3
  0:pe_c4_r1.crossbar.mux_5.mux
  0:pe_c4_r1.regb.m_in
  0:pe_c4_r1.regb.in
  0:pe_c4_r1.crossbar.out5
  0:pe_c4_r1.crossbar.mux_5.out
  0:pe_c4_r1.reg3.in
  0:pe_c4_r1.reg3.m_in
  1:pe_c4_r1.reg3.out
  0:pe_c4_r1.reg3.reg
  1:pe_c4_r1.reg3.m_out
  1:pe_c4_r1.regb.out
  0:pe_c4_r1.regb.reg
  1:pe_c4_r1.regb.m_out
  0:pe_c3_r1.mux_0.in0
  1:pe_c3_r1.crossbar.mux_4.in3
  1:pe_c3_r1.crossbar.mux_4.mux
  1:pe_c3_r1.rega.m_in
  1:pe_c3_r1.crossbar.out4
  1:pe_c3_r1.rega.in
  1:pe_c3_r1.crossbar.mux_4.out
  1:pe_c3_r1.mux_3.in1
  1:pe_c3_r1.mux_3.mux
  1:pe_c3_r1.mux_3.out
  1:pe_c3_r1.crossbar.in3
  1:pe_c3_r1.rega.reg
  2:pe_c3_r1.rega.out
  2:pe_c3_r1.rega.m_out
  0:pe_c3_r0.crossbar.mux_2.mux
  0:pe_c3_r1.in0
  0:pe_c3_r0.out2
  0:pe_c3_r0.crossbar.out2
  0:pe_c3_r0.crossbar.mux_2.out
  0:pe_c2_r0.crossbar.mux_1.in4
  0:pe_c3_r0.in3
  0:pe_c2_r0.crossbar.mux_1.mux
  0:pe_c2_r0.out1
  0:pe_c2_r0.crossbar.out1
  0:pe_c2_r0.crossbar.mux_1.out
  1:pe_c4_r1.reg3.m_enable
  1:pe_c4_r1.reg3.reg
  2:pe_c4_r1.reg3.out
  2:pe_c4_r1.reg3.m_out
  1:pe_c4_r1.regb.m_enable
  1:pe_c4_r1.regb.reg
  2:pe_c4_r1.regb.out
  2:pe_c4_r1.regb.m_out
  0:pe_c3_r1.crossbar.mux_1.in0
  0:pe_c4_r1.in3
  0:pe_c3_r1.crossbar.mux_1.mux
  0:pe_c3_r1.out1
  0:pe_c3_r1.crossbar.out1
  0:pe_c3_r1.crossbar.mux_1.out
  0:pe_c2_r0.RES.reg
  1:pe_c2_r0.RES.out
  1:pe_c2_r0.RES.m_out
  0:pe_c2_r0.crossbar.in4
  1:pe_c2_r0.RES.m_enable
  1:pe_c2_r0.RES.reg
  2:pe_c2_r0.RES.out
  2:pe_c2_r0.RES.m_out
  0:pe_c2_r0.ALU.out
  0:pe_c2_r0.RES.in
  0:pe_c2_r0.RES.m_in
  0:pe_c3_r1.reg3.m_enable
  0:pe_c3_r1.reg3.reg
  1:pe_c3_r1.reg3.out
  1:pe_c3_r1.reg3.m_out
  0:pe_c4_r1.mux_3.in1
  0:pe_c4_r1.mux_3.mux
  0:pe_c4_r1.mux_3.out
  0:pe_c4_r1.crossbar.in3
  0:pe_c3_r1.mux_0.mux
  0:pe_c3_r1.mux_0.out
  0:pe_c3_r1.crossbar.in0
  0:pe_c3_r0.mux_3.in0
  0:pe_c3_r0.mux_3.mux
  0:pe_c3_r0.mux_3.out
  0:pe_c3_r0.crossbar.in3
  2:pe_c2_r0.crossbar.in5
  2:pe_c2_r0.crossbar.mux_2.in5
  2:pe_c2_r0.crossbar.mux_2.mux
  2:pe_c2_r1.in0
  2:pe_c2_r0.out2
  2:pe_c2_r0.crossbar.out2
  2:pe_c2_r0.crossbar.mux_2.out
  2:pe_c2_r1.crossbar.mux_1.in0
  2:pe_c2_r1.crossbar.mux_1.mux
  2:pe_c3_r1.in3
  2:pe_c2_r1.out1
  2:pe_c2_r1.crossbar.out1
  2:pe_c2_r1.crossbar.mux_1.out
  2:pe_c2_r1.mux_0.in0
  2:pe_c2_r1.mux_0.mux
  2:pe_c2_r1.mux_0.out
  2:pe_c2_r1.crossbar.in0
  2:pe_c3_r1.ALU.in_a
  2:pe_c3_r1.reg3.in
  2:pe_c3_r1.reg3.m_in
  2:pe_c3_r1.reg3.reg
  0:pe_c3_r1.reg3.out
  0:pe_c3_r1.reg3.m_out
  2:pe_c4_r1.ALU.in_b
  2:pe_c4_r1.reg3.m_enable
  2:pe_c4_r1.reg3.reg
  0:pe_c4_r1.reg3.out
  0:pe_c4_r1.reg3.m_out

i15_call_out:
  2:pe_c0_r1.regb.out
  1:pe_c0_r1.regb.reg
  2:pe_c0_r1.regb.m_out
  1:pe_c0_r2.crossbar.mux_4.in0
  1:pe_c0_r2.crossbar.mux_4.mux
  1:pe_c0_r2.rega.m_in
  1:pe_c0_r2.rega.in
  1:pe_c0_r2.crossbar.out4
  1:pe_c0_r2.crossbar.mux_4.out
  1:pe_c0_r2.mux_0.in0
  1:pe_c0_r2.mux_0.mux
  1:pe_c0_r2.mux_0.out
  1:pe_c0_r2.crossbar.in0
  2:pe_c0_r1.ALU.in_b
  2:pe_c0_r2.rega.out
  1:pe_c0_r2.rega.reg
  2:pe_c0_r2.rega.m_out
  1:pe_c0_r1.ALU.out
  1:pe_c0_r1.crossbar.in4
  1:pe_c0_r1.crossbar.mux_2.in4
  1:pe_c0_r1.crossbar.mux_2.mux
  1:pe_c0_r2.in0
  1:pe_c0_r1.out2
  1:pe_c0_r1.crossbar.out2
  1:pe_c0_r1.crossbar.mux_2.out
  1:pe_c0_r1.crossbar.mux_5.in4
  1:pe_c0_r1.crossbar.mux_5.mux
  1:pe_c0_r1.regb.m_in
  1:pe_c0_r1.regb.in
  1:pe_c0_r1.crossbar.out5
  1:pe_c0_r1.crossbar.mux_5.out
  2:pe_c0_r2.ALU.in_a

i16_call_out:
  1:pe_c1_r1.ALU.out
  1:pe_c1_r1.crossbar.in4
  1:pe_c1_r1.crossbar.mux_2.in4
  1:pe_c1_r1.crossbar.mux_2.mux
  1:pe_c1_r2.in0
  1:pe_c1_r1.out2
  1:pe_c1_r1.crossbar.out2
  1:pe_c1_r1.crossbar.mux_2.out
  1:pe_c1_r1.crossbar.mux_4.in4
  1:pe_c1_r1.crossbar.mux_4.mux
  1:pe_c1_r1.rega.m_in
  1:pe_c1_r1.crossbar.out4
  1:pe_c1_r1.rega.in
  1:pe_c1_r1.crossbar.mux_4.out
  1:pe_c1_r1.rega.reg
  2:pe_c1_r1.rega.out
  2:pe_c1_r1.rega.m_out
  1:pe_c1_r2.crossbar.mux_5.in0
  1:pe_c1_r2.crossbar.mux_5.mux
  1:pe_c1_r2.regb.m_in
  1:pe_c1_r2.regb.in
  1:pe_c1_r2.crossbar.out5
  1:pe_c1_r2.crossbar.mux_5.out
  1:pe_c1_r2.mux_0.in0
  1:pe_c1_r2.mux_0.mux
  1:pe_c1_r2.mux_0.out
  1:pe_c1_r2.crossbar.in0
  1:pe_c1_r2.regb.reg
  2:pe_c1_r2.regb.out
  2:pe_c1_r2.regb.m_out
  2:pe_c1_r1.ALU.in_a
  2:pe_c1_r2.ALU.in_b

i19_mul_out:
  0:pe_c1_r2.ALU.in_a
  2:pe_c0_r2.ALU.out
  2:pe_c0_r2.crossbar.in4
  2:pe_c0_r2.crossbar.mux_1.in4
  2:pe_c0_r2.crossbar.mux_1.mux
  2:pe_c0_r2.out1
  2:pe_c0_r2.crossbar.out1
  2:pe_c1_r2.in3
  2:pe_c0_r2.crossbar.mux_1.out
  2:pe_c1_r2.crossbar.mux_4.in3
  2:pe_c1_r2.crossbar.mux_4.mux
  2:pe_c1_r2.rega.m_in
  2:pe_c1_r2.crossbar.out4
  2:pe_c1_r2.rega.in
  2:pe_c1_r2.crossbar.mux_4.out
  2:pe_c1_r2.mux_3.in0
  2:pe_c1_r2.mux_3.mux
  2:pe_c1_r2.mux_3.out
  2:pe_c1_r2.crossbar.in3
  2:pe_c1_r2.rega.reg
  0:pe_c1_r2.rega.out
  0:pe_c1_r2.rega.m_out

i22_mul_out:
  0:pe_c1_r2.ALU.in_b
  2:pe_c1_r2.ALU.out
  2:pe_c1_r2.crossbar.in4
  2:pe_c1_r2.crossbar.mux_5.in4
  2:pe_c1_r2.crossbar.mux_5.mux
  2:pe_c1_r2.regb.m_in
  2:pe_c1_r2.regb.in
  2:pe_c1_r2.crossbar.out5
  2:pe_c1_r2.crossbar.mux_5.out
  2:pe_c1_r2.regb.reg
  0:pe_c1_r2.regb.out
  0:pe_c1_r2.regb.m_out

i23_sub_out:
  1:pe_c1_r2.ALU.in_a
  0:pe_c1_r2.crossbar.mux_4.mux
  0:pe_c1_r2.rega.m_in
  0:pe_c1_r2.rega.in
  0:pe_c1_r2.crossbar.out4
  0:pe_c1_r2.crossbar.mux_4.out
  0:pe_c1_r2.ALU.out
  0:pe_c1_r2.crossbar.in4
  0:pe_c1_r2.rega.reg
  1:pe_c1_r2.rega.out
  1:pe_c1_r2.rega.m_out
  0:pe_c1_r2.crossbar.mux_4.in4

i24_ashr_out:
  1:pe_c2_r2.crossbar.mux_4.in3
  1:pe_c2_r2.crossbar.mux_4.mux
  1:pe_c2_r2.rega.m_in
  1:pe_c2_r2.crossbar.out4
  1:pe_c2_r2.rega.in
  1:pe_c2_r2.crossbar.mux_4.out
  1:pe_c2_r2.mux_3.in0
  1:pe_c2_r2.mux_3.mux
  1:pe_c2_r2.mux_3.out
  1:pe_c2_r2.crossbar.in3
  1:pe_c2_r2.rega.reg
  2:pe_c2_r2.rega.out
  2:pe_c2_r2.rega.m_out
  1:pe_c1_r2.ALU.out
  1:pe_c1_r2.crossbar.in4
  1:pe_c1_r2.crossbar.mux_1.in4
  1:pe_c1_r2.crossbar.mux_1.mux
  1:pe_c2_r2.in3
  1:pe_c1_r2.out1
  1:pe_c1_r2.crossbar.out1
  1:pe_c1_r2.crossbar.mux_1.out
  1:pe_c1_r2.crossbar.mux_2.in4
  1:pe_c1_r2.crossbar.mux_2.mux
  1:pe_c1_r3.in0
  1:pe_c1_r2.out2
  1:pe_c1_r2.crossbar.out2
  1:pe_c1_r2.crossbar.mux_2.out
  1:pe_c1_r3.crossbar.mux_5.in0
  1:pe_c1_r3.crossbar.mux_5.mux
  1:pe_c1_r3.regb.m_in
  1:pe_c1_r3.regb.in
  1:pe_c1_r3.crossbar.out5
  1:pe_c1_r3.crossbar.mux_5.out
  1:pe_c1_r3.mux_0.in0
  1:pe_c1_r3.mux_0.mux
  1:pe_c1_r3.mux_0.out
  1:pe_c1_r3.crossbar.in0
  1:pe_c1_r3.regb.reg
  2:pe_c1_r3.regb.out
  2:pe_c1_r3.regb.m_out
  2:pe_c1_r3.ALU.in_b
  2:pe_c2_r2.ALU.in_a

i25_mul_out:
  0:pe_c1_r1.ALU.in_a
  2:pe_c1_r1.ALU.out
  2:pe_c1_r1.crossbar.in4
  2:pe_c1_r1.crossbar.mux_4.in4
  2:pe_c1_r1.crossbar.mux_4.mux
  2:pe_c1_r1.rega.m_in
  2:pe_c1_r1.crossbar.out4
  2:pe_c1_r1.rega.in
  2:pe_c1_r1.crossbar.mux_4.out
  2:pe_c1_r1.rega.reg
  0:pe_c1_r1.rega.out
  0:pe_c1_r1.rega.m_out

i26_mul_out:
  2:pe_c0_r1.ALU.out
  2:pe_c0_r1.crossbar.in4
  0:pe_c1_r1.ALU.in_b
  2:pe_c0_r1.crossbar.mux_1.in4
  2:pe_c0_r1.crossbar.mux_1.mux
  2:pe_c0_r1.out1
  2:pe_c1_r1.in3
  2:pe_c0_r1.crossbar.out1
  2:pe_c0_r1.crossbar.mux_1.out
  2:pe_c1_r1.crossbar.mux_5.in3
  2:pe_c1_r1.crossbar.mux_5.mux
  2:pe_c1_r1.regb.m_in
  2:pe_c1_r1.regb.in
  2:pe_c1_r1.crossbar.out5
  2:pe_c1_r1.crossbar.mux_5.out
  2:pe_c1_r1.mux_3.in0
  2:pe_c1_r1.mux_3.mux
  2:pe_c1_r1.mux_3.out
  2:pe_c1_r1.crossbar.in3
  2:pe_c1_r1.regb.reg
  0:pe_c1_r1.regb.out
  0:pe_c1_r1.regb.m_out

i27_add_out:
  0:pe_c2_r1.mux_3.in0
  0:pe_c2_r1.mux_3.mux
  0:pe_c2_r1.mux_3.out
  0:pe_c2_r1.crossbar.in3
  0:pe_c3_r1.crossbar.mux_4.in3
  0:pe_c3_r1.crossbar.mux_4.mux
  0:pe_c3_r1.rega.m_in
  0:pe_c3_r1.rega.in
  0:pe_c3_r1.crossbar.out4
  0:pe_c3_r1.crossbar.mux_4.out
  0:pe_c2_r1.crossbar.mux_1.in3
  1:pe_c3_r1.ALU.in_a
  0:pe_c1_r1.crossbar.in4
  0:pe_c3_r1.in3
  0:pe_c2_r1.crossbar.mux_1.mux
  0:pe_c2_r1.out1
  0:pe_c2_r1.crossbar.out1
  0:pe_c2_r1.crossbar.mux_1.out
  0:pe_c3_r1.rega.reg
  1:pe_c3_r1.rega.out
  1:pe_c3_r1.rega.m_out
  0:pe_c1_r1.ALU.out
  0:pe_c3_r1.mux_3.in0
  0:pe_c3_r1.mux_3.mux
  0:pe_c3_r1.mux_3.out
  0:pe_c3_r1.crossbar.in3
  0:pe_c1_r1.crossbar.mux_1.in4
  0:pe_c1_r1.crossbar.mux_1.mux
  0:pe_c2_r1.in3
  0:pe_c1_r1.out1
  0:pe_c1_r1.crossbar.out1
  0:pe_c1_r1.crossbar.mux_1.out

i28_ashr_out:
  1:pe_c3_r1.crossbar.mux_5.in4
  1:pe_c3_r1.crossbar.mux_5.mux
  1:pe_c3_r1.regb.m_in
  1:pe_c3_r1.regb.in
  1:pe_c3_r1.crossbar.out5
  1:pe_c3_r1.crossbar.mux_5.out
  1:pe_c3_r1.regb.reg
  2:pe_c3_r1.regb.out
  2:pe_c3_r1.regb.m_out
  1:pe_c3_r1.ALU.out
  1:pe_c3_r1.crossbar.in4
  1:pe_c3_r1.crossbar.mux_1.in4
  1:pe_c3_r1.crossbar.mux_1.mux
  1:pe_c4_r1.in3
  1:pe_c3_r1.out1
  1:pe_c3_r1.crossbar.out1
  1:pe_c3_r1.crossbar.mux_1.out
  1:pe_c4_r1.crossbar.mux_4.in3
  1:pe_c4_r1.crossbar.mux_4.mux
  1:pe_c4_r1.rega.m_in
  1:pe_c4_r1.crossbar.out4
  1:pe_c4_r1.rega.in
  1:pe_c4_r1.crossbar.mux_4.out
  1:pe_c4_r1.mux_3.in0
  1:pe_c4_r1.mux_3.mux
  1:pe_c4_r1.mux_3.out
  1:pe_c4_r1.crossbar.in3
  1:pe_c4_r1.rega.reg
  2:pe_c4_r1.rega.out
  2:pe_c4_r1.rega.m_out
  2:pe_c3_r1.ALU.in_b
  2:pe_c4_r1.ALU.in_a

i30_add_out:
  0:pe_c2_r2.ALU.in_a
  2:pe_c2_r2.rega.reg
  0:pe_c2_r2.rega.out
  0:pe_c2_r2.rega.m_out
  2:pe_c2_r2.ALU.out
  2:pe_c2_r2.crossbar.in4
  2:pe_c2_r2.crossbar.mux_4.in4
  2:pe_c2_r2.crossbar.mux_4.mux
  2:pe_c2_r2.rega.m_in
  2:pe_c2_r2.rega.in
  2:pe_c2_r2.crossbar.out4
  2:pe_c2_r2.crossbar.mux_4.out

i31_lshr_out:
  0:pe_c2_r2.ALU.out
  0:pe_c2_r2.crossbar.in4
  0:pe_c2_r2.crossbar.mux_1.in4
  0:pe_c3_r2.in3
  0:pe_c2_r2.crossbar.mux_1.mux
  0:pe_c2_r2.out1
  0:pe_c2_r2.crossbar.out1
  0:pe_c2_r2.crossbar.mux_1.out
  0:pe_c3_r2.mux_3.in0
  0:pe_c3_r2.mux_3.mux
  0:pe_c3_r2.mux_3.out
  0:pe_c3_r2.crossbar.in3
  1:pe_c3_r2.ALU.in_a
  0:pe_c3_r2.crossbar.mux_4.in3
  0:pe_c3_r2.crossbar.mux_4.mux
  0:pe_c3_r2.rega.m_in
  0:pe_c3_r2.rega.in
  0:pe_c3_r2.crossbar.out4
  0:pe_c3_r2.crossbar.mux_4.out
  0:pe_c3_r2.rega.reg
  1:pe_c3_r2.rega.out
  1:pe_c3_r2.rega.m_out

i34_add_out:
  0:pe_c3_r1.ALU.in_a
  2:pe_c3_r1.crossbar.mux_4.in1
  2:pe_c3_r1.crossbar.mux_4.mux
  2:pe_c3_r1.rega.m_in
  2:pe_c3_r1.crossbar.out4
  2:pe_c3_r1.rega.in
  2:pe_c3_r1.crossbar.mux_4.out
  2:pe_c3_r1.mux_1.in0
  2:pe_c3_r1.mux_1.mux
  2:pe_c3_r1.mux_1.out
  2:pe_c3_r1.crossbar.in1
  2:pe_c3_r1.rega.reg
  0:pe_c3_r1.rega.out
  0:pe_c3_r1.rega.m_out
  2:pe_c4_r1.ALU.out
  2:pe_c4_r1.crossbar.in4
  2:pe_c4_r1.crossbar.mux_3.in4
  2:pe_c4_r1.crossbar.mux_3.mux
  2:pe_c4_r1.out3
  2:pe_c3_r1.in1
  2:pe_c4_r1.crossbar.out3
  2:pe_c4_r1.crossbar.mux_3.out

i35_lshr_out:
  0:pe_c3_r2.crossbar.mux_5.mux
  0:pe_c3_r2.regb.m_in
  0:pe_c3_r2.regb.in
  0:pe_c3_r2.crossbar.out5
  0:pe_c3_r2.crossbar.mux_5.out
  0:pe_c3_r2.mux_0.in0
  0:pe_c3_r2.mux_0.mux
  0:pe_c3_r2.mux_0.out
  0:pe_c3_r2.crossbar.in0
  1:pe_c3_r2.ALU.in_b
  0:pe_c3_r1.crossbar.mux_2.in4
  0:pe_c3_r1.crossbar.mux_2.mux
  0:pe_c3_r2.in0
  0:pe_c3_r1.out2
  0:pe_c3_r1.crossbar.out2
  0:pe_c3_r1.crossbar.mux_2.out
  0:pe_c3_r1.ALU.out
  0:pe_c3_r1.crossbar.in4
  0:pe_c3_r2.crossbar.mux_5.in0
  0:pe_c3_r2.regb.reg
  1:pe_c3_r2.regb.out
  1:pe_c3_r2.regb.m_out

i37_sub_out:
  0:pe_c1_r3.ALU.in_a
  2:pe_c1_r3.ALU.out
  2:pe_c1_r3.crossbar.in4
  2:pe_c1_r3.crossbar.mux_4.in4
  2:pe_c1_r3.crossbar.mux_4.mux
  2:pe_c1_r3.rega.m_in
  2:pe_c1_r3.crossbar.out4
  2:pe_c1_r3.rega.in
  2:pe_c1_r3.crossbar.mux_4.out
  2:pe_c1_r3.rega.reg
  0:pe_c1_r3.rega.out
  0:pe_c1_r3.rega.m_out

i38_lshr_out:
  0:pe_c1_r3.ALU.out
  0:pe_c1_r3.crossbar.in4
  1:pe_c1_r3.ALU.in_a
  0:pe_c1_r3.crossbar.mux_4.in4
  0:pe_c1_r3.crossbar.mux_4.mux
  0:pe_c1_r3.rega.m_in
  0:pe_c1_r3.rega.in
  0:pe_c1_r3.crossbar.out4
  0:pe_c1_r3.crossbar.mux_4.out
  0:pe_c1_r3.rega.reg
  1:pe_c1_r3.rega.out
  1:pe_c1_r3.rega.m_out

i3_add_out:
  2:pe_c0_r0.crossbar.mux_5.in1
  2:pe_c0_r0.crossbar.mux_5.mux
  2:pe_c0_r0.regb.m_in
  2:pe_c0_r0.regb.in
  2:pe_c0_r0.crossbar.out5
  2:pe_c0_r0.crossbar.mux_5.out
  2:pe_c0_r0.mux_1.in0
  2:pe_c0_r0.mux_1.mux
  2:pe_c0_r0.mux_1.out
  2:pe_c0_r0.crossbar.in1
  2:pe_c0_r0.regb.reg
  0:pe_c0_r0.regb.out
  0:pe_c0_r0.regb.m_out
  0:pe_c0_r0.ALU.in_b
  2:pe_c1_r0.ALU.out
  2:pe_c1_r0.crossbar.in4
  2:pe_c1_r0.crossbar.mux_3.in4
  2:pe_c1_r0.crossbar.mux_3.mux
  2:pe_c1_r0.out3
  2:pe_c0_r0.in1
  2:pe_c1_r0.crossbar.out3
  2:pe_c1_r0.crossbar.mux_3.out

i40_sub_out:
  0:pe_c2_r3.ALU.in_a
  2:pe_c2_r3.crossbar.mux_4.in1
  2:pe_c2_r3.crossbar.mux_4.mux
  2:pe_c2_r3.rega.m_in
  2:pe_c2_r3.rega.in
  2:pe_c2_r3.crossbar.out4
  2:pe_c2_r3.crossbar.mux_4.out
  2:pe_c2_r3.mux_1.in0
  2:pe_c2_r3.mux_1.mux
  2:pe_c2_r3.mux_1.out
  2:pe_c2_r3.crossbar.in1
  2:pe_c2_r3.rega.reg
  0:pe_c2_r3.rega.out
  0:pe_c2_r3.rega.m_out
  2:pe_c3_r1.ALU.out
  2:pe_c3_r1.crossbar.in4
  2:pe_c3_r1.crossbar.mux_2.in4
  2:pe_c3_r1.crossbar.mux_2.mux
  2:pe_c3_r2.in0
  2:pe_c3_r1.out2
  2:pe_c3_r1.crossbar.out2
  2:pe_c3_r1.crossbar.mux_2.out
  2:pe_c3_r2.crossbar.mux_2.in0
  2:pe_c3_r2.crossbar.mux_2.mux
  2:pe_c3_r3.in0
  2:pe_c3_r2.out2
  2:pe_c3_r2.crossbar.out2
  2:pe_c3_r2.crossbar.mux_2.out
  2:pe_c3_r2.mux_0.in0
  2:pe_c3_r2.mux_0.mux
  2:pe_c3_r2.mux_0.out
  2:pe_c3_r2.crossbar.in0
  2:pe_c3_r3.crossbar.mux_3.in0
  2:pe_c3_r3.crossbar.mux_3.mux
  2:pe_c3_r3.out3
  2:pe_c3_r3.crossbar.out3
  2:pe_c2_r3.in1
  2:pe_c3_r3.crossbar.mux_3.out
  2:pe_c3_r3.mux_0.in0
  2:pe_c3_r3.mux_0.mux
  2:pe_c3_r3.mux_0.out
  2:pe_c3_r3.crossbar.in0

i41_lshr_out:
  0:pe_c2_r3.ALU.out
  1:pe_c1_r3.regb.out
  0:pe_c1_r3.regb.reg
  1:pe_c1_r3.regb.m_out
  0:pe_c1_r3.crossbar.mux_5.in1
  0:pe_c1_r3.crossbar.mux_5.mux
  0:pe_c1_r3.regb.m_in
  0:pe_c1_r3.regb.in
  0:pe_c1_r3.crossbar.out5
  0:pe_c1_r3.crossbar.mux_5.out
  1:pe_c1_r3.ALU.in_b
  0:pe_c2_r3.crossbar.in4
  0:pe_c1_r3.mux_1.in0
  0:pe_c1_r3.mux_1.mux
  0:pe_c1_r3.mux_1.out
  0:pe_c1_r3.crossbar.in1
  0:pe_c2_r3.crossbar.mux_3.in4
  0:pe_c2_r3.crossbar.mux_3.mux
  0:pe_c2_r3.out3
  0:pe_c1_r3.in1
  0:pe_c2_r3.crossbar.out3
  0:pe_c2_r3.crossbar.mux_3.out

i43_call_out:
  1:pe_c3_r2.ALU.out
  1:pe_c3_r2.crossbar.in4
  1:pe_c2_r1.crossbar.mux_3.in2
  1:pe_c2_r1.crossbar.mux_3.mux
  1:pe_c2_r1.out3
  1:pe_c1_r1.in1
  1:pe_c2_r1.crossbar.out3
  1:pe_c2_r1.crossbar.mux_3.out
  1:pe_c1_r1.crossbar.mux_3.in1
  1:pe_c1_r1.crossbar.mux_3.mux
  1:pe_c1_r1.out3
  1:pe_c0_r1.in1
  1:pe_c1_r1.crossbar.out3
  1:pe_c1_r1.crossbar.mux_3.out
  1:pe_c1_r1.mux_1.in0
  1:pe_c1_r1.mux_1.mux
  1:pe_c1_r1.mux_1.out
  1:pe_c1_r1.crossbar.in1
  1:pe_c2_r1.mux_2.in0
  1:pe_c2_r1.mux_2.mux
  1:pe_c2_r1.mux_2.out
  1:pe_c2_r1.crossbar.in2
  1:pe_c2_r2.crossbar.mux_0.in1
  1:pe_c2_r2.crossbar.mux_0.mux
  1:pe_c2_r2.out0
  1:pe_c2_r2.crossbar.out0
  1:pe_c2_r1.in2
  1:pe_c2_r2.crossbar.mux_0.out
  1:pe_c2_r2.mux_1.in0
  1:pe_c2_r2.mux_1.mux
  1:pe_c2_r2.mux_1.out
  1:pe_c2_r2.crossbar.in1
  1:pe_c3_r2.crossbar.mux_3.in4
  1:pe_c3_r2.crossbar.mux_3.mux
  1:pe_c3_r2.out3
  1:pe_c2_r2.in1
  1:pe_c3_r2.crossbar.out3
  1:pe_c3_r2.crossbar.mux_3.out
  1:pe_c0_r1.crossbar.mux_3.in1
  1:pe_c0_r1.crossbar.mux_3.mux
  1:pe_c0_r1.out3
  1:pe_c0_r1.crossbar.out3
  1:pe_c0_r1.crossbar.mux_3.out
  1:pe_c0_r1.mux_1.in0
  1:pe_c0_r1.mux_1.mux
  1:pe_c0_r1.mux_1.out
  1:pe_c0_r1.crossbar.in1
  1:mem_4.in1
  1:mem_4.mux_data.in1
  1:mem_4.mux_data.mux
  1:mem_4.mux_data.out
  1:mem_4.mem_unit.data_in

i45_call_out:
  1:mem_3.in4
  1:pe_c0_r4.crossbar.mux_3.in0
  1:pe_c0_r4.crossbar.mux_3.mux
  1:pe_c0_r4.out3
  1:pe_c0_r4.crossbar.out3
  1:pe_c0_r4.crossbar.mux_3.out
  1:pe_c0_r4.mux_0.in0
  1:pe_c0_r4.mux_0.mux
  1:pe_c0_r4.mux_0.out
  1:pe_c0_r4.crossbar.in0
  1:pe_c0_r3.mux_1.in0
  1:pe_c0_r3.mux_1.mux
  1:pe_c0_r3.mux_1.out
  1:pe_c0_r3.crossbar.in1
  1:pe_c1_r3.crossbar.mux_3.in4
  1:pe_c1_r3.crossbar.mux_3.mux
  1:pe_c1_r3.out3
  1:pe_c0_r3.in1
  1:pe_c1_r3.crossbar.out3
  1:pe_c1_r3.crossbar.mux_3.out
  1:pe_c0_r3.crossbar.mux_2.in1
  1:pe_c0_r3.crossbar.mux_2.mux
  1:pe_c0_r4.in0
  1:pe_c0_r3.out2
  1:pe_c0_r3.crossbar.out2
  1:pe_c0_r3.crossbar.mux_2.out
  1:pe_c1_r3.ALU.out
  1:pe_c1_r3.crossbar.in4
  1:mem_3.mux_data.in4
  1:mem_3.mux_data.mux
  1:mem_3.mux_data.out
  1:mem_3.mem_unit.data_in

i47_add_out:
  1:pe_c4_r0.crossbar.mux_5.in3
  1:pe_c4_r0.crossbar.mux_5.mux
  1:pe_c4_r0.regb.m_in
  1:pe_c4_r0.regb.in
  1:pe_c4_r0.crossbar.out5
  1:pe_c4_r0.crossbar.mux_5.out
  1:pe_c4_r0.mux_3.in0
  1:pe_c4_r0.mux_3.mux
  1:pe_c4_r0.mux_3.out
  1:pe_c4_r0.crossbar.in3
  1:pe_c4_r0.regb.reg
  2:pe_c4_r0.regb.out
  2:pe_c4_r0.regb.m_out
  1:pe_c3_r0.rega.reg
  2:pe_c3_r0.rega.out
  2:pe_c3_r0.rega.m_out
  0:pe_c3_r0.rega.m_enable
  0:pe_c3_r0.rega.reg
  1:pe_c3_r0.rega.out
  1:pe_c3_r0.rega.m_out
  1:pe_c3_r0.ALU.in_a
  1:pe_c3_r0.ALU.out
  1:pe_c3_r0.RES.in
  1:pe_c3_r0.RES.m_in
  1:pe_c3_r0.RES.reg
  2:pe_c3_r0.RES.out
  2:pe_c3_r0.RES.m_out
  1:pe_c3_r0.crossbar.in4
  1:pe_c3_r0.crossbar.mux_1.in4
  1:pe_c3_r0.crossbar.mux_1.mux
  1:pe_c4_r0.in3
  1:pe_c3_r0.out1
  1:pe_c3_r0.crossbar.out1
  1:pe_c3_r0.crossbar.mux_1.out
  1:pe_c3_r0.crossbar.mux_4.in4
  1:pe_c3_r0.crossbar.mux_4.mux
  1:pe_c3_r0.rega.m_in
  1:pe_c3_r0.crossbar.out4
  1:pe_c3_r0.rega.in
  1:pe_c3_r0.crossbar.mux_4.out
  2:pe_c3_r0.ALU.in_a
  2:pe_c3_r0.crossbar.in5
  2:pe_c3_r0.crossbar.mux_4.in5
  2:pe_c3_r0.crossbar.mux_4.mux
  2:pe_c3_r0.rega.m_in
  2:pe_c3_r0.crossbar.out4
  2:pe_c3_r0.rega.in
  2:pe_c3_r0.crossbar.mux_4.out
  2:pe_c3_r0.rega.reg
  0:pe_c3_r0.rega.out
  0:pe_c3_r0.rega.m_out
  2:pe_c4_r0.ALU.in_b

i48_add_out:
  0:pe_c1_r0.crossbar.mux_5.mux
  0:pe_c1_r0.regb.m_in
  0:pe_c1_r0.regb.in
  0:pe_c1_r0.crossbar.out5
  0:pe_c1_r0.crossbar.mux_5.out
  0:pe_c1_r0.crossbar.mux_5.in5
  1:pe_c1_r0.crossbar.mux_4.in4
  1:pe_c1_r0.crossbar.mux_4.mux
  1:pe_c1_r0.rega.m_in
  1:pe_c1_r0.crossbar.out4
  1:pe_c1_r0.rega.in
  1:pe_c1_r0.crossbar.mux_4.out
  1:pe_c1_r0.rega.reg
  2:pe_c1_r0.rega.out
  2:pe_c1_r0.rega.m_out
  0:pe_c1_r0.crossbar.in5
  0:pe_c1_r0.regb.reg
  1:pe_c1_r0.regb.out
  1:pe_c1_r0.regb.m_out
  2:pe_c1_r0.ALU.in_a
  2:pe_c1_r0.RES.m_enable
  2:pe_c1_r0.RES.reg
  0:pe_c1_r0.RES.out
  0:pe_c1_r0.RES.m_out
  1:pe_c1_r0.ALU.in_b
  1:pe_c1_r0.ALU.out
  1:pe_c1_r0.RES.in
  1:pe_c1_r0.RES.m_in
  1:pe_c1_r0.RES.reg
  2:pe_c1_r0.RES.out
  2:pe_c1_r0.RES.m_out
  1:pe_c1_r0.crossbar.in4

i4_addrcal_out:
  2:mem_0.in0
  2:mem_0.mux_addr.in0
  2:mem_0.mux_addr.out
  2:mem_0.mux_addr.mux
  2:mem_0.mem_unit.addr
  2:pe_c0_r0.crossbar.in5
  2:pe_c0_r0.crossbar.mux_3.in5
  2:pe_c0_r0.crossbar.mux_3.mux
  2:pe_c0_r0.out3
  2:pe_c0_r0.crossbar.out3
  2:pe_c0_r0.crossbar.mux_3.out
  1:pe_c0_r0.RES.out
  0:pe_c0_r0.RES.reg
  1:pe_c0_r0.RES.m_out
  0:pe_c0_r0.ALU.out
  0:pe_c0_r0.RES.in
  0:pe_c0_r0.RES.m_in
  1:pe_c0_r0.RES.m_enable
  2:pe_c0_r0.RES.out
  1:pe_c0_r0.RES.reg
  2:pe_c0_r0.RES.m_out

i5_load_out:
  0:mem_0.mem_unit.data_out
  0:pe_c0_r0.in3
  0:mem_0.out
  0:pe_c0_r1.mux_0.in0
  0:pe_c0_r1.mux_0.mux
  0:pe_c0_r1.mux_0.out
  0:pe_c0_r1.crossbar.in0
  0:pe_c0_r2.in0
  0:pe_c0_r1.out2
  0:pe_c0_r1.crossbar.out2
  0:pe_c0_r1.crossbar.mux_2.mux
  0:pe_c0_r1.crossbar.mux_2.out
  0:pe_c0_r1.crossbar.mux_2.in0
  0:pe_c0_r0.rega.reg
  1:pe_c0_r0.rega.out
  1:pe_c0_r0.rega.m_out
  1:pe_c0_r2.ALU.in_a
  0:pe_c0_r0.mux_3.mux
  0:pe_c0_r0.mux_3.out
  0:pe_c0_r0.crossbar.in3
  0:pe_c0_r0.mux_3.in0
  0:pe_c0_r0.crossbar.mux_4.in3
  0:pe_c0_r0.crossbar.mux_4.mux
  0:pe_c0_r0.rega.m_in
  0:pe_c0_r0.rega.in
  0:pe_c0_r0.crossbar.out4
  0:pe_c0_r0.crossbar.mux_4.out
  0:pe_c0_r0.crossbar.mux_2.in3
  0:pe_c0_r0.crossbar.mux_2.mux
  0:pe_c0_r1.in0
  0:pe_c0_r0.crossbar.out2
  0:pe_c0_r0.out2
  0:pe_c0_r0.crossbar.mux_2.out
  0:pe_c0_r2.rega.reg
  1:pe_c0_r2.rega.out
  1:pe_c0_r2.rega.m_out
  0:pe_c0_r2.mux_0.mux
  0:pe_c0_r2.mux_0.out
  0:pe_c0_r2.crossbar.in0
  1:pe_c0_r0.ALU.in_a
  0:pe_c0_r2.mux_0.in0
  0:pe_c0_r2.crossbar.mux_4.mux
  0:pe_c0_r2.rega.m_in
  0:pe_c0_r2.crossbar.out4
  0:pe_c0_r2.rega.in
  0:pe_c0_r2.crossbar.mux_4.out
  0:pe_c0_r2.crossbar.mux_4.in0

i6_call_out:
  1:pe_c1_r1.crossbar.mux_5.in3
  1:pe_c1_r1.crossbar.mux_5.mux
  1:pe_c1_r1.regb.m_in
  1:pe_c1_r1.regb.in
  1:pe_c1_r1.crossbar.out5
  1:pe_c1_r1.crossbar.mux_5.out
  1:pe_c1_r1.mux_3.in0
  1:pe_c1_r1.mux_3.mux
  1:pe_c1_r1.mux_3.out
  1:pe_c1_r1.crossbar.in3
  1:pe_c1_r1.regb.reg
  2:pe_c1_r1.regb.out
  2:pe_c1_r1.regb.m_out
  1:pe_c0_r2.ALU.out
  1:pe_c0_r2.crossbar.in4
  1:pe_c0_r2.crossbar.mux_0.in4
  1:pe_c0_r2.crossbar.mux_0.mux
  1:pe_c0_r2.out0
  1:pe_c0_r1.in2
  1:pe_c0_r2.crossbar.out0
  1:pe_c0_r2.crossbar.mux_0.out
  1:pe_c0_r2.crossbar.mux_5.in4
  1:pe_c0_r2.crossbar.mux_5.mux
  1:pe_c0_r2.regb.m_in
  1:pe_c0_r2.regb.in
  1:pe_c0_r2.crossbar.out5
  1:pe_c0_r2.crossbar.mux_5.out
  2:pe_c0_r2.regb.out
  1:pe_c0_r2.regb.reg
  2:pe_c0_r2.regb.m_out
  1:pe_c0_r1.crossbar.mux_1.in2
  1:pe_c0_r1.crossbar.mux_1.mux
  1:pe_c1_r1.in3
  1:pe_c0_r1.out1
  1:pe_c0_r1.crossbar.out1
  1:pe_c0_r1.crossbar.mux_1.out
  1:pe_c0_r1.mux_2.in0
  1:pe_c0_r1.mux_2.mux
  1:pe_c0_r1.mux_2.out
  1:pe_c0_r1.crossbar.in2
  2:pe_c0_r2.ALU.in_b
  2:pe_c1_r1.ALU.in_b

i7_call_out:
  1:pe_c1_r0.crossbar.mux_2.in3
  1:pe_c1_r0.crossbar.mux_2.mux
  1:pe_c1_r1.in0
  1:pe_c1_r0.out2
  1:pe_c1_r0.crossbar.out2
  1:pe_c1_r0.crossbar.mux_2.out
  1:pe_c1_r0.mux_3.in0
  1:pe_c1_r0.mux_3.mux
  1:pe_c1_r0.mux_3.out
  1:pe_c1_r0.crossbar.in3
  1:pe_c2_r1.crossbar.mux_2.in3
  1:pe_c2_r1.crossbar.mux_2.mux
  1:pe_c2_r2.in0
  1:pe_c2_r1.out2
  1:pe_c2_r1.crossbar.out2
  1:pe_c2_r1.crossbar.mux_2.out
  1:pe_c1_r1.crossbar.mux_1.in0
  1:pe_c1_r1.crossbar.mux_1.mux
  1:pe_c2_r1.in3
  1:pe_c1_r1.out1
  1:pe_c1_r1.crossbar.out1
  1:pe_c1_r1.crossbar.mux_1.out
  1:pe_c1_r1.mux_0.in0
  1:pe_c1_r1.mux_0.mux
  1:pe_c1_r1.mux_0.out
  1:pe_c1_r1.crossbar.in0
  1:pe_c2_r1.mux_3.in0
  1:pe_c2_r1.mux_3.mux
  1:pe_c2_r1.mux_3.out
  1:pe_c2_r1.crossbar.in3
  1:pe_c2_r2.crossbar.mux_3.in0
  1:pe_c2_r2.crossbar.mux_3.mux
  1:pe_c2_r2.out3
  1:pe_c1_r2.in1
  1:pe_c2_r2.crossbar.out3
  1:pe_c2_r2.crossbar.mux_3.out
  1:pe_c2_r2.mux_0.in0
  1:pe_c2_r2.mux_0.mux
  1:pe_c2_r2.mux_0.out
  1:pe_c2_r2.crossbar.in0
  1:pe_c1_r2.crossbar.mux_4.in1
  1:pe_c1_r2.crossbar.mux_4.mux
  1:pe_c1_r2.rega.m_in
  1:pe_c1_r2.crossbar.out4
  1:pe_c1_r2.rega.in
  1:pe_c1_r2.crossbar.mux_4.out
  2:pe_c0_r1.ALU.in_a
  1:pe_c1_r2.mux_1.in0
  1:pe_c1_r2.mux_1.mux
  1:pe_c1_r2.mux_1.out
  1:pe_c1_r2.crossbar.in1
  1:pe_c1_r2.rega.reg
  2:pe_c1_r2.rega.out
  2:pe_c1_r2.rega.m_out
  1:pe_c0_r1.crossbar.mux_4.in0
  1:pe_c0_r1.crossbar.mux_4.mux
  1:pe_c0_r1.rega.m_in
  1:pe_c0_r1.rega.in
  1:pe_c0_r1.crossbar.out4
  1:pe_c0_r1.crossbar.mux_4.out
  1:pe_c0_r1.mux_0.in0
  1:pe_c0_r1.mux_0.mux
  1:pe_c0_r1.mux_0.out
  1:pe_c0_r1.crossbar.in0
  2:pe_c0_r1.rega.out
  1:pe_c0_r1.rega.reg
  2:pe_c0_r1.rega.m_out
  1:pe_c0_r0.ALU.out
  1:pe_c0_r0.crossbar.in4
  1:pe_c0_r0.crossbar.mux_1.in4
  1:pe_c0_r0.crossbar.mux_1.mux
  1:pe_c1_r0.in3
  1:pe_c0_r0.out1
  1:pe_c0_r0.crossbar.out1
  1:pe_c0_r0.crossbar.mux_1.out
  1:pe_c0_r0.crossbar.mux_2.in4
  1:pe_c0_r0.crossbar.mux_2.mux
  1:pe_c0_r1.in0
  1:pe_c0_r0.out2
  1:pe_c0_r0.crossbar.out2
  1:pe_c0_r0.crossbar.mux_2.out
  2:pe_c1_r2.ALU.in_a

i8_add_out:
  0:pe_c4_r0.ALU.in_b
  2:pe_c3_r0.ALU.out
  2:pe_c3_r0.crossbar.in4
  2:pe_c3_r0.crossbar.mux_1.in4
  2:pe_c3_r0.crossbar.mux_1.mux
  2:pe_c4_r0.in3
  2:pe_c3_r0.out1
  2:pe_c3_r0.crossbar.out1
  2:pe_c3_r0.crossbar.mux_1.out
  2:pe_c4_r0.crossbar.mux_5.in3
  2:pe_c4_r0.crossbar.mux_5.mux
  2:pe_c4_r0.regb.m_in
  2:pe_c4_r0.regb.in
  2:pe_c4_r0.crossbar.out5
  2:pe_c4_r0.crossbar.mux_5.out
  2:pe_c4_r0.mux_3.in0
  2:pe_c4_r0.mux_3.mux
  2:pe_c4_r0.mux_3.out
  2:pe_c4_r0.crossbar.in3
  2:pe_c4_r0.regb.reg
  0:pe_c4_r0.regb.out
  0:pe_c4_r0.regb.m_out

i9_addrcal_out:
  0:pe_c0_r4.mux_1.in1
  0:pe_c0_r4.mux_1.mux
  0:pe_c0_r4.mux_1.out
  0:pe_c0_r4.crossbar.in1
  0:pe_c1_r0.reg1.reg
  1:pe_c1_r0.reg1.out
  1:pe_c1_r0.reg1.m_out
  0:pe_c3_r4.reg1.m_enable
  1:pe_c3_r4.reg1.out
  0:pe_c3_r4.reg1.reg
  1:pe_c3_r4.reg1.m_out
  0:pe_c0_r4.crossbar.mux_0.in1
  0:pe_c0_r4.out0
  0:pe_c0_r4.crossbar.mux_0.mux
  0:pe_c0_r4.crossbar.out0
  0:pe_c0_r3.in2
  0:pe_c0_r4.crossbar.mux_0.out
  0:pe_c1_r0.reg1.in
  0:pe_c1_r0.reg1.m_in
  1:pe_c1_r0.crossbar.mux_3.in1
  1:pe_c1_r0.crossbar.mux_3.mux
  1:pe_c1_r0.out3
  1:pe_c0_r0.in1
  1:pe_c1_r0.crossbar.out3
  1:pe_c1_r0.crossbar.mux_3.out
  1:pe_c1_r0.mux_1.in1
  1:pe_c1_r0.mux_1.mux
  1:pe_c1_r0.mux_1.out
  1:pe_c1_r0.crossbar.in1
  0:pe_c0_r3.reg2.reg
  1:pe_c0_r3.reg2.out
  1:pe_c0_r3.reg2.m_out
  0:pe_c0_r3.reg2.in
  0:pe_c0_r3.reg2.m_in
  1:mem_0.in0
  1:mem_0.mux_addr.in0
  1:mem_0.mux_addr.out
  1:mem_0.mux_addr.mux
  1:mem_0.mem_unit.addr
  1:pe_c3_r4.mux_1.in1
  1:pe_c3_r4.mux_1.mux
  1:pe_c3_r4.mux_1.out
  1:pe_c3_r4.crossbar.in1
  1:pe_c3_r4.reg1.in
  1:pe_c3_r4.reg1.m_in
  1:pe_c3_r4.reg1.reg
  2:pe_c3_r4.reg1.out
  2:pe_c3_r4.reg1.m_out
  1:pe_c0_r3.mux_2.in1
  1:pe_c0_r3.mux_2.mux
  1:pe_c0_r3.mux_2.out
  1:pe_c0_r3.crossbar.in2
  0:pe_c1_r4.reg1.reg
  1:pe_c1_r4.reg1.out
  1:pe_c1_r4.reg1.m_out
  1:pe_c1_r4.reg1.m_enable
  1:pe_c1_r4.reg1.reg
  2:pe_c1_r4.reg1.out
  2:pe_c1_r4.reg1.m_out
  1:pe_c3_r4.crossbar.mux_3.in1
  1:pe_c3_r4.crossbar.mux_3.mux
  1:pe_c3_r4.out3
  1:pe_c2_r4.in1
  1:pe_c3_r4.crossbar.out3
  1:pe_c3_r4.crossbar.mux_3.out
  1:pe_c4_r3.crossbar.mux_2.in0
  1:pe_c4_r3.crossbar.mux_2.mux
  1:pe_c4_r4.in0
  1:pe_c4_r3.out2
  1:pe_c4_r3.crossbar.out2
  1:pe_c4_r3.crossbar.mux_2.out
  1:pe_c4_r3.mux_0.in1
  1:pe_c4_r3.mux_0.mux
  1:pe_c4_r3.mux_0.out
  1:pe_c4_r3.crossbar.in0
  0:pe_c4_r3.reg0.m_enable
  1:pe_c4_r3.reg0.out
  0:pe_c4_r3.reg0.reg
  1:pe_c4_r3.reg0.m_out
  0:pe_c1_r4.reg1.m_enable
  1:pe_c0_r3.crossbar.mux_3.in2
  1:pe_c0_r3.crossbar.mux_3.mux
  1:pe_c0_r3.out3
  1:pe_c0_r3.crossbar.out3
  1:pe_c0_r3.crossbar.mux_3.out
  1:pe_c4_r4.crossbar.mux_3.in0
  1:pe_c4_r4.crossbar.mux_3.mux
  1:pe_c4_r4.out3
  1:pe_c3_r4.in1
  1:pe_c4_r4.crossbar.out3
  1:pe_c4_r4.crossbar.mux_3.out
  1:pe_c4_r4.mux_0.in0
  1:pe_c4_r4.mux_0.mux
  1:pe_c4_r4.mux_0.out
  1:pe_c4_r4.crossbar.in0
  1:pe_c0_r0.mux_1.in0
  1:pe_c0_r0.mux_1.mux
  1:pe_c0_r0.mux_1.out
  1:pe_c0_r0.crossbar.in1
  1:pe_c2_r4.reg1.in
  1:pe_c2_r4.reg1.m_in
  1:pe_c2_r4.reg1.reg
  2:pe_c2_r4.reg1.out
  2:pe_c2_r4.reg1.m_out
  1:mem_4.in3
  1:mem_4.mux_addr.in3
  1:mem_4.mux_addr.out
  1:mem_4.mux_addr.mux
  1:mem_4.mem_unit.addr
  1:pe_c0_r0.crossbar.mux_3.in1
  1:pe_c0_r0.crossbar.mux_3.mux
  1:pe_c0_r0.out3
  1:pe_c0_r0.crossbar.out3
  1:pe_c0_r0.crossbar.mux_3.out
  0:pe_c2_r0.crossbar.mux_3.in1
  0:pe_c1_r0.in1
  0:pe_c2_r0.crossbar.mux_3.mux
  0:pe_c2_r0.out3
  0:pe_c2_r0.crossbar.out3
  0:pe_c2_r0.crossbar.mux_3.out
  2:pe_c0_r4.reg1.in
  2:pe_c0_r4.reg1.m_in
  2:pe_c0_r4.reg1.reg
  0:pe_c0_r4.reg1.out
  0:pe_c0_r4.reg1.m_out
  2:pe_c1_r4.crossbar.mux_3.in1
  2:pe_c1_r4.crossbar.mux_3.mux
  2:pe_c1_r4.out3
  2:pe_c0_r4.in1
  2:pe_c1_r4.crossbar.out3
  2:pe_c1_r4.crossbar.mux_3.out
  2:pe_c1_r4.mux_1.in1
  2:pe_c1_r4.mux_1.mux
  2:pe_c1_r4.mux_1.out
  2:pe_c1_r4.crossbar.in1
  2:pe_c1_r4.reg1.in
  2:pe_c1_r4.reg1.m_in
  2:pe_c1_r4.reg1.reg
  0:pe_c1_r4.reg1.out
  0:pe_c1_r4.reg1.m_out
  2:pe_c2_r0.reg1.in
  2:pe_c2_r0.reg1.m_in
  2:pe_c2_r0.reg1.reg
  0:pe_c2_r0.reg1.out
  0:pe_c2_r0.reg1.m_out
  2:pe_c2_r4.crossbar.mux_3.in1
  2:pe_c2_r4.crossbar.mux_3.mux
  2:pe_c2_r4.out3
  2:pe_c1_r4.in1
  2:pe_c2_r4.crossbar.out3
  2:pe_c2_r4.crossbar.mux_3.out
  2:pe_c2_r4.mux_1.in1
  2:pe_c2_r4.mux_1.mux
  2:pe_c2_r4.mux_1.out
  2:pe_c2_r4.crossbar.in1
  2:pe_c3_r0.crossbar.mux_3.in1
  2:pe_c3_r0.crossbar.mux_3.mux
  2:pe_c3_r0.out3
  2:pe_c2_r0.in1
  2:pe_c3_r0.crossbar.out3
  2:pe_c3_r0.crossbar.mux_3.out
  2:pe_c3_r0.mux_1.in0
  2:pe_c3_r0.mux_1.mux
  2:pe_c3_r0.mux_1.out
  2:pe_c3_r0.crossbar.in1
  2:pe_c3_r4.reg1.m_enable
  2:pe_c3_r4.reg1.reg
  0:pe_c3_r4.reg1.out
  0:pe_c3_r4.reg1.m_out
  2:pe_c4_r0.ALU.out
  2:pe_c4_r0.crossbar.in4
  2:pe_c4_r0.crossbar.mux_2.in4
  2:pe_c4_r0.crossbar.mux_2.mux
  2:pe_c4_r1.in0
  2:pe_c4_r0.out2
  2:pe_c4_r0.crossbar.out2
  2:pe_c4_r0.crossbar.mux_2.out
  2:pe_c4_r0.crossbar.mux_3.in4
  2:pe_c4_r0.crossbar.mux_3.mux
  2:pe_c4_r0.out3
  2:pe_c3_r0.in1
  2:pe_c4_r0.crossbar.out3
  2:pe_c4_r0.crossbar.mux_3.out
  2:pe_c4_r1.crossbar.mux_2.in0
  2:pe_c4_r1.crossbar.mux_2.mux
  2:pe_c4_r2.in0
  2:pe_c4_r1.out2
  2:pe_c4_r1.crossbar.out2
  2:pe_c4_r1.crossbar.mux_2.out
  2:pe_c4_r1.mux_0.in0
  2:pe_c4_r1.mux_0.mux
  2:pe_c4_r1.mux_0.out
  2:pe_c4_r1.crossbar.in0
  2:pe_c4_r2.crossbar.mux_2.in0
  2:pe_c4_r2.crossbar.mux_2.mux
  2:pe_c4_r3.in0
  2:pe_c4_r2.out2
  2:pe_c4_r2.crossbar.out2
  2:pe_c4_r2.crossbar.mux_2.out
  2:pe_c4_r2.mux_0.in0
  2:pe_c4_r2.mux_0.mux
  2:pe_c4_r2.mux_0.out
  2:pe_c4_r2.crossbar.in0
  2:pe_c4_r3.reg0.in
  2:pe_c4_r3.reg0.m_in
  2:pe_c4_r3.reg0.reg
  0:pe_c4_r3.reg0.out
  0:pe_c4_r3.reg0.m_out
  0:pe_c2_r0.mux_1.in1
  0:pe_c2_r0.mux_1.mux
  0:pe_c2_r0.mux_1.out
  0:pe_c2_r0.crossbar.in1

input1_out:
  0:io_top_1.reg_out.reg
  1:io_top_1.reg_out.out
  1:io_top_1.reg_out.m_out
  1:pe_c1_r0.crossbar.mux_5.in0
  1:pe_c1_r0.crossbar.mux_5.mux
  1:pe_c1_r0.regb.m_in
  1:pe_c1_r0.regb.in
  1:pe_c1_r0.crossbar.out5
  1:pe_c1_r0.crossbar.mux_5.out
  1:pe_c1_r0.mux_0.in0
  1:pe_c1_r0.mux_0.mux
  1:pe_c1_r0.mux_0.out
  1:pe_c1_r0.crossbar.in0
  1:pe_c1_r0.regb.reg
  2:pe_c1_r0.regb.out
  2:pe_c1_r0.regb.m_out
  0:io_top_1.IOPin.out
  0:io_top_1.reg_out.m_in
  0:io_top_1.reg_out.in
  1:pe_c3_r0.mux_3.in0
  1:pe_c3_r0.mux_3.mux
  1:pe_c3_r0.mux_3.out
  1:pe_c3_r0.crossbar.in3
  1:pe_c3_r0.regb.reg
  2:pe_c3_r0.regb.out
  2:pe_c3_r0.regb.m_out
  1:pe_c2_r0.crossbar.mux_1.in3
  1:pe_c2_r0.crossbar.mux_1.mux
  1:pe_c3_r0.in3
  1:pe_c2_r0.out1
  1:pe_c2_r0.crossbar.out1
  1:pe_c2_r0.crossbar.mux_1.out
  1:pe_c2_r0.mux_3.in0
  1:pe_c2_r0.mux_3.mux
  1:pe_c2_r0.mux_3.out
  1:pe_c2_r0.crossbar.in3
  1:pe_c3_r0.crossbar.mux_5.in3
  1:pe_c3_r0.crossbar.mux_5.mux
  1:pe_c3_r0.regb.m_in
  1:pe_c3_r0.regb.in
  1:pe_c3_r0.crossbar.out5
  1:pe_c3_r0.crossbar.mux_5.out
  1:io_top_1.out
  1:pe_c1_r0.in0
  2:pe_c1_r0.ALU.in_b
  2:pe_c3_r0.ALU.in_b
  1:pe_c1_r0.crossbar.mux_1.in0
  1:pe_c1_r0.crossbar.mux_1.mux
  1:pe_c2_r0.in3
  1:pe_c1_r0.out1
  1:pe_c1_r0.crossbar.out1
  1:pe_c1_r0.crossbar.mux_1.out

const2_dup0_out:
  0:pe_c4_r0.ALU.in_a
  2:pe_c4_r0.const_val.out
  2:pe_c4_r0.crossbar.in6
  2:pe_c4_r0.crossbar.mux_4.in6
  2:pe_c4_r0.crossbar.mux_4.mux
  2:pe_c4_r0.rega.m_in
  2:pe_c4_r0.crossbar.out4
  2:pe_c4_r0.rega.in
  2:pe_c4_r0.crossbar.mux_4.out
  2:pe_c4_r0.rega.reg
  0:pe_c4_r0.rega.out
  0:pe_c4_r0.rega.m_out

const3_dup0_out:
  0:pe_c3_r1.crossbar.mux_5.in6
  0:pe_c3_r1.crossbar.mux_5.mux
  0:pe_c3_r1.regb.m_in
  0:pe_c3_r1.regb.in
  0:pe_c3_r1.crossbar.out5
  0:pe_c3_r1.crossbar.mux_5.out
  1:pe_c3_r1.ALU.in_b
  0:pe_c3_r1.const_val.out
  0:pe_c3_r1.crossbar.in6
  0:pe_c3_r1.regb.reg
  1:pe_c3_r1.regb.out
  1:pe_c3_r1.regb.m_out

const4_dup0_out:
  0:pe_c2_r3.ALU.in_b
  2:pe_c2_r3.const_val.out
  2:pe_c2_r3.crossbar.in6
  2:pe_c2_r3.crossbar.mux_5.in6
  2:pe_c2_r3.crossbar.mux_5.mux
  2:pe_c2_r3.regb.m_in
  2:pe_c2_r3.regb.in
  2:pe_c2_r3.crossbar.out5
  2:pe_c2_r3.crossbar.mux_5.out
  2:pe_c2_r3.regb.reg
  0:pe_c2_r3.regb.out
  0:pe_c2_r3.regb.m_out

const4_dup1_out:
  0:pe_c1_r3.ALU.in_b
  2:pe_c1_r3.const_val.out
  2:pe_c1_r3.crossbar.in6
  2:pe_c1_r3.crossbar.mux_5.in6
  2:pe_c1_r3.crossbar.mux_5.mux
  2:pe_c1_r3.regb.m_in
  2:pe_c1_r3.regb.in
  2:pe_c1_r3.crossbar.out5
  2:pe_c1_r3.crossbar.mux_5.out
  2:pe_c1_r3.regb.reg
  0:pe_c1_r3.regb.out
  0:pe_c1_r3.regb.m_out

const4_dup2_out:
  0:pe_c3_r1.ALU.in_b
  2:pe_c3_r1.const_val.out
  2:pe_c3_r1.crossbar.in6
  2:pe_c3_r1.crossbar.mux_5.in6
  2:pe_c3_r1.crossbar.mux_5.mux
  2:pe_c3_r1.regb.m_in
  2:pe_c3_r1.regb.in
  2:pe_c3_r1.crossbar.out5
  2:pe_c3_r1.crossbar.mux_5.out
  2:pe_c3_r1.regb.reg
  0:pe_c3_r1.regb.out
  0:pe_c3_r1.regb.m_out

const5_dup0_out:
  0:pe_c1_r0.crossbar.mux_4.mux
  0:pe_c1_r0.rega.m_in
  0:pe_c1_r0.rega.in
  0:pe_c1_r0.crossbar.out4
  0:pe_c1_r0.crossbar.mux_4.out
  0:pe_c1_r0.crossbar.mux_4.in6
  0:pe_c1_r0.const_val.out
  0:pe_c1_r0.crossbar.in6
  1:pe_c1_r0.ALU.in_a
  0:pe_c1_r0.rega.reg
  1:pe_c1_r0.rega.out
  1:pe_c1_r0.rega.m_out

No isolated found
config table: 
	0x5faff463b900 0x5faff48ded90 0x5faff48df1f0 0x5faff48df630 0x5faff48e4e40 0x5faff48e52a0 0x5faff48e56e0 0x5faff48eb0d0 0x5faff48eb530 0x5faff48eb970 0x5faff48f1150 0x5faff48f15b0 0x5faff48f19f0 0x5faff48f71d0 0x5faff48f7630 0x5faff48f7a70 0x5faff48fa870 0x5faff48facb0 0x5faff48fb0f0 0x5faff48fd8b0 0x5faff48fdcf0 0x5faff48fe130 0x5faff49008f0 0x5faff4900d30 0x5faff4901170 0x5faff4903930 0x5faff4903d70 0x5faff49041b0 0x5faff4906970 0x5faff4906db0 0x5faff49071f0 0x5faff48dc3b0 0x5faff48dc7f0 0x5faff48dcc30 0x5faff48e2460 0x5faff48e28a0 0x5faff48e2ce0 0x5faff48e86f0 0x5faff48e8b30 0x5faff48e8f70 0x5faff48ee770 0x5faff48eebb0 0x5faff48eeff0 0x5faff48f47f0 0x5faff48f4c30 0x5faff48f5070 0x5faff48c91f0 0x5faff48c9630 0x5faff48ca0f0 0x5faff48cd1c0 0x5faff48cd600 0x5faff48ce0c0 0x5faff48d1190 0x5faff48d15d0 0x5faff48d2090 0x5faff48d5190 0x5faff48d55d0 0x5faff48d6090 0x5faff48d9190 0x5faff48d95d0 0x5faff48da090 0x5faff4655390 0x5faff4656830 0x5faff4657070 0x5faff46578b0 0x5faff4658130 0x5faff4655ff0 0x5faff4656410 0x5faff4656c50 0x5faff4657490 0x5faff4657cf0 0x5faff46557b0 0x5faff4655bd0 0x5faff4651720 0x5faff464cc30 0x5faff464d050 0x5faff464d470 0x5faff464d890 0x5faff464dcb0 0x5faff464e0d0 0x5faff466bd00 0x5faff466d1a0 0x5faff466d9e0 0x5faff466e220 0x5faff466ea60 0x5faff466c960 0x5faff466cd80 0x5faff466d5c0 0x5faff466de00 0x5faff466e640 0x5faff466c120 0x5faff466c540 0x5faff4667ca0 0x5faff46630f0 0x5faff4663510 0x5faff4663930 0x5faff4663d50 0x5faff4664170 0x5faff4664590 0x5faff46857b0 0x5faff4686cd0 0x5faff4687550 0x5faff4687dd0 0x5faff4688650 0x5faff4686450 0x5faff4686890 0x5faff4687110 0x5faff4687990 0x5faff4688210 0x5faff4685bd0 0x5faff4686010 0x5faff4681730 0x5faff467c820 0x5faff467cc40 0x5faff467d080 0x5faff467d4c0 0x5faff467d900 0x5faff467dd40 0x5faff469f7c0 0x5faff46a0ce0 0x5faff46a1560 0x5faff46a1de0 0x5faff46a2660 0x5faff46a0460 0x5faff46a08a0 0x5faff46a1120 0x5faff46a19a0 0x5faff46a2220 0x5faff469fbe0 0x5faff46a0020 0x5faff469b740 0x5faff4696830 0x5faff4696c50 0x5faff4697090 0x5faff46974d0 0x5faff4697910 0x5faff4697d50 0x5faff46b97c0 0x5faff46bace0 0x5faff46bb560 0x5faff46bbde0 0x5faff46bc660 0x5faff46ba460 0x5faff46ba8a0 0x5faff46bb120 0x5faff46bb9a0 0x5faff46bc220 0x5faff46b9be0 0x5faff46ba020 0x5faff46b5740 0x5faff46b0830 0x5faff46b0c50 0x5faff46b1090 0x5faff46b14d0 0x5faff46b1910 0x5faff46b1d50 0x5faff46d37e0 0x5faff46d4d00 0x5faff46d5580 0x5faff46d5e00 0x5faff46d6680 0x5faff46d4480 0x5faff46d48c0 0x5faff46d5140 0x5faff46d59c0 0x5faff46d6240 0x5faff46d3c00 0x5faff46d4040 0x5faff46cf760 0x5faff46ca850 0x5faff46cac70 0x5faff46cb0b0 0x5faff46cb4f0 0x5faff46cb930 0x5faff46cbd70 0x5faff46ed7e0 0x5faff46eed00 0x5faff46ef580 0x5faff46efe00 0x5faff46f0680 0x5faff46ee480 0x5faff46ee8c0 0x5faff46ef140 0x5faff46ef9c0 0x5faff46f0240 0x5faff46edc00 0x5faff46ee040 0x5faff46e9760 0x5faff46e4850 0x5faff46e4c70 0x5faff46e50b0 0x5faff46e54f0 0x5faff46e5930 0x5faff46e5d70 0x5faff47077e0 0x5faff4708d00 0x5faff4709580 0x5faff4709e00 0x5faff470a680 0x5faff4708480 0x5faff47088c0 0x5faff4709140 0x5faff47099c0 0x5faff470a240 0x5faff4707c00 0x5faff4708040 0x5faff4703760 0x5faff46fe850 0x5faff46fec70 0x5faff46ff0b0 0x5faff46ff4f0 0x5faff46ff930 0x5faff46ffd70 0x5faff47217e0 0x5faff4722d00 0x5faff4723580 0x5faff4723e00 0x5faff4724680 0x5faff4722480 0x5faff47228c0 0x5faff4723140 0x5faff47239c0 0x5faff4724240 0x5faff4721c00 0x5faff4722040 0x5faff471d760 0x5faff4718850 0x5faff4718c70 0x5faff47190b0 0x5faff47194f0 0x5faff4719930 0x5faff4719d70 0x5faff473b820 0x5faff473cd40 0x5faff473d5c0 0x5faff473de40 0x5faff473e6c0 0x5faff473c4c0 0x5faff473c900 0x5faff473d180 0x5faff473da00 0x5faff473e280 0x5faff473bc40 0x5faff473c080 0x5faff47377a0 0x5faff4732890 0x5faff4732cb0 0x5faff47330f0 0x5faff4733530 0x5faff4733970 0x5faff4733db0 0x5faff4755820 0x5faff4756d40 0x5faff47575c0 0x5faff4757e40 0x5faff47586c0 0x5faff47564c0 0x5faff4756900 0x5faff4757180 0x5faff4757a00 0x5faff4758280 0x5faff4755c40 0x5faff4756080 0x5faff47517a0 0x5faff474c890 0x5faff474ccb0 0x5faff474d0f0 0x5faff474d530 0x5faff474d970 0x5faff474ddb0 0x5faff476f820 0x5faff4770d40 0x5faff47715c0 0x5faff4771e40 0x5faff47726c0 0x5faff47704c0 0x5faff4770900 0x5faff4771180 0x5faff4771a00 0x5faff4772280 0x5faff476fc40 0x5faff4770080 0x5faff476b7a0 0x5faff4766890 0x5faff4766cb0 0x5faff47670f0 0x5faff4767530 0x5faff4767970 0x5faff4767db0 0x5faff4789820 0x5faff478ad40 0x5faff478b5c0 0x5faff478be40 0x5faff478c6c0 0x5faff478a4c0 0x5faff478a900 0x5faff478b180 0x5faff478ba00 0x5faff478c280 0x5faff4789c40 0x5faff478a080 0x5faff47857a0 0x5faff4780890 0x5faff4780cb0 0x5faff47810f0 0x5faff4781530 0x5faff4781970 0x5faff4781db0 0x5faff47a3820 0x5faff47a4d40 0x5faff47a55c0 0x5faff47a5e40 0x5faff47a66c0 0x5faff47a44c0 0x5faff47a4900 0x5faff47a5180 0x5faff47a5a00 0x5faff47a6280 0x5faff47a3c40 0x5faff47a4080 0x5faff479f7a0 0x5faff479a890 0x5faff479acb0 0x5faff479b0f0 0x5faff479b530 0x5faff479b970 0x5faff479bdb0 0x5faff47bd820 0x5faff47bed40 0x5faff47bf5c0 0x5faff47bfe40 0x5faff47c06c0 0x5faff47be4c0 0x5faff47be900 0x5faff47bf180 0x5faff47bfa00 0x5faff47c0280 0x5faff47bdc40 0x5faff47be080 0x5faff47b97a0 0x5faff47b4890 0x5faff47b4cb0 0x5faff47b50f0 0x5faff47b5530 0x5faff47b5970 0x5faff47b5db0 0x5faff47d7820 0x5faff47d8d40 0x5faff47d95c0 0x5faff47d9e40 0x5faff47da6c0 0x5faff47d84c0 0x5faff47d8900 0x5faff47d9180 0x5faff47d9a00 0x5faff47da280 0x5faff47d7c40 0x5faff47d8080 0x5faff47d37a0 0x5faff47ce890 0x5faff47cecb0 0x5faff47cf0f0 0x5faff47cf530 0x5faff47cf970 0x5faff47cfdb0 0x5faff47f1820 0x5faff47f2d40 0x5faff47f35c0 0x5faff47f3e40 0x5faff47f46c0 0x5faff47f24c0 0x5faff47f2900 0x5faff47f3180 0x5faff47f3a00 0x5faff47f4280 0x5faff47f1c40 0x5faff47f2080 0x5faff47ed7a0 0x5faff47e8890 0x5faff47e8cb0 0x5faff47e90f0 0x5faff47e9530 0x5faff47e9970 0x5faff47e9db0 0x5faff480b790 0x5faff480ccb0 0x5faff480d530 0x5faff480ddb0 0x5faff480e630 0x5faff480c430 0x5faff480c870 0x5faff480d0f0 0x5faff480d970 0x5faff480e1f0 0x5faff480bbb0 0x5faff480bff0 0x5faff4807710 0x5faff4802800 0x5faff4802c20 0x5faff4803060 0x5faff48034a0 0x5faff48038e0 0x5faff4803d20 0x5faff4825790 0x5faff4826cb0 0x5faff4827530 0x5faff4827db0 0x5faff4828630 0x5faff4826430 0x5faff4826870 0x5faff48270f0 0x5faff4827970 0x5faff48281f0 0x5faff4825bb0 0x5faff4825ff0 0x5faff4821710 0x5faff481c800 0x5faff481cc20 0x5faff481d060 0x5faff481d4a0 0x5faff481d8e0 0x5faff481dd20 0x5faff483f790 0x5faff4840cb0 0x5faff4841530 0x5faff4841db0 0x5faff4842630 0x5faff4840430 0x5faff4840870 0x5faff48410f0 0x5faff4841970 0x5faff48421f0 0x5faff483fbb0 0x5faff483fff0 0x5faff483b710 0x5faff4836800 0x5faff4836c20 0x5faff4837060 0x5faff48374a0 0x5faff48378e0 0x5faff4837d20 0x5faff4859790 0x5faff485acb0 0x5faff485b530 0x5faff485bdb0 0x5faff485c630 0x5faff485a430 0x5faff485a870 0x5faff485b0f0 0x5faff485b970 0x5faff485c1f0 0x5faff4859bb0 0x5faff4859ff0 0x5faff4855710 0x5faff4850800 0x5faff4850c20 0x5faff4851060 0x5faff48514a0 0x5faff48518e0 0x5faff4851d20 0x5faff4873790 0x5faff4874cb0 0x5faff4875530 0x5faff4875db0 0x5faff4876630 0x5faff4874430 0x5faff4874870 0x5faff48750f0 0x5faff4875970 0x5faff48761f0 0x5faff4873bb0 0x5faff4873ff0 0x5faff486f710 0x5faff486a800 0x5faff486ac20 0x5faff486b060 0x5faff486b4a0 0x5faff486b8e0 0x5faff486bd20 0x5faff488d790 0x5faff488ecb0 0x5faff488f530 0x5faff488fdb0 0x5faff4890630 0x5faff488e430 0x5faff488e870 0x5faff488f0f0 0x5faff488f970 0x5faff48901f0 0x5faff488dbb0 0x5faff488dff0 0x5faff4889710 0x5faff4884800 0x5faff4884c20 0x5faff4885060 0x5faff48854a0 0x5faff48858e0 0x5faff4885d20 0x5faff48a7790 0x5faff48a8cb0 0x5faff48a9530 0x5faff48a9db0 0x5faff48aa630 0x5faff48a8430 0x5faff48a8870 0x5faff48a90f0 0x5faff48a9970 0x5faff48aa1f0 0x5faff48a7bb0 0x5faff48a7ff0 0x5faff48a3710 0x5faff489e800 0x5faff489ec20 0x5faff489f060 0x5faff489f4a0 0x5faff489f8e0 0x5faff489fd20 0x5faff48c1790 0x5faff48c2cb0 0x5faff48c3530 0x5faff48c3db0 0x5faff48c4630 0x5faff48c2430 0x5faff48c2870 0x5faff48c30f0 0x5faff48c3970 0x5faff48c41f0 0x5faff48c1bb0 0x5faff48c1ff0 0x5faff48bd710 0x5faff48b8800 0x5faff48b8c20 0x5faff48b9060 0x5faff48b94a0 0x5faff48b98e0 0x5faff48b9d20 
Value mappings: (val node: {mrrg node })
0x5faff4642950:2:pe_c0_r0.const_val.out 2:pe_c0_r0.crossbar.in6 2:pe_c0_r0.crossbar.mux_4.in6 2:pe_c0_r0.crossbar.mux_4.mux 2:pe_c0_r0.rega.m_in 2:pe_c0_r0.rega.in 2:pe_c0_r0.crossbar.out4 2:pe_c0_r0.crossbar.mux_4.out 2:pe_c0_r0.rega.reg 0:pe_c0_r0.rega.out 0:pe_c0_r0.rega.m_out 0:pe_c0_r0.ALU.in_a 
0x5faff4642b00:1:pe_c4_r0.crossbar.mux_4.in6 1:pe_c4_r0.crossbar.mux_4.mux 1:pe_c4_r0.rega.m_in 1:pe_c4_r0.crossbar.out4 1:pe_c4_r0.rega.in 1:pe_c4_r0.crossbar.mux_4.out 1:pe_c4_r0.rega.reg 2:pe_c4_r0.rega.out 2:pe_c4_r0.rega.m_out 1:pe_c4_r0.const_val.out 1:pe_c4_r0.crossbar.in6 2:pe_c4_r0.ALU.in_a 
0x5faff4642d40:1:pe_c1_r2.ALU.in_b 0:pe_c1_r2.regb.reg 1:pe_c1_r2.regb.out 1:pe_c1_r2.regb.m_out 0:pe_c1_r2.const_val.out 0:pe_c1_r2.crossbar.in6 0:pe_c1_r2.crossbar.mux_5.in6 0:pe_c1_r2.crossbar.mux_5.mux 0:pe_c1_r2.regb.m_in 0:pe_c1_r2.regb.in 0:pe_c1_r2.crossbar.out5 0:pe_c1_r2.crossbar.mux_5.out 
0x5faff4642f30:0:pe_c2_r2.ALU.in_b 2:pe_c2_r2.regb.reg 0:pe_c2_r2.regb.out 0:pe_c2_r2.regb.m_out 2:pe_c2_r2.const_val.out 2:pe_c2_r2.crossbar.in6 2:pe_c2_r2.crossbar.mux_5.in6 2:pe_c2_r2.crossbar.mux_5.mux 2:pe_c2_r2.regb.m_in 2:pe_c2_r2.regb.in 2:pe_c2_r2.crossbar.out5 2:pe_c2_r2.crossbar.mux_5.out 
0x5faff4643140:0:pe_c3_r0.const_val.out 0:pe_c3_r0.crossbar.in6 0:pe_c3_r0.regb.reg 1:pe_c3_r0.regb.out 1:pe_c3_r0.regb.m_out 0:pe_c3_r0.crossbar.mux_5.in6 0:pe_c3_r0.crossbar.mux_5.mux 0:pe_c3_r0.regb.m_in 0:pe_c3_r0.regb.in 0:pe_c3_r0.crossbar.out5 0:pe_c3_r0.crossbar.mux_5.out 1:pe_c3_r0.ALU.in_b 
0x5faff4643540:2:mem_0.mem_unit.data_out 2:pe_c0_r0.in3 2:mem_0.out 2:pe_c0_r0.crossbar.mux_1.in3 2:pe_c0_r0.crossbar.mux_1.mux 2:pe_c1_r0.in3 2:pe_c0_r0.out1 2:pe_c0_r0.crossbar.out1 2:pe_c0_r0.crossbar.mux_1.out 2:pe_c0_r0.mux_3.in0 2:pe_c0_r0.mux_3.mux 2:pe_c0_r0.mux_3.out 2:pe_c0_r0.crossbar.in3 0:pe_c2_r0.ALU.in_a 0:pe_c1_r0.ALU.in_a 2:pe_c1_r0.crossbar.mux_1.in3 2:pe_c1_r0.crossbar.mux_1.mux 2:pe_c2_r0.in3 2:pe_c1_r0.out1 2:pe_c1_r0.crossbar.out1 2:pe_c1_r0.crossbar.mux_1.out 2:pe_c1_r0.crossbar.mux_4.in3 2:pe_c1_r0.crossbar.mux_4.mux 2:pe_c1_r0.rega.m_in 2:pe_c1_r0.crossbar.out4 2:pe_c1_r0.rega.in 2:pe_c1_r0.crossbar.mux_4.out 2:pe_c1_r0.mux_3.in0 2:pe_c1_r0.mux_3.mux 2:pe_c1_r0.mux_3.out 2:pe_c1_r0.crossbar.in3 2:pe_c1_r0.rega.reg 0:pe_c1_r0.rega.out 0:pe_c1_r0.rega.m_out 2:pe_c2_r0.crossbar.mux_4.in3 2:pe_c2_r0.crossbar.mux_4.mux 2:pe_c2_r0.rega.m_in 2:pe_c2_r0.crossbar.out4 2:pe_c2_r0.rega.in 2:pe_c2_r0.crossbar.mux_4.out 2:pe_c2_r0.mux_3.in0 2:pe_c2_r0.mux_3.mux 2:pe_c2_r0.mux_3.out 2:pe_c2_r0.crossbar.in3 2:pe_c2_r0.rega.reg 0:pe_c2_r0.rega.out 0:pe_c2_r0.rega.m_out 
0x5faff4643710:0:pe_c1_r1.reg1.reg 1:pe_c1_r1.reg1.out 1:pe_c1_r1.reg1.m_out 0:pe_c4_r1.crossbar.mux_2.in0 0:pe_c4_r1.crossbar.mux_2.mux 0:pe_c4_r2.in0 0:pe_c4_r1.out2 0:pe_c4_r1.crossbar.out2 0:pe_c4_r1.crossbar.mux_2.out 0:pe_c4_r1.crossbar.mux_3.in0 0:pe_c4_r1.crossbar.mux_3.mux 0:pe_c4_r1.out3 0:pe_c3_r1.in1 0:pe_c4_r1.crossbar.out3 0:pe_c4_r1.crossbar.mux_3.out 0:pe_c2_r2.reg1.m_enable 0:pe_c2_r2.reg1.reg 1:pe_c2_r2.reg1.out 1:pe_c2_r2.reg1.m_out 1:mem_3.in2 1:mem_3.mux_addr.in2 1:mem_3.mux_addr.out 1:mem_3.mux_addr.mux 1:mem_3.mem_unit.addr 2:pe_c2_r2.mux_1.in1 2:pe_c2_r2.mux_1.mux 2:pe_c2_r2.mux_1.out 2:pe_c2_r2.crossbar.in1 2:pe_c2_r2.reg1.in 2:pe_c2_r2.reg1.m_in 2:pe_c2_r2.reg1.reg 0:pe_c2_r2.reg1.out 0:pe_c2_r2.reg1.m_out 1:pe_c4_r2.crossbar.mux_3.in0 1:pe_c4_r2.crossbar.mux_3.mux 1:pe_c4_r2.out3 1:pe_c3_r2.in1 1:pe_c4_r2.crossbar.out3 1:pe_c4_r2.crossbar.mux_3.out 1:pe_c4_r2.mux_0.in1 1:pe_c4_r2.mux_0.mux 1:pe_c4_r2.mux_0.out 1:pe_c4_r2.crossbar.in0 1:pe_c2_r2.reg1.m_enable 1:pe_c2_r2.reg1.reg 2:pe_c2_r2.reg1.out 2:pe_c2_r2.reg1.m_out 1:pe_c1_r1.reg1.m_enable 1:pe_c1_r1.reg1.reg 2:pe_c1_r1.reg1.out 2:pe_c1_r1.reg1.m_out 2:mem_1.in1 2:mem_1.mux_addr.in1 2:mem_1.mux_addr.out 2:mem_1.mux_addr.mux 2:mem_1.mem_unit.addr 1:pe_c0_r2.crossbar.mux_3.in1 1:pe_c0_r2.crossbar.mux_3.mux 1:pe_c0_r2.out3 1:pe_c0_r2.crossbar.out3 1:pe_c0_r2.crossbar.mux_3.out 1:pe_c0_r2.mux_1.in1 1:pe_c0_r2.mux_1.mux 1:pe_c0_r2.mux_1.out 1:pe_c0_r2.crossbar.in1 0:pe_c1_r1.reg1.in 0:pe_c1_r1.reg1.m_in 1:pe_c3_r2.reg1.in 1:pe_c3_r2.reg1.m_in 1:pe_c3_r2.reg1.reg 2:pe_c3_r2.reg1.out 2:pe_c3_r2.reg1.m_out 0:pe_c3_r1.crossbar.mux_3.in1 0:pe_c2_r1.in1 0:pe_c3_r1.crossbar.mux_3.mux 0:pe_c3_r1.out3 0:pe_c3_r1.crossbar.out3 0:pe_c3_r1.crossbar.mux_3.out 0:pe_c2_r1.crossbar.mux_3.in1 1:pe_c1_r2.reg1.m_enable 1:pe_c1_r2.reg1.reg 2:pe_c1_r2.reg1.out 2:pe_c1_r2.reg1.m_out 0:pe_c0_r2.reg1.m_enable 0:pe_c0_r2.reg1.reg 1:pe_c0_r2.reg1.out 1:pe_c0_r2.reg1.m_out 0:pe_c1_r2.reg1.m_enable 1:pe_c1_r2.reg1.out 0:pe_c1_r2.reg1.reg 1:pe_c1_r2.reg1.m_out 0:pe_c4_r1.mux_0.in0 0:pe_c4_r1.mux_0.mux 0:pe_c4_r1.mux_0.out 0:pe_c4_r1.crossbar.in0 0:pe_c4_r0.ALU.out 0:pe_c4_r0.crossbar.in4 0:pe_c4_r2.reg0.in 0:pe_c4_r2.reg0.m_in 1:pe_c4_r2.reg0.out 0:pe_c4_r2.reg0.reg 1:pe_c4_r2.reg0.m_out 0:pe_c4_r0.crossbar.mux_2.in4 0:pe_c4_r0.crossbar.mux_2.mux 0:pe_c4_r1.in0 0:pe_c4_r0.out2 0:pe_c4_r0.crossbar.out2 0:pe_c4_r0.crossbar.mux_2.out 0:pe_c3_r1.mux_1.in0 0:pe_c3_r1.mux_1.mux 0:pe_c3_r1.mux_1.out 0:pe_c3_r1.crossbar.in1 0:pe_c1_r1.in1 0:pe_c2_r1.crossbar.mux_3.mux 0:pe_c2_r1.out3 0:pe_c2_r1.crossbar.out3 0:pe_c2_r1.crossbar.mux_3.out 2:pe_c0_r1.crossbar.mux_3.in1 2:pe_c0_r1.crossbar.mux_3.mux 2:pe_c0_r1.out3 2:pe_c0_r1.crossbar.out3 2:pe_c0_r1.crossbar.mux_3.out 2:pe_c0_r1.mux_1.in0 2:pe_c0_r1.mux_1.mux 2:pe_c0_r1.mux_1.out 2:pe_c0_r1.crossbar.in1 2:pe_c0_r2.reg1.in 2:pe_c0_r2.reg1.m_in 2:pe_c0_r2.reg1.reg 0:pe_c0_r2.reg1.out 0:pe_c0_r2.reg1.m_out 2:pe_c1_r1.crossbar.mux_3.in1 2:pe_c1_r1.crossbar.mux_3.mux 2:pe_c1_r1.out3 2:pe_c0_r1.in1 2:pe_c1_r1.crossbar.out3 2:pe_c1_r1.crossbar.mux_3.out 2:pe_c1_r1.mux_1.in1 2:pe_c1_r1.mux_1.mux 2:pe_c1_r1.mux_1.out 2:pe_c1_r1.crossbar.in1 2:pe_c1_r2.crossbar.mux_3.in1 2:pe_c1_r2.crossbar.mux_3.mux 2:pe_c1_r2.out3 2:pe_c0_r2.in1 2:pe_c1_r2.crossbar.out3 2:pe_c1_r2.crossbar.mux_3.out 2:pe_c1_r2.mux_1.in1 2:pe_c1_r2.mux_1.mux 2:pe_c1_r2.mux_1.out 2:pe_c1_r2.crossbar.in1 2:pe_c1_r2.reg1.in 2:pe_c1_r2.reg1.m_in 2:pe_c1_r2.reg1.reg 0:pe_c1_r2.reg1.out 0:pe_c1_r2.reg1.m_out 2:pe_c2_r2.crossbar.mux_3.in1 2:pe_c2_r2.crossbar.mux_3.mux 2:pe_c1_r2.in1 2:pe_c2_r2.crossbar.out3 2:pe_c2_r2.out3 2:pe_c2_r2.crossbar.mux_3.out 2:pe_c3_r2.crossbar.mux_3.in1 2:pe_c3_r2.crossbar.mux_3.mux 2:pe_c3_r2.out3 2:pe_c3_r2.crossbar.out3 2:pe_c2_r2.in1 2:pe_c3_r2.crossbar.mux_3.out 2:pe_c3_r2.mux_1.in1 2:pe_c3_r2.mux_1.mux 2:pe_c3_r2.mux_1.out 2:pe_c3_r2.crossbar.in1 0:pe_c2_r1.mux_1.in0 0:pe_c2_r1.mux_1.mux 0:pe_c2_r1.mux_1.out 0:pe_c2_r1.crossbar.in1 
0x5faff4643900:1:pe_c0_r1.rega.out 0:pe_c0_r1.rega.reg 1:pe_c0_r1.rega.m_out 0:mem_1.mem_unit.data_out 0:pe_c0_r1.in3 0:mem_1.out 0:pe_c0_r1.mux_3.in0 0:pe_c0_r1.mux_3.mux 0:pe_c0_r1.mux_3.out 0:pe_c0_r1.crossbar.in3 0:pe_c0_r1.crossbar.mux_4.mux 0:pe_c0_r1.rega.m_in 0:pe_c0_r1.rega.in 0:pe_c0_r1.crossbar.out4 0:pe_c0_r1.crossbar.mux_4.out 0:pe_c0_r1.crossbar.mux_4.in3 0:pe_c0_r1.crossbar.mux_1.mux 0:pe_c1_r1.in3 0:pe_c0_r1.out1 0:pe_c0_r1.crossbar.out1 0:pe_c0_r1.crossbar.mux_1.out 1:pe_c1_r1.ALU.in_a 0:pe_c0_r1.crossbar.mux_1.in3 1:pe_c0_r1.ALU.in_a 0:pe_c1_r1.mux_3.mux 0:pe_c1_r1.mux_3.out 0:pe_c1_r1.crossbar.in3 0:pe_c1_r1.mux_3.in0 0:pe_c1_r1.rega.reg 1:pe_c1_r1.rega.out 1:pe_c1_r1.rega.m_out 0:pe_c1_r1.crossbar.mux_4.in3 0:pe_c1_r1.crossbar.mux_4.mux 0:pe_c1_r1.rega.m_in 0:pe_c1_r1.rega.in 0:pe_c1_r1.crossbar.out4 0:pe_c1_r1.crossbar.mux_4.out 
0x5faff4643af0:0:pe_c1_r0.crossbar.mux_2.in4 0:pe_c1_r0.crossbar.mux_2.mux 0:pe_c1_r1.in0 0:pe_c1_r0.out2 0:pe_c1_r0.crossbar.out2 0:pe_c1_r0.crossbar.mux_2.out 0:pe_c1_r3.reg2.reg 1:pe_c1_r3.reg2.out 1:pe_c1_r3.reg2.m_out 0:pe_c2_r2.crossbar.mux_5.mux 0:pe_c2_r2.regb.m_in 0:pe_c2_r2.regb.in 0:pe_c2_r2.crossbar.out5 0:pe_c2_r2.crossbar.mux_5.out 0:pe_c2_r2.regb.reg 1:pe_c2_r2.regb.out 1:pe_c2_r2.regb.m_out 0:pe_c1_r3.crossbar.mux_2.mux 0:pe_c1_r4.in0 0:pe_c1_r3.out2 0:pe_c1_r3.crossbar.out2 0:pe_c1_r3.crossbar.mux_2.out 2:pe_c2_r2.reg3.m_enable 2:pe_c2_r2.reg3.reg 0:pe_c2_r2.reg3.out 0:pe_c2_r2.reg3.m_out 1:pe_c2_r2.reg3.m_enable 1:pe_c2_r2.reg3.reg 2:pe_c2_r2.reg3.out 2:pe_c2_r2.reg3.m_out 1:pe_c2_r2.regb.m_enable 1:pe_c2_r2.regb.reg 2:pe_c2_r2.regb.out 2:pe_c2_r2.regb.m_out 0:pe_c1_r0.crossbar.in4 1:pe_c1_r3.crossbar.mux_4.in2 1:pe_c1_r3.crossbar.mux_4.mux 1:pe_c1_r3.rega.m_in 1:pe_c1_r3.crossbar.out4 1:pe_c1_r3.rega.in 1:pe_c1_r3.crossbar.mux_4.out 1:pe_c1_r3.mux_2.in1 1:pe_c1_r3.mux_2.mux 1:pe_c1_r3.mux_2.out 1:pe_c1_r3.crossbar.in2 1:pe_c1_r3.reg0.m_enable 1:pe_c1_r3.reg0.reg 2:pe_c1_r3.reg0.out 2:pe_c1_r3.reg0.m_out 1:pe_c1_r3.rega.reg 2:pe_c1_r3.rega.out 2:pe_c1_r3.rega.m_out 0:pe_c1_r4.crossbar.mux_0.mux 0:pe_c1_r4.out0 0:pe_c1_r3.in2 0:pe_c1_r4.crossbar.out0 0:pe_c1_r4.crossbar.mux_0.out 0:pe_c1_r3.crossbar.mux_2.in0 0:pe_c1_r2.mux_0.in0 0:pe_c1_r2.crossbar.mux_2.mux 0:pe_c1_r3.in0 0:pe_c1_r2.out2 0:pe_c1_r2.crossbar.out2 0:pe_c1_r2.crossbar.mux_2.out 0:pe_c1_r3.reg0.in 0:pe_c1_r3.reg0.m_in 0:pe_c1_r3.reg0.reg 1:pe_c1_r3.reg0.out 1:pe_c1_r3.reg0.m_out 0:pe_c1_r2.mux_0.mux 0:pe_c1_r2.mux_0.out 0:pe_c1_r2.crossbar.in0 0:pe_c1_r3.reg2.in 0:pe_c1_r3.reg2.m_in 0:pe_c1_r4.crossbar.mux_0.in0 0:pe_c1_r1.mux_0.in0 0:pe_c1_r2.crossbar.mux_1.in0 0:pe_c1_r2.crossbar.mux_1.mux 0:pe_c2_r2.in3 0:pe_c1_r2.out1 0:pe_c1_r2.crossbar.out1 0:pe_c1_r2.crossbar.mux_1.out 0:pe_c1_r2.crossbar.mux_2.in0 0:pe_c2_r2.reg3.in 0:pe_c2_r2.reg3.m_in 0:pe_c2_r2.reg3.reg 1:pe_c2_r2.reg3.out 1:pe_c2_r2.reg3.m_out 0:pe_c2_r2.crossbar.mux_5.in3 0:pe_c1_r3.mux_0.in1 0:pe_c1_r3.mux_0.mux 0:pe_c1_r3.mux_0.out 0:pe_c1_r3.crossbar.in0 0:pe_c1_r0.ALU.out 0:pe_c2_r2.mux_3.in1 0:pe_c2_r2.mux_3.mux 0:pe_c2_r2.mux_3.out 0:pe_c2_r2.crossbar.in3 0:pe_c1_r1.crossbar.mux_2.in0 0:pe_c1_r1.mux_0.mux 0:pe_c1_r1.mux_0.out 0:pe_c1_r1.crossbar.in0 0:pe_c1_r1.crossbar.mux_2.mux 0:pe_c1_r2.in0 0:pe_c1_r1.out2 0:pe_c1_r1.crossbar.out2 0:pe_c1_r1.crossbar.mux_2.out 0:pe_c1_r4.mux_0.in0 0:pe_c1_r4.mux_0.mux 0:pe_c1_r4.mux_0.out 0:pe_c1_r4.crossbar.in0 2:pe_c1_r3.ALU.in_a 2:pe_c1_r3.reg0.m_enable 2:pe_c1_r3.reg0.reg 0:pe_c1_r3.reg0.out 0:pe_c1_r3.reg0.m_out 2:pe_c2_r2.ALU.in_b 
0x5faff4643ce0:0:pe_c3_r0.crossbar.mux_2.in3 0:pe_c4_r1.crossbar.mux_5.in3 0:pe_c4_r1.crossbar.mux_5.mux 0:pe_c4_r1.regb.m_in 0:pe_c4_r1.regb.in 0:pe_c4_r1.crossbar.out5 0:pe_c4_r1.crossbar.mux_5.out 0:pe_c4_r1.reg3.in 0:pe_c4_r1.reg3.m_in 1:pe_c4_r1.reg3.out 0:pe_c4_r1.reg3.reg 1:pe_c4_r1.reg3.m_out 1:pe_c4_r1.regb.out 0:pe_c4_r1.regb.reg 1:pe_c4_r1.regb.m_out 0:pe_c3_r1.mux_0.in0 1:pe_c3_r1.crossbar.mux_4.in3 1:pe_c3_r1.crossbar.mux_4.mux 1:pe_c3_r1.rega.m_in 1:pe_c3_r1.crossbar.out4 1:pe_c3_r1.rega.in 1:pe_c3_r1.crossbar.mux_4.out 1:pe_c3_r1.mux_3.in1 1:pe_c3_r1.mux_3.mux 1:pe_c3_r1.mux_3.out 1:pe_c3_r1.crossbar.in3 1:pe_c3_r1.rega.reg 2:pe_c3_r1.rega.out 2:pe_c3_r1.rega.m_out 0:pe_c3_r0.crossbar.mux_2.mux 0:pe_c3_r1.in0 0:pe_c3_r0.out2 0:pe_c3_r0.crossbar.out2 0:pe_c3_r0.crossbar.mux_2.out 0:pe_c2_r0.crossbar.mux_1.in4 0:pe_c3_r0.in3 0:pe_c2_r0.crossbar.mux_1.mux 0:pe_c2_r0.out1 0:pe_c2_r0.crossbar.out1 0:pe_c2_r0.crossbar.mux_1.out 1:pe_c4_r1.reg3.m_enable 1:pe_c4_r1.reg3.reg 2:pe_c4_r1.reg3.out 2:pe_c4_r1.reg3.m_out 1:pe_c4_r1.regb.m_enable 1:pe_c4_r1.regb.reg 2:pe_c4_r1.regb.out 2:pe_c4_r1.regb.m_out 0:pe_c3_r1.crossbar.mux_1.in0 0:pe_c4_r1.in3 0:pe_c3_r1.crossbar.mux_1.mux 0:pe_c3_r1.out1 0:pe_c3_r1.crossbar.out1 0:pe_c3_r1.crossbar.mux_1.out 0:pe_c2_r0.RES.reg 1:pe_c2_r0.RES.out 1:pe_c2_r0.RES.m_out 0:pe_c2_r0.crossbar.in4 1:pe_c2_r0.RES.m_enable 1:pe_c2_r0.RES.reg 2:pe_c2_r0.RES.out 2:pe_c2_r0.RES.m_out 0:pe_c2_r0.ALU.out 0:pe_c2_r0.RES.in 0:pe_c2_r0.RES.m_in 0:pe_c3_r1.reg3.m_enable 0:pe_c3_r1.reg3.reg 1:pe_c3_r1.reg3.out 1:pe_c3_r1.reg3.m_out 0:pe_c4_r1.mux_3.in1 0:pe_c4_r1.mux_3.mux 0:pe_c4_r1.mux_3.out 0:pe_c4_r1.crossbar.in3 0:pe_c3_r1.mux_0.mux 0:pe_c3_r1.mux_0.out 0:pe_c3_r1.crossbar.in0 0:pe_c3_r0.mux_3.in0 0:pe_c3_r0.mux_3.mux 0:pe_c3_r0.mux_3.out 0:pe_c3_r0.crossbar.in3 2:pe_c2_r0.crossbar.in5 2:pe_c2_r0.crossbar.mux_2.in5 2:pe_c2_r0.crossbar.mux_2.mux 2:pe_c2_r1.in0 2:pe_c2_r0.out2 2:pe_c2_r0.crossbar.out2 2:pe_c2_r0.crossbar.mux_2.out 2:pe_c2_r1.crossbar.mux_1.in0 2:pe_c2_r1.crossbar.mux_1.mux 2:pe_c3_r1.in3 2:pe_c2_r1.out1 2:pe_c2_r1.crossbar.out1 2:pe_c2_r1.crossbar.mux_1.out 2:pe_c2_r1.mux_0.in0 2:pe_c2_r1.mux_0.mux 2:pe_c2_r1.mux_0.out 2:pe_c2_r1.crossbar.in0 2:pe_c3_r1.ALU.in_a 2:pe_c3_r1.reg3.in 2:pe_c3_r1.reg3.m_in 2:pe_c3_r1.reg3.reg 0:pe_c3_r1.reg3.out 0:pe_c3_r1.reg3.m_out 2:pe_c4_r1.ALU.in_b 2:pe_c4_r1.reg3.m_enable 2:pe_c4_r1.reg3.reg 0:pe_c4_r1.reg3.out 0:pe_c4_r1.reg3.m_out 
0x5faff4643ed0:2:pe_c0_r1.regb.out 1:pe_c0_r1.regb.reg 2:pe_c0_r1.regb.m_out 1:pe_c0_r2.crossbar.mux_4.in0 1:pe_c0_r2.crossbar.mux_4.mux 1:pe_c0_r2.rega.m_in 1:pe_c0_r2.rega.in 1:pe_c0_r2.crossbar.out4 1:pe_c0_r2.crossbar.mux_4.out 1:pe_c0_r2.mux_0.in0 1:pe_c0_r2.mux_0.mux 1:pe_c0_r2.mux_0.out 1:pe_c0_r2.crossbar.in0 2:pe_c0_r1.ALU.in_b 2:pe_c0_r2.rega.out 1:pe_c0_r2.rega.reg 2:pe_c0_r2.rega.m_out 1:pe_c0_r1.ALU.out 1:pe_c0_r1.crossbar.in4 1:pe_c0_r1.crossbar.mux_2.in4 1:pe_c0_r1.crossbar.mux_2.mux 1:pe_c0_r2.in0 1:pe_c0_r1.out2 1:pe_c0_r1.crossbar.out2 1:pe_c0_r1.crossbar.mux_2.out 1:pe_c0_r1.crossbar.mux_5.in4 1:pe_c0_r1.crossbar.mux_5.mux 1:pe_c0_r1.regb.m_in 1:pe_c0_r1.regb.in 1:pe_c0_r1.crossbar.out5 1:pe_c0_r1.crossbar.mux_5.out 2:pe_c0_r2.ALU.in_a 
0x5faff46440c0:1:pe_c1_r1.ALU.out 1:pe_c1_r1.crossbar.in4 1:pe_c1_r1.crossbar.mux_2.in4 1:pe_c1_r1.crossbar.mux_2.mux 1:pe_c1_r2.in0 1:pe_c1_r1.out2 1:pe_c1_r1.crossbar.out2 1:pe_c1_r1.crossbar.mux_2.out 1:pe_c1_r1.crossbar.mux_4.in4 1:pe_c1_r1.crossbar.mux_4.mux 1:pe_c1_r1.rega.m_in 1:pe_c1_r1.crossbar.out4 1:pe_c1_r1.rega.in 1:pe_c1_r1.crossbar.mux_4.out 1:pe_c1_r1.rega.reg 2:pe_c1_r1.rega.out 2:pe_c1_r1.rega.m_out 1:pe_c1_r2.crossbar.mux_5.in0 1:pe_c1_r2.crossbar.mux_5.mux 1:pe_c1_r2.regb.m_in 1:pe_c1_r2.regb.in 1:pe_c1_r2.crossbar.out5 1:pe_c1_r2.crossbar.mux_5.out 1:pe_c1_r2.mux_0.in0 1:pe_c1_r2.mux_0.mux 1:pe_c1_r2.mux_0.out 1:pe_c1_r2.crossbar.in0 1:pe_c1_r2.regb.reg 2:pe_c1_r2.regb.out 2:pe_c1_r2.regb.m_out 2:pe_c1_r1.ALU.in_a 2:pe_c1_r2.ALU.in_b 
0x5faff46442b0:0:pe_c1_r2.ALU.in_a 2:pe_c0_r2.ALU.out 2:pe_c0_r2.crossbar.in4 2:pe_c0_r2.crossbar.mux_1.in4 2:pe_c0_r2.crossbar.mux_1.mux 2:pe_c0_r2.out1 2:pe_c0_r2.crossbar.out1 2:pe_c1_r2.in3 2:pe_c0_r2.crossbar.mux_1.out 2:pe_c1_r2.crossbar.mux_4.in3 2:pe_c1_r2.crossbar.mux_4.mux 2:pe_c1_r2.rega.m_in 2:pe_c1_r2.crossbar.out4 2:pe_c1_r2.rega.in 2:pe_c1_r2.crossbar.mux_4.out 2:pe_c1_r2.mux_3.in0 2:pe_c1_r2.mux_3.mux 2:pe_c1_r2.mux_3.out 2:pe_c1_r2.crossbar.in3 2:pe_c1_r2.rega.reg 0:pe_c1_r2.rega.out 0:pe_c1_r2.rega.m_out 
0x5faff4644650:0:pe_c1_r2.ALU.in_b 2:pe_c1_r2.ALU.out 2:pe_c1_r2.crossbar.in4 2:pe_c1_r2.crossbar.mux_5.in4 2:pe_c1_r2.crossbar.mux_5.mux 2:pe_c1_r2.regb.m_in 2:pe_c1_r2.regb.in 2:pe_c1_r2.crossbar.out5 2:pe_c1_r2.crossbar.mux_5.out 2:pe_c1_r2.regb.reg 0:pe_c1_r2.regb.out 0:pe_c1_r2.regb.m_out 
0x5faff46447c0:1:pe_c1_r2.ALU.in_a 0:pe_c1_r2.crossbar.mux_4.mux 0:pe_c1_r2.rega.m_in 0:pe_c1_r2.rega.in 0:pe_c1_r2.crossbar.out4 0:pe_c1_r2.crossbar.mux_4.out 0:pe_c1_r2.ALU.out 0:pe_c1_r2.crossbar.in4 0:pe_c1_r2.rega.reg 1:pe_c1_r2.rega.out 1:pe_c1_r2.rega.m_out 0:pe_c1_r2.crossbar.mux_4.in4 
0x5faff4644950:1:pe_c2_r2.crossbar.mux_4.in3 1:pe_c2_r2.crossbar.mux_4.mux 1:pe_c2_r2.rega.m_in 1:pe_c2_r2.crossbar.out4 1:pe_c2_r2.rega.in 1:pe_c2_r2.crossbar.mux_4.out 1:pe_c2_r2.mux_3.in0 1:pe_c2_r2.mux_3.mux 1:pe_c2_r2.mux_3.out 1:pe_c2_r2.crossbar.in3 1:pe_c2_r2.rega.reg 2:pe_c2_r2.rega.out 2:pe_c2_r2.rega.m_out 1:pe_c1_r2.ALU.out 1:pe_c1_r2.crossbar.in4 1:pe_c1_r2.crossbar.mux_1.in4 1:pe_c1_r2.crossbar.mux_1.mux 1:pe_c2_r2.in3 1:pe_c1_r2.out1 1:pe_c1_r2.crossbar.out1 1:pe_c1_r2.crossbar.mux_1.out 1:pe_c1_r2.crossbar.mux_2.in4 1:pe_c1_r2.crossbar.mux_2.mux 1:pe_c1_r3.in0 1:pe_c1_r2.out2 1:pe_c1_r2.crossbar.out2 1:pe_c1_r2.crossbar.mux_2.out 1:pe_c1_r3.crossbar.mux_5.in0 1:pe_c1_r3.crossbar.mux_5.mux 1:pe_c1_r3.regb.m_in 1:pe_c1_r3.regb.in 1:pe_c1_r3.crossbar.out5 1:pe_c1_r3.crossbar.mux_5.out 1:pe_c1_r3.mux_0.in0 1:pe_c1_r3.mux_0.mux 1:pe_c1_r3.mux_0.out 1:pe_c1_r3.crossbar.in0 1:pe_c1_r3.regb.reg 2:pe_c1_r3.regb.out 2:pe_c1_r3.regb.m_out 2:pe_c1_r3.ALU.in_b 2:pe_c2_r2.ALU.in_a 
0x5faff4644ae0:0:pe_c1_r1.ALU.in_a 2:pe_c1_r1.ALU.out 2:pe_c1_r1.crossbar.in4 2:pe_c1_r1.crossbar.mux_4.in4 2:pe_c1_r1.crossbar.mux_4.mux 2:pe_c1_r1.rega.m_in 2:pe_c1_r1.crossbar.out4 2:pe_c1_r1.rega.in 2:pe_c1_r1.crossbar.mux_4.out 2:pe_c1_r1.rega.reg 0:pe_c1_r1.rega.out 0:pe_c1_r1.rega.m_out 
0x5faff4644c40:2:pe_c0_r1.ALU.out 2:pe_c0_r1.crossbar.in4 0:pe_c1_r1.ALU.in_b 2:pe_c0_r1.crossbar.mux_1.in4 2:pe_c0_r1.crossbar.mux_1.mux 2:pe_c0_r1.out1 2:pe_c1_r1.in3 2:pe_c0_r1.crossbar.out1 2:pe_c0_r1.crossbar.mux_1.out 2:pe_c1_r1.crossbar.mux_5.in3 2:pe_c1_r1.crossbar.mux_5.mux 2:pe_c1_r1.regb.m_in 2:pe_c1_r1.regb.in 2:pe_c1_r1.crossbar.out5 2:pe_c1_r1.crossbar.mux_5.out 2:pe_c1_r1.mux_3.in0 2:pe_c1_r1.mux_3.mux 2:pe_c1_r1.mux_3.out 2:pe_c1_r1.crossbar.in3 2:pe_c1_r1.regb.reg 0:pe_c1_r1.regb.out 0:pe_c1_r1.regb.m_out 
0x5faff4644df0:0:pe_c2_r1.mux_3.in0 0:pe_c2_r1.mux_3.mux 0:pe_c2_r1.mux_3.out 0:pe_c2_r1.crossbar.in3 0:pe_c3_r1.crossbar.mux_4.in3 0:pe_c3_r1.crossbar.mux_4.mux 0:pe_c3_r1.rega.m_in 0:pe_c3_r1.rega.in 0:pe_c3_r1.crossbar.out4 0:pe_c3_r1.crossbar.mux_4.out 0:pe_c2_r1.crossbar.mux_1.in3 1:pe_c3_r1.ALU.in_a 0:pe_c1_r1.crossbar.in4 0:pe_c3_r1.in3 0:pe_c2_r1.crossbar.mux_1.mux 0:pe_c2_r1.out1 0:pe_c2_r1.crossbar.out1 0:pe_c2_r1.crossbar.mux_1.out 0:pe_c3_r1.rega.reg 1:pe_c3_r1.rega.out 1:pe_c3_r1.rega.m_out 0:pe_c1_r1.ALU.out 0:pe_c3_r1.mux_3.in0 0:pe_c3_r1.mux_3.mux 0:pe_c3_r1.mux_3.out 0:pe_c3_r1.crossbar.in3 0:pe_c1_r1.crossbar.mux_1.in4 0:pe_c1_r1.crossbar.mux_1.mux 0:pe_c2_r1.in3 0:pe_c1_r1.out1 0:pe_c1_r1.crossbar.out1 0:pe_c1_r1.crossbar.mux_1.out 
0x5faff4644f80:1:pe_c3_r1.crossbar.mux_5.in4 1:pe_c3_r1.crossbar.mux_5.mux 1:pe_c3_r1.regb.m_in 1:pe_c3_r1.regb.in 1:pe_c3_r1.crossbar.out5 1:pe_c3_r1.crossbar.mux_5.out 1:pe_c3_r1.regb.reg 2:pe_c3_r1.regb.out 2:pe_c3_r1.regb.m_out 1:pe_c3_r1.ALU.out 1:pe_c3_r1.crossbar.in4 1:pe_c3_r1.crossbar.mux_1.in4 1:pe_c3_r1.crossbar.mux_1.mux 1:pe_c4_r1.in3 1:pe_c3_r1.out1 1:pe_c3_r1.crossbar.out1 1:pe_c3_r1.crossbar.mux_1.out 1:pe_c4_r1.crossbar.mux_4.in3 1:pe_c4_r1.crossbar.mux_4.mux 1:pe_c4_r1.rega.m_in 1:pe_c4_r1.crossbar.out4 1:pe_c4_r1.rega.in 1:pe_c4_r1.crossbar.mux_4.out 1:pe_c4_r1.mux_3.in0 1:pe_c4_r1.mux_3.mux 1:pe_c4_r1.mux_3.out 1:pe_c4_r1.crossbar.in3 1:pe_c4_r1.rega.reg 2:pe_c4_r1.rega.out 2:pe_c4_r1.rega.m_out 2:pe_c3_r1.ALU.in_b 2:pe_c4_r1.ALU.in_a 
0x5faff4645160:0:pe_c2_r2.ALU.in_a 2:pe_c2_r2.rega.reg 0:pe_c2_r2.rega.out 0:pe_c2_r2.rega.m_out 2:pe_c2_r2.ALU.out 2:pe_c2_r2.crossbar.in4 2:pe_c2_r2.crossbar.mux_4.in4 2:pe_c2_r2.crossbar.mux_4.mux 2:pe_c2_r2.rega.m_in 2:pe_c2_r2.rega.in 2:pe_c2_r2.crossbar.out4 2:pe_c2_r2.crossbar.mux_4.out 
0x5faff46452c0:0:pe_c2_r2.ALU.out 0:pe_c2_r2.crossbar.in4 0:pe_c2_r2.crossbar.mux_1.in4 0:pe_c3_r2.in3 0:pe_c2_r2.crossbar.mux_1.mux 0:pe_c2_r2.out1 0:pe_c2_r2.crossbar.out1 0:pe_c2_r2.crossbar.mux_1.out 0:pe_c3_r2.mux_3.in0 0:pe_c3_r2.mux_3.mux 0:pe_c3_r2.mux_3.out 0:pe_c3_r2.crossbar.in3 1:pe_c3_r2.ALU.in_a 0:pe_c3_r2.crossbar.mux_4.in3 0:pe_c3_r2.crossbar.mux_4.mux 0:pe_c3_r2.rega.m_in 0:pe_c3_r2.rega.in 0:pe_c3_r2.crossbar.out4 0:pe_c3_r2.crossbar.mux_4.out 0:pe_c3_r2.rega.reg 1:pe_c3_r2.rega.out 1:pe_c3_r2.rega.m_out 
0x5faff4645450:0:pe_c3_r1.ALU.in_a 2:pe_c3_r1.crossbar.mux_4.in1 2:pe_c3_r1.crossbar.mux_4.mux 2:pe_c3_r1.rega.m_in 2:pe_c3_r1.crossbar.out4 2:pe_c3_r1.rega.in 2:pe_c3_r1.crossbar.mux_4.out 2:pe_c3_r1.mux_1.in0 2:pe_c3_r1.mux_1.mux 2:pe_c3_r1.mux_1.out 2:pe_c3_r1.crossbar.in1 2:pe_c3_r1.rega.reg 0:pe_c3_r1.rega.out 0:pe_c3_r1.rega.m_out 2:pe_c4_r1.ALU.out 2:pe_c4_r1.crossbar.in4 2:pe_c4_r1.crossbar.mux_3.in4 2:pe_c4_r1.crossbar.mux_3.mux 2:pe_c4_r1.out3 2:pe_c3_r1.in1 2:pe_c4_r1.crossbar.out3 2:pe_c4_r1.crossbar.mux_3.out 
0x5faff4645600:0:pe_c3_r2.crossbar.mux_5.mux 0:pe_c3_r2.regb.m_in 0:pe_c3_r2.regb.in 0:pe_c3_r2.crossbar.out5 0:pe_c3_r2.crossbar.mux_5.out 0:pe_c3_r2.mux_0.in0 0:pe_c3_r2.mux_0.mux 0:pe_c3_r2.mux_0.out 0:pe_c3_r2.crossbar.in0 1:pe_c3_r2.ALU.in_b 0:pe_c3_r1.crossbar.mux_2.in4 0:pe_c3_r1.crossbar.mux_2.mux 0:pe_c3_r2.in0 0:pe_c3_r1.out2 0:pe_c3_r1.crossbar.out2 0:pe_c3_r1.crossbar.mux_2.out 0:pe_c3_r1.ALU.out 0:pe_c3_r1.crossbar.in4 0:pe_c3_r2.crossbar.mux_5.in0 0:pe_c3_r2.regb.reg 1:pe_c3_r2.regb.out 1:pe_c3_r2.regb.m_out 
0x5faff4645790:0:pe_c1_r3.ALU.in_a 2:pe_c1_r3.ALU.out 2:pe_c1_r3.crossbar.in4 2:pe_c1_r3.crossbar.mux_4.in4 2:pe_c1_r3.crossbar.mux_4.mux 2:pe_c1_r3.rega.m_in 2:pe_c1_r3.crossbar.out4 2:pe_c1_r3.rega.in 2:pe_c1_r3.crossbar.mux_4.out 2:pe_c1_r3.rega.reg 0:pe_c1_r3.rega.out 0:pe_c1_r3.rega.m_out 
0x5faff4645b00:0:pe_c1_r3.ALU.out 0:pe_c1_r3.crossbar.in4 1:pe_c1_r3.ALU.in_a 0:pe_c1_r3.crossbar.mux_4.in4 0:pe_c1_r3.crossbar.mux_4.mux 0:pe_c1_r3.rega.m_in 0:pe_c1_r3.rega.in 0:pe_c1_r3.crossbar.out4 0:pe_c1_r3.crossbar.mux_4.out 0:pe_c1_r3.rega.reg 1:pe_c1_r3.rega.out 1:pe_c1_r3.rega.m_out 
0x5faff4645c90:2:pe_c0_r0.crossbar.mux_5.in1 2:pe_c0_r0.crossbar.mux_5.mux 2:pe_c0_r0.regb.m_in 2:pe_c0_r0.regb.in 2:pe_c0_r0.crossbar.out5 2:pe_c0_r0.crossbar.mux_5.out 2:pe_c0_r0.mux_1.in0 2:pe_c0_r0.mux_1.mux 2:pe_c0_r0.mux_1.out 2:pe_c0_r0.crossbar.in1 2:pe_c0_r0.regb.reg 0:pe_c0_r0.regb.out 0:pe_c0_r0.regb.m_out 0:pe_c0_r0.ALU.in_b 2:pe_c1_r0.ALU.out 2:pe_c1_r0.crossbar.in4 2:pe_c1_r0.crossbar.mux_3.in4 2:pe_c1_r0.crossbar.mux_3.mux 2:pe_c1_r0.out3 2:pe_c0_r0.in1 2:pe_c1_r0.crossbar.out3 2:pe_c1_r0.crossbar.mux_3.out 
0x5faff4645e40:0:pe_c2_r3.ALU.in_a 2:pe_c2_r3.crossbar.mux_4.in1 2:pe_c2_r3.crossbar.mux_4.mux 2:pe_c2_r3.rega.m_in 2:pe_c2_r3.rega.in 2:pe_c2_r3.crossbar.out4 2:pe_c2_r3.crossbar.mux_4.out 2:pe_c2_r3.mux_1.in0 2:pe_c2_r3.mux_1.mux 2:pe_c2_r3.mux_1.out 2:pe_c2_r3.crossbar.in1 2:pe_c2_r3.rega.reg 0:pe_c2_r3.rega.out 0:pe_c2_r3.rega.m_out 2:pe_c3_r1.ALU.out 2:pe_c3_r1.crossbar.in4 2:pe_c3_r1.crossbar.mux_2.in4 2:pe_c3_r1.crossbar.mux_2.mux 2:pe_c3_r2.in0 2:pe_c3_r1.out2 2:pe_c3_r1.crossbar.out2 2:pe_c3_r1.crossbar.mux_2.out 2:pe_c3_r2.crossbar.mux_2.in0 2:pe_c3_r2.crossbar.mux_2.mux 2:pe_c3_r3.in0 2:pe_c3_r2.out2 2:pe_c3_r2.crossbar.out2 2:pe_c3_r2.crossbar.mux_2.out 2:pe_c3_r2.mux_0.in0 2:pe_c3_r2.mux_0.mux 2:pe_c3_r2.mux_0.out 2:pe_c3_r2.crossbar.in0 2:pe_c3_r3.crossbar.mux_3.in0 2:pe_c3_r3.crossbar.mux_3.mux 2:pe_c3_r3.out3 2:pe_c3_r3.crossbar.out3 2:pe_c2_r3.in1 2:pe_c3_r3.crossbar.mux_3.out 2:pe_c3_r3.mux_0.in0 2:pe_c3_r3.mux_0.mux 2:pe_c3_r3.mux_0.out 2:pe_c3_r3.crossbar.in0 
0x5faff46461e0:0:pe_c2_r3.ALU.out 1:pe_c1_r3.regb.out 0:pe_c1_r3.regb.reg 1:pe_c1_r3.regb.m_out 0:pe_c1_r3.crossbar.mux_5.in1 0:pe_c1_r3.crossbar.mux_5.mux 0:pe_c1_r3.regb.m_in 0:pe_c1_r3.regb.in 0:pe_c1_r3.crossbar.out5 0:pe_c1_r3.crossbar.mux_5.out 1:pe_c1_r3.ALU.in_b 0:pe_c2_r3.crossbar.in4 0:pe_c1_r3.mux_1.in0 0:pe_c1_r3.mux_1.mux 0:pe_c1_r3.mux_1.out 0:pe_c1_r3.crossbar.in1 0:pe_c2_r3.crossbar.mux_3.in4 0:pe_c2_r3.crossbar.mux_3.mux 0:pe_c2_r3.out3 0:pe_c1_r3.in1 0:pe_c2_r3.crossbar.out3 0:pe_c2_r3.crossbar.mux_3.out 
0x5faff4646370:1:pe_c3_r2.ALU.out 1:pe_c3_r2.crossbar.in4 1:pe_c2_r1.crossbar.mux_3.in2 1:pe_c2_r1.crossbar.mux_3.mux 1:pe_c2_r1.out3 1:pe_c1_r1.in1 1:pe_c2_r1.crossbar.out3 1:pe_c2_r1.crossbar.mux_3.out 1:pe_c1_r1.crossbar.mux_3.in1 1:pe_c1_r1.crossbar.mux_3.mux 1:pe_c1_r1.out3 1:pe_c0_r1.in1 1:pe_c1_r1.crossbar.out3 1:pe_c1_r1.crossbar.mux_3.out 1:pe_c1_r1.mux_1.in0 1:pe_c1_r1.mux_1.mux 1:pe_c1_r1.mux_1.out 1:pe_c1_r1.crossbar.in1 1:pe_c2_r1.mux_2.in0 1:pe_c2_r1.mux_2.mux 1:pe_c2_r1.mux_2.out 1:pe_c2_r1.crossbar.in2 1:pe_c2_r2.crossbar.mux_0.in1 1:pe_c2_r2.crossbar.mux_0.mux 1:pe_c2_r2.out0 1:pe_c2_r2.crossbar.out0 1:pe_c2_r1.in2 1:pe_c2_r2.crossbar.mux_0.out 1:pe_c2_r2.mux_1.in0 1:pe_c2_r2.mux_1.mux 1:pe_c2_r2.mux_1.out 1:pe_c2_r2.crossbar.in1 1:pe_c3_r2.crossbar.mux_3.in4 1:pe_c3_r2.crossbar.mux_3.mux 1:pe_c3_r2.out3 1:pe_c2_r2.in1 1:pe_c3_r2.crossbar.out3 1:pe_c3_r2.crossbar.mux_3.out 1:pe_c0_r1.crossbar.mux_3.in1 1:pe_c0_r1.crossbar.mux_3.mux 1:pe_c0_r1.out3 1:pe_c0_r1.crossbar.out3 1:pe_c0_r1.crossbar.mux_3.out 1:pe_c0_r1.mux_1.in0 1:pe_c0_r1.mux_1.mux 1:pe_c0_r1.mux_1.out 1:pe_c0_r1.crossbar.in1 1:mem_4.in1 1:mem_4.mux_data.in1 1:mem_4.mux_data.mux 1:mem_4.mux_data.out 1:mem_4.mem_unit.data_in 
0x5faff4646500:1:mem_3.in4 1:pe_c0_r4.crossbar.mux_3.in0 1:pe_c0_r4.crossbar.mux_3.mux 1:pe_c0_r4.out3 1:pe_c0_r4.crossbar.out3 1:pe_c0_r4.crossbar.mux_3.out 1:pe_c0_r4.mux_0.in0 1:pe_c0_r4.mux_0.mux 1:pe_c0_r4.mux_0.out 1:pe_c0_r4.crossbar.in0 1:pe_c0_r3.mux_1.in0 1:pe_c0_r3.mux_1.mux 1:pe_c0_r3.mux_1.out 1:pe_c0_r3.crossbar.in1 1:pe_c1_r3.crossbar.mux_3.in4 1:pe_c1_r3.crossbar.mux_3.mux 1:pe_c1_r3.out3 1:pe_c0_r3.in1 1:pe_c1_r3.crossbar.out3 1:pe_c1_r3.crossbar.mux_3.out 1:pe_c0_r3.crossbar.mux_2.in1 1:pe_c0_r3.crossbar.mux_2.mux 1:pe_c0_r4.in0 1:pe_c0_r3.out2 1:pe_c0_r3.crossbar.out2 1:pe_c0_r3.crossbar.mux_2.out 1:pe_c1_r3.ALU.out 1:pe_c1_r3.crossbar.in4 1:mem_3.mux_data.in4 1:mem_3.mux_data.mux 1:mem_3.mux_data.out 1:mem_3.mem_unit.data_in 
0x5faff46466b0:1:pe_c4_r0.crossbar.mux_5.in3 1:pe_c4_r0.crossbar.mux_5.mux 1:pe_c4_r0.regb.m_in 1:pe_c4_r0.regb.in 1:pe_c4_r0.crossbar.out5 1:pe_c4_r0.crossbar.mux_5.out 1:pe_c4_r0.mux_3.in0 1:pe_c4_r0.mux_3.mux 1:pe_c4_r0.mux_3.out 1:pe_c4_r0.crossbar.in3 1:pe_c4_r0.regb.reg 2:pe_c4_r0.regb.out 2:pe_c4_r0.regb.m_out 1:pe_c3_r0.rega.reg 2:pe_c3_r0.rega.out 2:pe_c3_r0.rega.m_out 0:pe_c3_r0.rega.m_enable 0:pe_c3_r0.rega.reg 1:pe_c3_r0.rega.out 1:pe_c3_r0.rega.m_out 1:pe_c3_r0.ALU.in_a 1:pe_c3_r0.ALU.out 1:pe_c3_r0.RES.in 1:pe_c3_r0.RES.m_in 1:pe_c3_r0.RES.reg 2:pe_c3_r0.RES.out 2:pe_c3_r0.RES.m_out 1:pe_c3_r0.crossbar.in4 1:pe_c3_r0.crossbar.mux_1.in4 1:pe_c3_r0.crossbar.mux_1.mux 1:pe_c4_r0.in3 1:pe_c3_r0.out1 1:pe_c3_r0.crossbar.out1 1:pe_c3_r0.crossbar.mux_1.out 1:pe_c3_r0.crossbar.mux_4.in4 1:pe_c3_r0.crossbar.mux_4.mux 1:pe_c3_r0.rega.m_in 1:pe_c3_r0.crossbar.out4 1:pe_c3_r0.rega.in 1:pe_c3_r0.crossbar.mux_4.out 2:pe_c3_r0.ALU.in_a 2:pe_c3_r0.crossbar.in5 2:pe_c3_r0.crossbar.mux_4.in5 2:pe_c3_r0.crossbar.mux_4.mux 2:pe_c3_r0.rega.m_in 2:pe_c3_r0.crossbar.out4 2:pe_c3_r0.rega.in 2:pe_c3_r0.crossbar.mux_4.out 2:pe_c3_r0.rega.reg 0:pe_c3_r0.rega.out 0:pe_c3_r0.rega.m_out 2:pe_c4_r0.ALU.in_b 
0x5faff4646840:0:pe_c1_r0.crossbar.mux_5.mux 0:pe_c1_r0.regb.m_in 0:pe_c1_r0.regb.in 0:pe_c1_r0.crossbar.out5 0:pe_c1_r0.crossbar.mux_5.out 0:pe_c1_r0.crossbar.mux_5.in5 1:pe_c1_r0.crossbar.mux_4.in4 1:pe_c1_r0.crossbar.mux_4.mux 1:pe_c1_r0.rega.m_in 1:pe_c1_r0.crossbar.out4 1:pe_c1_r0.rega.in 1:pe_c1_r0.crossbar.mux_4.out 1:pe_c1_r0.rega.reg 2:pe_c1_r0.rega.out 2:pe_c1_r0.rega.m_out 0:pe_c1_r0.crossbar.in5 0:pe_c1_r0.regb.reg 1:pe_c1_r0.regb.out 1:pe_c1_r0.regb.m_out 2:pe_c1_r0.ALU.in_a 2:pe_c1_r0.RES.m_enable 2:pe_c1_r0.RES.reg 0:pe_c1_r0.RES.out 0:pe_c1_r0.RES.m_out 1:pe_c1_r0.ALU.in_b 1:pe_c1_r0.ALU.out 1:pe_c1_r0.RES.in 1:pe_c1_r0.RES.m_in 1:pe_c1_r0.RES.reg 2:pe_c1_r0.RES.out 2:pe_c1_r0.RES.m_out 1:pe_c1_r0.crossbar.in4 
0x5faff4646bd0:2:mem_0.in0 2:mem_0.mux_addr.in0 2:mem_0.mux_addr.out 2:mem_0.mux_addr.mux 2:mem_0.mem_unit.addr 2:pe_c0_r0.crossbar.in5 2:pe_c0_r0.crossbar.mux_3.in5 2:pe_c0_r0.crossbar.mux_3.mux 2:pe_c0_r0.out3 2:pe_c0_r0.crossbar.out3 2:pe_c0_r0.crossbar.mux_3.out 1:pe_c0_r0.RES.out 0:pe_c0_r0.RES.reg 1:pe_c0_r0.RES.m_out 0:pe_c0_r0.ALU.out 0:pe_c0_r0.RES.in 0:pe_c0_r0.RES.m_in 1:pe_c0_r0.RES.m_enable 2:pe_c0_r0.RES.out 1:pe_c0_r0.RES.reg 2:pe_c0_r0.RES.m_out 
0x5faff4646d60:0:mem_0.mem_unit.data_out 0:pe_c0_r0.in3 0:mem_0.out 0:pe_c0_r1.mux_0.in0 0:pe_c0_r1.mux_0.mux 0:pe_c0_r1.mux_0.out 0:pe_c0_r1.crossbar.in0 0:pe_c0_r2.in0 0:pe_c0_r1.out2 0:pe_c0_r1.crossbar.out2 0:pe_c0_r1.crossbar.mux_2.mux 0:pe_c0_r1.crossbar.mux_2.out 0:pe_c0_r1.crossbar.mux_2.in0 0:pe_c0_r0.rega.reg 1:pe_c0_r0.rega.out 1:pe_c0_r0.rega.m_out 1:pe_c0_r2.ALU.in_a 0:pe_c0_r0.mux_3.mux 0:pe_c0_r0.mux_3.out 0:pe_c0_r0.crossbar.in3 0:pe_c0_r0.mux_3.in0 0:pe_c0_r0.crossbar.mux_4.in3 0:pe_c0_r0.crossbar.mux_4.mux 0:pe_c0_r0.rega.m_in 0:pe_c0_r0.rega.in 0:pe_c0_r0.crossbar.out4 0:pe_c0_r0.crossbar.mux_4.out 0:pe_c0_r0.crossbar.mux_2.in3 0:pe_c0_r0.crossbar.mux_2.mux 0:pe_c0_r1.in0 0:pe_c0_r0.crossbar.out2 0:pe_c0_r0.out2 0:pe_c0_r0.crossbar.mux_2.out 0:pe_c0_r2.rega.reg 1:pe_c0_r2.rega.out 1:pe_c0_r2.rega.m_out 0:pe_c0_r2.mux_0.mux 0:pe_c0_r2.mux_0.out 0:pe_c0_r2.crossbar.in0 1:pe_c0_r0.ALU.in_a 0:pe_c0_r2.mux_0.in0 0:pe_c0_r2.crossbar.mux_4.mux 0:pe_c0_r2.rega.m_in 0:pe_c0_r2.crossbar.out4 0:pe_c0_r2.rega.in 0:pe_c0_r2.crossbar.mux_4.out 0:pe_c0_r2.crossbar.mux_4.in0 
0x5faff4646f80:1:pe_c1_r1.crossbar.mux_5.in3 1:pe_c1_r1.crossbar.mux_5.mux 1:pe_c1_r1.regb.m_in 1:pe_c1_r1.regb.in 1:pe_c1_r1.crossbar.out5 1:pe_c1_r1.crossbar.mux_5.out 1:pe_c1_r1.mux_3.in0 1:pe_c1_r1.mux_3.mux 1:pe_c1_r1.mux_3.out 1:pe_c1_r1.crossbar.in3 1:pe_c1_r1.regb.reg 2:pe_c1_r1.regb.out 2:pe_c1_r1.regb.m_out 1:pe_c0_r2.ALU.out 1:pe_c0_r2.crossbar.in4 1:pe_c0_r2.crossbar.mux_0.in4 1:pe_c0_r2.crossbar.mux_0.mux 1:pe_c0_r2.out0 1:pe_c0_r1.in2 1:pe_c0_r2.crossbar.out0 1:pe_c0_r2.crossbar.mux_0.out 1:pe_c0_r2.crossbar.mux_5.in4 1:pe_c0_r2.crossbar.mux_5.mux 1:pe_c0_r2.regb.m_in 1:pe_c0_r2.regb.in 1:pe_c0_r2.crossbar.out5 1:pe_c0_r2.crossbar.mux_5.out 2:pe_c0_r2.regb.out 1:pe_c0_r2.regb.reg 2:pe_c0_r2.regb.m_out 1:pe_c0_r1.crossbar.mux_1.in2 1:pe_c0_r1.crossbar.mux_1.mux 1:pe_c1_r1.in3 1:pe_c0_r1.out1 1:pe_c0_r1.crossbar.out1 1:pe_c0_r1.crossbar.mux_1.out 1:pe_c0_r1.mux_2.in0 1:pe_c0_r1.mux_2.mux 1:pe_c0_r1.mux_2.out 1:pe_c0_r1.crossbar.in2 2:pe_c0_r2.ALU.in_b 2:pe_c1_r1.ALU.in_b 
0x5faff4647150:1:pe_c1_r0.crossbar.mux_2.in3 1:pe_c1_r0.crossbar.mux_2.mux 1:pe_c1_r1.in0 1:pe_c1_r0.out2 1:pe_c1_r0.crossbar.out2 1:pe_c1_r0.crossbar.mux_2.out 1:pe_c1_r0.mux_3.in0 1:pe_c1_r0.mux_3.mux 1:pe_c1_r0.mux_3.out 1:pe_c1_r0.crossbar.in3 1:pe_c2_r1.crossbar.mux_2.in3 1:pe_c2_r1.crossbar.mux_2.mux 1:pe_c2_r2.in0 1:pe_c2_r1.out2 1:pe_c2_r1.crossbar.out2 1:pe_c2_r1.crossbar.mux_2.out 1:pe_c1_r1.crossbar.mux_1.in0 1:pe_c1_r1.crossbar.mux_1.mux 1:pe_c2_r1.in3 1:pe_c1_r1.out1 1:pe_c1_r1.crossbar.out1 1:pe_c1_r1.crossbar.mux_1.out 1:pe_c1_r1.mux_0.in0 1:pe_c1_r1.mux_0.mux 1:pe_c1_r1.mux_0.out 1:pe_c1_r1.crossbar.in0 1:pe_c2_r1.mux_3.in0 1:pe_c2_r1.mux_3.mux 1:pe_c2_r1.mux_3.out 1:pe_c2_r1.crossbar.in3 1:pe_c2_r2.crossbar.mux_3.in0 1:pe_c2_r2.crossbar.mux_3.mux 1:pe_c2_r2.out3 1:pe_c1_r2.in1 1:pe_c2_r2.crossbar.out3 1:pe_c2_r2.crossbar.mux_3.out 1:pe_c2_r2.mux_0.in0 1:pe_c2_r2.mux_0.mux 1:pe_c2_r2.mux_0.out 1:pe_c2_r2.crossbar.in0 1:pe_c1_r2.crossbar.mux_4.in1 1:pe_c1_r2.crossbar.mux_4.mux 1:pe_c1_r2.rega.m_in 1:pe_c1_r2.crossbar.out4 1:pe_c1_r2.rega.in 1:pe_c1_r2.crossbar.mux_4.out 2:pe_c0_r1.ALU.in_a 1:pe_c1_r2.mux_1.in0 1:pe_c1_r2.mux_1.mux 1:pe_c1_r2.mux_1.out 1:pe_c1_r2.crossbar.in1 1:pe_c1_r2.rega.reg 2:pe_c1_r2.rega.out 2:pe_c1_r2.rega.m_out 1:pe_c0_r1.crossbar.mux_4.in0 1:pe_c0_r1.crossbar.mux_4.mux 1:pe_c0_r1.rega.m_in 1:pe_c0_r1.rega.in 1:pe_c0_r1.crossbar.out4 1:pe_c0_r1.crossbar.mux_4.out 1:pe_c0_r1.mux_0.in0 1:pe_c0_r1.mux_0.mux 1:pe_c0_r1.mux_0.out 1:pe_c0_r1.crossbar.in0 2:pe_c0_r1.rega.out 1:pe_c0_r1.rega.reg 2:pe_c0_r1.rega.m_out 1:pe_c0_r0.ALU.out 1:pe_c0_r0.crossbar.in4 1:pe_c0_r0.crossbar.mux_1.in4 1:pe_c0_r0.crossbar.mux_1.mux 1:pe_c1_r0.in3 1:pe_c0_r0.out1 1:pe_c0_r0.crossbar.out1 1:pe_c0_r0.crossbar.mux_1.out 1:pe_c0_r0.crossbar.mux_2.in4 1:pe_c0_r0.crossbar.mux_2.mux 1:pe_c0_r1.in0 1:pe_c0_r0.out2 1:pe_c0_r0.crossbar.out2 1:pe_c0_r0.crossbar.mux_2.out 2:pe_c1_r2.ALU.in_a 
0x5faff4647300:0:pe_c4_r0.ALU.in_b 2:pe_c3_r0.ALU.out 2:pe_c3_r0.crossbar.in4 2:pe_c3_r0.crossbar.mux_1.in4 2:pe_c3_r0.crossbar.mux_1.mux 2:pe_c4_r0.in3 2:pe_c3_r0.out1 2:pe_c3_r0.crossbar.out1 2:pe_c3_r0.crossbar.mux_1.out 2:pe_c4_r0.crossbar.mux_5.in3 2:pe_c4_r0.crossbar.mux_5.mux 2:pe_c4_r0.regb.m_in 2:pe_c4_r0.regb.in 2:pe_c4_r0.crossbar.out5 2:pe_c4_r0.crossbar.mux_5.out 2:pe_c4_r0.mux_3.in0 2:pe_c4_r0.mux_3.mux 2:pe_c4_r0.mux_3.out 2:pe_c4_r0.crossbar.in3 2:pe_c4_r0.regb.reg 0:pe_c4_r0.regb.out 0:pe_c4_r0.regb.m_out 
0x5faff4647460:0:pe_c0_r4.mux_1.in1 0:pe_c0_r4.mux_1.mux 0:pe_c0_r4.mux_1.out 0:pe_c0_r4.crossbar.in1 0:pe_c1_r0.reg1.reg 1:pe_c1_r0.reg1.out 1:pe_c1_r0.reg1.m_out 0:pe_c3_r4.reg1.m_enable 1:pe_c3_r4.reg1.out 0:pe_c3_r4.reg1.reg 1:pe_c3_r4.reg1.m_out 0:pe_c0_r4.crossbar.mux_0.in1 0:pe_c0_r4.out0 0:pe_c0_r4.crossbar.mux_0.mux 0:pe_c0_r4.crossbar.out0 0:pe_c0_r3.in2 0:pe_c0_r4.crossbar.mux_0.out 0:pe_c1_r0.reg1.in 0:pe_c1_r0.reg1.m_in 1:pe_c1_r0.crossbar.mux_3.in1 1:pe_c1_r0.crossbar.mux_3.mux 1:pe_c1_r0.out3 1:pe_c0_r0.in1 1:pe_c1_r0.crossbar.out3 1:pe_c1_r0.crossbar.mux_3.out 1:pe_c1_r0.mux_1.in1 1:pe_c1_r0.mux_1.mux 1:pe_c1_r0.mux_1.out 1:pe_c1_r0.crossbar.in1 0:pe_c0_r3.reg2.reg 1:pe_c0_r3.reg2.out 1:pe_c0_r3.reg2.m_out 0:pe_c0_r3.reg2.in 0:pe_c0_r3.reg2.m_in 1:mem_0.in0 1:mem_0.mux_addr.in0 1:mem_0.mux_addr.out 1:mem_0.mux_addr.mux 1:mem_0.mem_unit.addr 1:pe_c3_r4.mux_1.in1 1:pe_c3_r4.mux_1.mux 1:pe_c3_r4.mux_1.out 1:pe_c3_r4.crossbar.in1 1:pe_c3_r4.reg1.in 1:pe_c3_r4.reg1.m_in 1:pe_c3_r4.reg1.reg 2:pe_c3_r4.reg1.out 2:pe_c3_r4.reg1.m_out 1:pe_c0_r3.mux_2.in1 1:pe_c0_r3.mux_2.mux 1:pe_c0_r3.mux_2.out 1:pe_c0_r3.crossbar.in2 0:pe_c1_r4.reg1.reg 1:pe_c1_r4.reg1.out 1:pe_c1_r4.reg1.m_out 1:pe_c1_r4.reg1.m_enable 1:pe_c1_r4.reg1.reg 2:pe_c1_r4.reg1.out 2:pe_c1_r4.reg1.m_out 1:pe_c3_r4.crossbar.mux_3.in1 1:pe_c3_r4.crossbar.mux_3.mux 1:pe_c3_r4.out3 1:pe_c2_r4.in1 1:pe_c3_r4.crossbar.out3 1:pe_c3_r4.crossbar.mux_3.out 1:pe_c4_r3.crossbar.mux_2.in0 1:pe_c4_r3.crossbar.mux_2.mux 1:pe_c4_r4.in0 1:pe_c4_r3.out2 1:pe_c4_r3.crossbar.out2 1:pe_c4_r3.crossbar.mux_2.out 1:pe_c4_r3.mux_0.in1 1:pe_c4_r3.mux_0.mux 1:pe_c4_r3.mux_0.out 1:pe_c4_r3.crossbar.in0 0:pe_c4_r3.reg0.m_enable 1:pe_c4_r3.reg0.out 0:pe_c4_r3.reg0.reg 1:pe_c4_r3.reg0.m_out 0:pe_c1_r4.reg1.m_enable 1:pe_c0_r3.crossbar.mux_3.in2 1:pe_c0_r3.crossbar.mux_3.mux 1:pe_c0_r3.out3 1:pe_c0_r3.crossbar.out3 1:pe_c0_r3.crossbar.mux_3.out 1:pe_c4_r4.crossbar.mux_3.in0 1:pe_c4_r4.crossbar.mux_3.mux 1:pe_c4_r4.out3 1:pe_c3_r4.in1 1:pe_c4_r4.crossbar.out3 1:pe_c4_r4.crossbar.mux_3.out 1:pe_c4_r4.mux_0.in0 1:pe_c4_r4.mux_0.mux 1:pe_c4_r4.mux_0.out 1:pe_c4_r4.crossbar.in0 1:pe_c0_r0.mux_1.in0 1:pe_c0_r0.mux_1.mux 1:pe_c0_r0.mux_1.out 1:pe_c0_r0.crossbar.in1 1:pe_c2_r4.reg1.in 1:pe_c2_r4.reg1.m_in 1:pe_c2_r4.reg1.reg 2:pe_c2_r4.reg1.out 2:pe_c2_r4.reg1.m_out 1:mem_4.in3 1:mem_4.mux_addr.in3 1:mem_4.mux_addr.out 1:mem_4.mux_addr.mux 1:mem_4.mem_unit.addr 1:pe_c0_r0.crossbar.mux_3.in1 1:pe_c0_r0.crossbar.mux_3.mux 1:pe_c0_r0.out3 1:pe_c0_r0.crossbar.out3 1:pe_c0_r0.crossbar.mux_3.out 0:pe_c2_r0.crossbar.mux_3.in1 0:pe_c1_r0.in1 0:pe_c2_r0.crossbar.mux_3.mux 0:pe_c2_r0.out3 0:pe_c2_r0.crossbar.out3 0:pe_c2_r0.crossbar.mux_3.out 2:pe_c0_r4.reg1.in 2:pe_c0_r4.reg1.m_in 2:pe_c0_r4.reg1.reg 0:pe_c0_r4.reg1.out 0:pe_c0_r4.reg1.m_out 2:pe_c1_r4.crossbar.mux_3.in1 2:pe_c1_r4.crossbar.mux_3.mux 2:pe_c1_r4.out3 2:pe_c0_r4.in1 2:pe_c1_r4.crossbar.out3 2:pe_c1_r4.crossbar.mux_3.out 2:pe_c1_r4.mux_1.in1 2:pe_c1_r4.mux_1.mux 2:pe_c1_r4.mux_1.out 2:pe_c1_r4.crossbar.in1 2:pe_c1_r4.reg1.in 2:pe_c1_r4.reg1.m_in 2:pe_c1_r4.reg1.reg 0:pe_c1_r4.reg1.out 0:pe_c1_r4.reg1.m_out 2:pe_c2_r0.reg1.in 2:pe_c2_r0.reg1.m_in 2:pe_c2_r0.reg1.reg 0:pe_c2_r0.reg1.out 0:pe_c2_r0.reg1.m_out 2:pe_c2_r4.crossbar.mux_3.in1 2:pe_c2_r4.crossbar.mux_3.mux 2:pe_c2_r4.out3 2:pe_c1_r4.in1 2:pe_c2_r4.crossbar.out3 2:pe_c2_r4.crossbar.mux_3.out 2:pe_c2_r4.mux_1.in1 2:pe_c2_r4.mux_1.mux 2:pe_c2_r4.mux_1.out 2:pe_c2_r4.crossbar.in1 2:pe_c3_r0.crossbar.mux_3.in1 2:pe_c3_r0.crossbar.mux_3.mux 2:pe_c3_r0.out3 2:pe_c2_r0.in1 2:pe_c3_r0.crossbar.out3 2:pe_c3_r0.crossbar.mux_3.out 2:pe_c3_r0.mux_1.in0 2:pe_c3_r0.mux_1.mux 2:pe_c3_r0.mux_1.out 2:pe_c3_r0.crossbar.in1 2:pe_c3_r4.reg1.m_enable 2:pe_c3_r4.reg1.reg 0:pe_c3_r4.reg1.out 0:pe_c3_r4.reg1.m_out 2:pe_c4_r0.ALU.out 2:pe_c4_r0.crossbar.in4 2:pe_c4_r0.crossbar.mux_2.in4 2:pe_c4_r0.crossbar.mux_2.mux 2:pe_c4_r1.in0 2:pe_c4_r0.out2 2:pe_c4_r0.crossbar.out2 2:pe_c4_r0.crossbar.mux_2.out 2:pe_c4_r0.crossbar.mux_3.in4 2:pe_c4_r0.crossbar.mux_3.mux 2:pe_c4_r0.out3 2:pe_c3_r0.in1 2:pe_c4_r0.crossbar.out3 2:pe_c4_r0.crossbar.mux_3.out 2:pe_c4_r1.crossbar.mux_2.in0 2:pe_c4_r1.crossbar.mux_2.mux 2:pe_c4_r2.in0 2:pe_c4_r1.out2 2:pe_c4_r1.crossbar.out2 2:pe_c4_r1.crossbar.mux_2.out 2:pe_c4_r1.mux_0.in0 2:pe_c4_r1.mux_0.mux 2:pe_c4_r1.mux_0.out 2:pe_c4_r1.crossbar.in0 2:pe_c4_r2.crossbar.mux_2.in0 2:pe_c4_r2.crossbar.mux_2.mux 2:pe_c4_r3.in0 2:pe_c4_r2.out2 2:pe_c4_r2.crossbar.out2 2:pe_c4_r2.crossbar.mux_2.out 2:pe_c4_r2.mux_0.in0 2:pe_c4_r2.mux_0.mux 2:pe_c4_r2.mux_0.out 2:pe_c4_r2.crossbar.in0 2:pe_c4_r3.reg0.in 2:pe_c4_r3.reg0.m_in 2:pe_c4_r3.reg0.reg 0:pe_c4_r3.reg0.out 0:pe_c4_r3.reg0.m_out 0:pe_c2_r0.mux_1.in1 0:pe_c2_r0.mux_1.mux 0:pe_c2_r0.mux_1.out 0:pe_c2_r0.crossbar.in1 
0x5faff46477c0:0:io_top_1.reg_out.reg 1:io_top_1.reg_out.out 1:io_top_1.reg_out.m_out 1:pe_c1_r0.crossbar.mux_5.in0 1:pe_c1_r0.crossbar.mux_5.mux 1:pe_c1_r0.regb.m_in 1:pe_c1_r0.regb.in 1:pe_c1_r0.crossbar.out5 1:pe_c1_r0.crossbar.mux_5.out 1:pe_c1_r0.mux_0.in0 1:pe_c1_r0.mux_0.mux 1:pe_c1_r0.mux_0.out 1:pe_c1_r0.crossbar.in0 1:pe_c1_r0.regb.reg 2:pe_c1_r0.regb.out 2:pe_c1_r0.regb.m_out 0:io_top_1.IOPin.out 0:io_top_1.reg_out.m_in 0:io_top_1.reg_out.in 1:pe_c3_r0.mux_3.in0 1:pe_c3_r0.mux_3.mux 1:pe_c3_r0.mux_3.out 1:pe_c3_r0.crossbar.in3 1:pe_c3_r0.regb.reg 2:pe_c3_r0.regb.out 2:pe_c3_r0.regb.m_out 1:pe_c2_r0.crossbar.mux_1.in3 1:pe_c2_r0.crossbar.mux_1.mux 1:pe_c3_r0.in3 1:pe_c2_r0.out1 1:pe_c2_r0.crossbar.out1 1:pe_c2_r0.crossbar.mux_1.out 1:pe_c2_r0.mux_3.in0 1:pe_c2_r0.mux_3.mux 1:pe_c2_r0.mux_3.out 1:pe_c2_r0.crossbar.in3 1:pe_c3_r0.crossbar.mux_5.in3 1:pe_c3_r0.crossbar.mux_5.mux 1:pe_c3_r0.regb.m_in 1:pe_c3_r0.regb.in 1:pe_c3_r0.crossbar.out5 1:pe_c3_r0.crossbar.mux_5.out 1:io_top_1.out 1:pe_c1_r0.in0 2:pe_c1_r0.ALU.in_b 2:pe_c3_r0.ALU.in_b 1:pe_c1_r0.crossbar.mux_1.in0 1:pe_c1_r0.crossbar.mux_1.mux 1:pe_c2_r0.in3 1:pe_c1_r0.out1 1:pe_c1_r0.crossbar.out1 1:pe_c1_r0.crossbar.mux_1.out 
0x5faff4648280:0:pe_c4_r0.ALU.in_a 2:pe_c4_r0.const_val.out 2:pe_c4_r0.crossbar.in6 2:pe_c4_r0.crossbar.mux_4.in6 2:pe_c4_r0.crossbar.mux_4.mux 2:pe_c4_r0.rega.m_in 2:pe_c4_r0.crossbar.out4 2:pe_c4_r0.rega.in 2:pe_c4_r0.crossbar.mux_4.out 2:pe_c4_r0.rega.reg 0:pe_c4_r0.rega.out 0:pe_c4_r0.rega.m_out 
0x5faff4648420:0:pe_c3_r1.crossbar.mux_5.in6 0:pe_c3_r1.crossbar.mux_5.mux 0:pe_c3_r1.regb.m_in 0:pe_c3_r1.regb.in 0:pe_c3_r1.crossbar.out5 0:pe_c3_r1.crossbar.mux_5.out 1:pe_c3_r1.ALU.in_b 0:pe_c3_r1.const_val.out 0:pe_c3_r1.crossbar.in6 0:pe_c3_r1.regb.reg 1:pe_c3_r1.regb.out 1:pe_c3_r1.regb.m_out 
0x5faff46485f0:0:pe_c2_r3.ALU.in_b 2:pe_c2_r3.const_val.out 2:pe_c2_r3.crossbar.in6 2:pe_c2_r3.crossbar.mux_5.in6 2:pe_c2_r3.crossbar.mux_5.mux 2:pe_c2_r3.regb.m_in 2:pe_c2_r3.regb.in 2:pe_c2_r3.crossbar.out5 2:pe_c2_r3.crossbar.mux_5.out 2:pe_c2_r3.regb.reg 0:pe_c2_r3.regb.out 0:pe_c2_r3.regb.m_out 
0x5faff46487c0:0:pe_c1_r3.ALU.in_b 2:pe_c1_r3.const_val.out 2:pe_c1_r3.crossbar.in6 2:pe_c1_r3.crossbar.mux_5.in6 2:pe_c1_r3.crossbar.mux_5.mux 2:pe_c1_r3.regb.m_in 2:pe_c1_r3.regb.in 2:pe_c1_r3.crossbar.out5 2:pe_c1_r3.crossbar.mux_5.out 2:pe_c1_r3.regb.reg 0:pe_c1_r3.regb.out 0:pe_c1_r3.regb.m_out 
0x5faff4648990:0:pe_c3_r1.ALU.in_b 2:pe_c3_r1.const_val.out 2:pe_c3_r1.crossbar.in6 2:pe_c3_r1.crossbar.mux_5.in6 2:pe_c3_r1.crossbar.mux_5.mux 2:pe_c3_r1.regb.m_in 2:pe_c3_r1.regb.in 2:pe_c3_r1.crossbar.out5 2:pe_c3_r1.crossbar.mux_5.out 2:pe_c3_r1.regb.reg 0:pe_c3_r1.regb.out 0:pe_c3_r1.regb.m_out 
0x5faff4648b60:0:pe_c1_r0.crossbar.mux_4.mux 0:pe_c1_r0.rega.m_in 0:pe_c1_r0.rega.in 0:pe_c1_r0.crossbar.out4 0:pe_c1_r0.crossbar.mux_4.out 0:pe_c1_r0.crossbar.mux_4.in6 0:pe_c1_r0.const_val.out 0:pe_c1_r0.crossbar.in6 1:pe_c1_r0.ALU.in_a 0:pe_c1_r0.rega.reg 1:pe_c1_r0.rega.out 1:pe_c1_r0.rega.m_out 
BitStream {
ContextsUsed: {10}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {1}
RegOutConfig: {0}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
IOPinConfig: {0}
IOPinConfig: {0}
IOPinConfig: {0}
RegInConfig: {x}
RegInConfig: {x}
RegInConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
RegOutConfig: {x}
MuxAddr: {xxx}
MuxAddr: {000}
MuxAddr: {000}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxAddr: {001}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxAddr: {xxx}
MuxData: {xxx}
MuxData: {xxx}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {0}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {010}
MuxAddr: {xxx}
MuxData: {xxx}
MuxData: {100}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {1}
WriteRq: {0}
MuxAddr: {xxx}
MuxAddr: {011}
MuxAddr: {xxx}
MuxData: {xxx}
MuxData: {001}
MuxData: {xxx}
WriteRq: {0}
WriteRq: {1}
WriteRq: {0}
ALUconfig: {1010}
ALUconfig: {1100}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {0}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {x}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000110000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {011}
Mux2config: {011}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {101}
Mux4config: {011}
Mux4config: {xxx}
Mux4config: {110}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {001}
ALUconfig: {xxxx}
ALUconfig: {1011}
ALUconfig: {0010}
Mux0config: {0}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {0}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {010}
Mux1config: {100}
Mux2config: {000}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux4config: {011}
Mux4config: {000}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {100}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {1011}
ALUconfig: {0010}
Mux0config: {0}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {0}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {100}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {000}
Mux4config: {000}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {100}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {x}
Mux2config: {x}
Mux2config: {1}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {1}
Reg2config: {0}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {001}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {010}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {1}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {x}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {001}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {000}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1011}
ALUconfig: {0000}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {0}
Mux3config: {0}
RESConfig: {0}
RESConfig: {1}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {1}
Reg1config: {0}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000001}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {000}
Mux1config: {011}
Mux2config: {100}
Mux2config: {011}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {100}
Mux4config: {110}
Mux4config: {100}
Mux4config: {011}
Mux5config: {101}
Mux5config: {000}
Mux5config: {xxx}
ALUconfig: {0000}
ALUconfig: {1100}
ALUconfig: {0010}
Mux0config: {0}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {0}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {1}
Reg1config: {0}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {100}
Mux1config: {000}
Mux1config: {xxx}
Mux2config: {000}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {001}
Mux4config: {011}
Mux4config: {100}
Mux4config: {100}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {011}
ALUconfig: {0001}
ALUconfig: {0111}
ALUconfig: {0010}
Mux0config: {0}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {0}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000001111}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {000}
Mux1config: {100}
Mux1config: {xxx}
Mux2config: {000}
Mux2config: {100}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {100}
Mux4config: {001}
Mux4config: {011}
Mux5config: {110}
Mux5config: {000}
Mux5config: {100}
ALUconfig: {1000}
ALUconfig: {1101}
ALUconfig: {0001}
Mux0config: {1}
Mux0config: {0}
Mux0config: {x}
Mux1config: {0}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {1}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {1}
Reg0config: {0}
Reg0config: {0}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {1}
Reg2config: {0}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000001}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {000}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {100}
Mux3config: {xxx}
Mux4config: {100}
Mux4config: {010}
Mux4config: {100}
Mux5config: {001}
Mux5config: {000}
Mux5config: {110}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {0}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {0}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1100}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {1}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {0}
Mux3config: {0}
RESConfig: {1}
RESConfig: {0}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {x}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {100}
Mux1config: {011}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {101}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {011}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {0}
Mux1config: {0}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {0}
Mux2config: {x}
Mux3config: {0}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {011}
Mux1config: {xxx}
Mux1config: {000}
Mux2config: {xxx}
Mux2config: {011}
Mux2config: {xxx}
Mux3config: {001}
Mux3config: {010}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1000}
ALUconfig: {xxxx}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {0}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {1}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {0}
Reg1config: {1}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {1}
Reg3config: {0}
Reg3config: {0}
RegAConfig: {1}
RegAConfig: {0}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000001}
Mux0config: {xxx}
Mux0config: {001}
Mux0config: {xxx}
Mux1config: {100}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {000}
Mux3config: {001}
Mux4config: {xxx}
Mux4config: {011}
Mux4config: {100}
Mux5config: {011}
Mux5config: {xxx}
Mux5config: {110}
ALUconfig: {1000}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {x}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000001}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {100}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {001}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {110}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
ALUconfig: {0000}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {1}
RESConfig: {0}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {0}
RegBConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000001}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {100}
Mux1config: {100}
Mux2config: {011}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux4config: {xxx}
Mux4config: {100}
Mux4config: {101}
Mux5config: {110}
Mux5config: {011}
Mux5config: {xxx}
ALUconfig: {1000}
ALUconfig: {0111}
ALUconfig: {0001}
Mux0config: {0}
Mux0config: {x}
Mux0config: {x}
Mux1config: {0}
Mux1config: {x}
Mux1config: {0}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {1}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {0}
Reg3config: {0}
Reg3config: {1}
RegAConfig: {1}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000001111}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000001}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {000}
Mux1config: {100}
Mux1config: {xxx}
Mux2config: {100}
Mux2config: {xxx}
Mux2config: {100}
Mux3config: {001}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {011}
Mux4config: {011}
Mux4config: {001}
Mux5config: {110}
Mux5config: {100}
Mux5config: {110}
ALUconfig: {xxxx}
ALUconfig: {1101}
ALUconfig: {xxxx}
Mux0config: {0}
Mux0config: {x}
Mux0config: {0}
Mux1config: {x}
Mux1config: {x}
Mux1config: {1}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {0}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {1}
RegAConfig: {0}
RegAConfig: {x}
RegBConfig: {1}
RegBConfig: {0}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {000}
Mux3config: {xxx}
Mux3config: {100}
Mux3config: {001}
Mux4config: {011}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {000}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {0}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {000}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {1}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {0}
Reg1config: {1}
Reg1config: {0}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {001}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {1010}
ALUconfig: {xxxx}
ALUconfig: {1010}
Mux0config: {x}
Mux0config: {x}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {0}
Mux3config: {0}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {0}
RegAConfig: {1}
RegAConfig: {1}
RegBConfig: {0}
RegBConfig: {1}
RegBConfig: {1}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000101000000000}
ConstVal: {00000000000000000000101000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {100}
Mux2config: {xxx}
Mux2config: {100}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {100}
Mux4config: {xxx}
Mux4config: {110}
Mux4config: {110}
Mux5config: {xxx}
Mux5config: {011}
Mux5config: {011}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {0000}
Mux0config: {0}
Mux0config: {x}
Mux0config: {0}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {1}
Mux3config: {0}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {1}
Reg3config: {0}
Reg3config: {0}
RegAConfig: {1}
RegAConfig: {0}
RegAConfig: {0}
RegBConfig: {x}
RegBConfig: {1}
RegBConfig: {0}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {000}
Mux2config: {xxx}
Mux2config: {000}
Mux3config: {000}
Mux3config: {xxx}
Mux3config: {100}
Mux4config: {xxx}
Mux4config: {011}
Mux4config: {xxx}
Mux5config: {011}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {1}
Mux0config: {0}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {1}
Reg0config: {0}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {000}
Mux3config: {xxx}
Mux3config: {000}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {1}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {0}
Reg0config: {0}
Reg0config: {1}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {000}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
ALUconfig: {xxxx}
Mux0config: {x}
Mux0config: {0}
Mux0config: {x}
Mux1config: {x}
Mux1config: {x}
Mux1config: {x}
Mux2config: {x}
Mux2config: {x}
Mux2config: {x}
Mux3config: {x}
Mux3config: {x}
Mux3config: {x}
RESConfig: {x}
RESConfig: {x}
RESConfig: {x}
Reg0config: {x}
Reg0config: {x}
Reg0config: {x}
Reg1config: {x}
Reg1config: {x}
Reg1config: {x}
Reg2config: {x}
Reg2config: {x}
Reg2config: {x}
Reg3config: {x}
Reg3config: {x}
Reg3config: {x}
RegAConfig: {x}
RegAConfig: {x}
RegAConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
RegBConfig: {x}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
ConstVal: {00000000000000000000000000000000}
Mux0config: {xxx}
Mux0config: {xxx}
Mux0config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux1config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux2config: {xxx}
Mux3config: {xxx}
Mux3config: {000}
Mux3config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux4config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
Mux5config: {xxx}
}                  start of CGRA-ME +0.000000 @0.000000
               create architecture +0.014878 @0.014878
                       create MRRG +0.036358 @0.051236
                       reduce MRRG +0.192826 @0.244062
                           mapping +4.206285 @4.450347
post mapping checks and transforms +0.046940 @4.497287
                generate testbench +0.023654 @4.520941
                    end of CGRA-ME +0.009282 @4.530223
