{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525141916740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525141916743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  1 11:31:56 2018 " "Processing started: Tue May  1 11:31:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525141916743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141916743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FpgaOfRISCV -c FpgaOfRISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off FpgaOfRISCV -c FpgaOfRISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141916744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525141917262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525141917262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ScmOfRISCV " "Found entity 1: ScmOfRISCV" {  } { { "../rtl/ScmOfRISCV.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../rtl/Registers.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Registers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../rtl/InstructionMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../rtl/DataMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/DataMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../rtl/Control.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/Control.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/ALU.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525141931719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141931719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ScmOfRISCV " "Elaborating entity \"ScmOfRISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525141931800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 5 ScmOfRISCV.sv(67) " "Verilog HDL assignment warning at ScmOfRISCV.sv(67): truncated value with size 64 to match size of target (5)" {  } { { "../rtl/ScmOfRISCV.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525141931804 "|ScmOfRISCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:InstructionMemory_0 " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:InstructionMemory_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "InstructionMemory_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525141931857 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "InstructionMemory.sv(46) " "Verilog HDL Case Statement warning at InstructionMemory.sv(46): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/InstructionMemory.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/InstructionMemory.sv" 46 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1525141931858 "|ScmOfRISCV|InstructionMemory:InstructionMemory_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control_0 " "Elaborating entity \"Control\" for hierarchy \"Control:Control_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "Control_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525141931871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:Registers_0 " "Elaborating entity \"Registers\" for hierarchy \"Registers:Registers_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "Registers_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525141931881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl_0 " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "ALUControl_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525141932261 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(17) " "Verilog HDL Casex/Casez warning at ALUControl.sv(17): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 17 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525141932261 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(18) " "Verilog HDL Casex/Casez warning at ALUControl.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525141932261 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(19) " "Verilog HDL Casex/Casez warning at ALUControl.sv(19): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 19 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525141932262 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.sv(20) " "Verilog HDL Casex/Casez warning at ALUControl.sv(20): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 20 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1525141932262 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ALUControl.sv(14) " "Verilog HDL warning at ALUControl.sv(14): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1525141932262 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.sv(14) " "Verilog HDL Case Statement warning at ALUControl.sv(14): incomplete case statement has no default case item" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1525141932262 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtl ALUControl.sv(14) " "Verilog HDL Always Construct warning at ALUControl.sv(14): inferring latch(es) for variable \"ALUCtl\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525141932262 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ALUControl.sv(14) " "SystemVerilog RTL Coding error at ALUControl.sv(14): always_comb construct does not infer purely combinational logic." {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1525141932268 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[0\] ALUControl.sv(14) " "Inferred latch for \"ALUCtl\[0\]\" at ALUControl.sv(14)" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141932269 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[1\] ALUControl.sv(14) " "Inferred latch for \"ALUCtl\[1\]\" at ALUControl.sv(14)" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141932269 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[2\] ALUControl.sv(14) " "Inferred latch for \"ALUCtl\[2\]\" at ALUControl.sv(14)" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141932269 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtl\[3\] ALUControl.sv(14) " "Inferred latch for \"ALUCtl\[3\]\" at ALUControl.sv(14)" {  } { { "../rtl/ALUControl.sv" "" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ALUControl.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141932269 "|ScmOfRISCV|ALUControl:ALUControl_0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALUControl:ALUControl_0 " "Can't elaborate user hierarchy \"ALUControl:ALUControl_0\"" {  } { { "../rtl/ScmOfRISCV.sv" "ALUControl_0" { Text "/home/kobo/circuit/RISCV_Of_SingleCycleMachine/rtl/ScmOfRISCV.sv" 123 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525141932270 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525141932338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  1 11:32:12 2018 " "Processing ended: Tue May  1 11:32:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525141932338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525141932338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525141932338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141932338 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525141932632 ""}
