Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/softwares/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0196e0ec5564ca98a583c9d4d883f90 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.tx_uart
Compiling module xil_defaultlib.rx_uart
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tb_behav
