@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":11:7:11:10|Synthesizing work.main.architecture_main.
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":624:7:624:18|Port dacdsetpoint of component registerspaceports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":629:7:629:18|Port dacdreadback of component registerspaceports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":637:7:637:22|Port adcsampletoreadd of component registerspaceports not found on corresponding entity
@W: CD730 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1273:1:1273:13|Component declaration has 136 ports but entity declares 133 ports
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1835:1:1835:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1934:1:1934:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2033:1:2033:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2144:1:2144:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":997:10:997:19|Signal misodaca_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":998:10:998:19|Signal misodacb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":999:10:999:19|Signal misodacc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1000:10:1000:19|Signal misodacd_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1004:10:1004:21|Signal dacdsetpoint is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1053:10:1053:25|Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1070:10:1070:27|Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1083:10:1083:19|Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1090:10:1090:27|Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1103:10:1103:19|Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1110:10:1110:27|Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1123:10:1123:19|Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1130:10:1130:27|Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1143:10:1143:19|Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1150:10:1150:29|Signal uartlabrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1163:10:1163:21|Signal uartrxlabdbg is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":44:7:44:17|Synthesizing work.spidacports.spidac.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":38:7:38:20|Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":134:2:134:3|Feedback mux created for signal DacReadback[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:7:30:17|Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":30:7:30:19|Synthesizing work.ppscountports.ppscount.
Post processing for work.ppscountports.ppscount
Running optimization stage 1 on PPSCountPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":54:65:54:65|Feedback mux created for signal PPSAccum_i[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":54:65:54:65|Feedback mux created for signal LastPPS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on PPSCountPorts (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":33:7:33:22|Synthesizing work.uarttxfifoextclk.implementation.
@N: CD233 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":122:15:122:16|Using sequential encoding for type states.
@N: CD604 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":273:5:273:18|OTHERS clause is not synthesized.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":30:7:30:12|Synthesizing work.uarttx.behaviour.
@W: CD610 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":96:13:96:24|Index value 0 to 15 could be out of prefix range 7 downto 0. 
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":11:7:11:16|Synthesizing work.gated_fifo.rtl.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":11:7:11:10|Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Found RAM ram, depth=1024, width=8
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":205:2:205:3|Feedback mux created for signal CurrentState[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd":34:7:34:22|Synthesizing work.uartrxfifoextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":34:7:34:18|Synthesizing work.uartrxextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":32:7:32:15|Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal RReg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal samplecnt[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":61:5:61:6|Feedback mux created for signal DataO[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":30:7:30:17|Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":30:7:30:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":30:7:30:31|Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd":44:7:44:24|Synthesizing work.spidevicedualports.spidevicedual.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd":38:7:38:24|Synthesizing work.spimasterdualports.spimasterdual.
Post processing for work.spimasterdualports.spimasterdual
Running optimization stage 1 on SpiMasterDualPorts .......
Finished optimization stage 1 on SpiMasterDualPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.spidevicedualports.spidevicedual
Running optimization stage 1 on SpiDeviceDualPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd":155:2:155:3|Feedback mux created for signal ReadbackB[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd":155:2:155:3|Feedback mux created for signal ReadbackA[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDeviceDualPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":39:7:39:27|Synthesizing work.ltc2378accumquadports.ltc2378accumquad.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":30:7:30:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd":38:7:38:24|Synthesizing work.spimasterquadports.spimasterquad.
Post processing for work.spimasterquadports.spimasterquad
Running optimization stage 1 on SpiMasterQuadPorts .......
Finished optimization stage 1 on SpiMasterQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":30:7:30:31|Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
Post processing for work.ltc2378accumquadports.ltc2378accumquad
Running optimization stage 1 on Ltc2378AccumQuadPorts .......
@W: CL169 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":313:3:313:4|Pruning unused register SamplesThisSecond_7(31 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleD[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleC[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleB[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleA[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleToReadD[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleToReadC[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleToReadB[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleToReadA[47:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Feedback mux created for signal AdcSampleNumAccums[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(0) is always 1.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(1) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(2) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(3) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(4) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(5) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(6) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(7) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(8) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(9) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(10) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(11) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(12) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(13) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(14) is always 0.
@N: CL189 :"/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd":296:2:296:3|Register bit AdcSampleNumAccums(15) is always 0.
Finished optimization stage 1 on Ltc2378AccumQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":30:7:30:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd":44:7:44:21|Synthesizing work.spidacquadports.spidacquad.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd":38:7:38:24|Synthesizing work.spimasterquadports.spimasterquad.
Post processing for work.spimasterquadports.spimasterquad
Running optimization stage 1 on SpiMasterQuadPorts .......
Finished optimization stage 1 on SpiMasterQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
Post processing for work.spidacquadports.spidacquad
Running optimization stage 1 on SpiDacQuadPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd":187:2:187:3|Feedback mux created for signal DacReadbackD[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd":187:2:187:3|Feedback mux created for signal DacReadbackC[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd":187:2:187:3|Feedback mux created for signal DacReadbackB[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd":187:2:187:3|Feedback mux created for signal DacReadbackA[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDacQuadPorts (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 149MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd":14:7:14:24|Synthesizing work.registerspaceports.registerspace.
@E: CD395 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd":394:19:394:23|Constant width 8 does not match context width 32
@E: CD395 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd":414:19:414:23|Constant width 8 does not match context width 32
@E: CD395 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd":434:19:434:23|Constant width 8 does not match context width 32
@E: CD297 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd":381:8:381:14|Width mismatch, location has width 32, value 8
