
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033450                       # Number of seconds simulated
sim_ticks                                 33449954823                       # Number of ticks simulated
final_tick                               604952877942                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110859                       # Simulator instruction rate (inst/s)
host_op_rate                                   142986                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1073726                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911584                       # Number of bytes of host memory used
host_seconds                                 31153.15                       # Real time elapsed on the host
sim_insts                                  3453617109                       # Number of instructions simulated
sim_ops                                    4454459901                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1773440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       542592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1782016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4103168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1157632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1157632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13855                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13922                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32056                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9044                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9044                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53017710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16221008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53274093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122665876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57399                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53573                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42093                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34607879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34607879                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34607879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57399                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53017710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16221008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53274093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              157273755                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80215720                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432056                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24861566                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801149                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14145444                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13669082                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56760                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33518483                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158198234                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432056                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15713021                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32559254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846941                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4076148                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522279                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714721                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77189438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44630184     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613759      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949332      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2761113      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557135      5.90%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750569      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126066      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847681      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953599     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77189438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354445                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.972160                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34571970                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3946816                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31514999                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125298                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7030345                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095048                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177009505                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7030345                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36026575                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1508450                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435349                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172468                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2016242                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172346657                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689680                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       813473                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228848657                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784451918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784451918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79952485                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20336                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5395528                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26499792                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761554                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96622                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1947654                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163110569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137678831                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182383                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48939493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134333279                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77189438                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26829059     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14370099     18.62%     53.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12540156     16.25%     69.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7675162      9.94%     79.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8022628     10.39%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724422      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2087970      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557044      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382898      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77189438                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541507     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175364     21.45%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100501     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107994893     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085568      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693572     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4894877      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137678831                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716357                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817372                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005937                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353546855                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212070346                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133182095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138496203                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338503                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7569721                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408199                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7030345                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         918292                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58526                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163130431                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26499792                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761554                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021036                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135102042                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22771883                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576789                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547771                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416826                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4775888                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684234                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133331884                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133182095                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81833820                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199731537                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660299                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409719                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49519428                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805906                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70159093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619342                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32349385     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844042     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305541     11.84%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816439      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694912      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1124135      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006791      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876709      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141139      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70159093                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141139                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229148967                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333298154                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3026282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802157                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802157                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246638                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246638                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624938621                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174577988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182431959                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80215720                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29460654                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24019026                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1967281                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12404448                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11499607                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3175090                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87095                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29476720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             161874550                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29460654                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14674697                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35940003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10460911                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4887243                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14547013                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       950831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78773426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42833423     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2382150      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4425449      5.62%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4430003      5.62%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2744524      3.48%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2190518      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1366832      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1288467      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17112060     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78773426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367268                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017990                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30731539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4831697                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34529102                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       211984                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8469103                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4984016                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194208836                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8469103                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32955599                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         940692                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       839402                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32474136                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3094490                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187310290                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1289695                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       945795                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    263071011                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    873851781                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    873851781                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162538807                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100532204                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33308                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16004                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8607928                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17319502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8851935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110739                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2991233                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176546716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32008                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140597403                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59765581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    182782188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     78773426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784833                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897822                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26878319     34.12%     34.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17168547     21.79%     55.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11316082     14.37%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7426863      9.43%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7844743      9.96%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3765715      4.78%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2999261      3.81%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       678178      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       695718      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78773426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         875881     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165974     13.74%     86.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165713     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117602565     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1888426      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16003      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13601031      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7489378      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140597403                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752741                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1207568                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    361452954                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    236344616                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137367695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141804971                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       436636                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6723717                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1751                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2139653                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8469103                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481767                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        83882                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176578731                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       349159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17319502                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8851935                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16004                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1231051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1090985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2322036                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138723537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12974598                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1873866                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20285251                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19669387                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7310653                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729381                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137410913                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137367695                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87540344                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251258047                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712478                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348408                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94662672                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116557401                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60021769                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1990991                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70304323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150410                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26561657     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19747378     28.09%     65.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8206166     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4091651      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4081414      5.81%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1647939      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1650828      2.35%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       885901      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3431389      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70304323                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94662672                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116557401                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17308067                       # Number of memory references committed
system.switch_cpus1.commit.loads             10595785                       # Number of loads committed
system.switch_cpus1.commit.membars              16004                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16823937                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105009115                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2404035                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3431389                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           243452104                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361632918                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1442294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94662672                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116557401                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94662672                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847385                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847385                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180101                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180101                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       623160975                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190838443                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      178402894                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32008                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80215720                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28536987                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23411680                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1857186                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12226133                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11150177                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2906574                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        80272                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29521720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156941281                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28536987                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14056751                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33714672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9966123                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6738148                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14441314                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       741888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78053335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.470465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44338663     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3355565      4.30%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2937872      3.76%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3170502      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2790130      3.57%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1449485      1.86%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          950964      1.22%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2509727      3.22%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16550427     21.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78053335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355753                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.956490                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31048722                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6355873                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32076220                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       499766                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8072748                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4670457                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6023                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186095382                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47530                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8072748                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32590746                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3025841                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       845608                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31002450                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2515937                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     179781331                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13909                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1563568                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       696032                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          150                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    249564978                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    838478381                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    838478381                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    154948834                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94616095                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31004                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16259                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6697712                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17768524                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9279523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       223457                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2998574                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169502859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        30994                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136239744                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       264324                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     56187312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    171723097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1510                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78053335                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745470                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907130                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28070060     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16427945     21.05%     57.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11067177     14.18%     71.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7057999      9.04%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6933628      8.88%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4096899      5.25%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3113449      3.99%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       685677      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       600501      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78053335                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         997496     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            38      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        189986     13.26%     82.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       245499     17.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111987209     82.20%     82.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1858534      1.36%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14741      0.01%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14573990     10.70%     94.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7805270      5.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136239744                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698417                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1433019                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010518                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    352230165                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    225722128                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132421835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137672763                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       241878                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6466566                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          548                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          971                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2110617                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          552                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8072748                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2297976                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       148405                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169533858                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       285762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17768524                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9279523                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16252                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6314                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          971                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1138528                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1037160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2175688                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133865471                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13698533                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2374272                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21282708                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18964913                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7584175                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.668818                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132557510                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132421835                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86374077                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241080322                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.650821                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358279                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92160007                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112808075                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56729167                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1880668                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69980587                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.611991                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167458                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28239017     40.35%     40.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18832091     26.91%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7719619     11.03%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3951876      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3389436      4.84%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1678416      2.40%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1847337      2.64%     93.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       935088      1.34%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3387707      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69980587                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92160007                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112808075                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18470864                       # Number of memory references committed
system.switch_cpus2.commit.loads             11301958                       # Number of loads committed
system.switch_cpus2.commit.membars              14742                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16188692                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101493640                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2220345                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3387707                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236130122                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          347154986                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2162385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92160007                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112808075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92160007                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.870396                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.870396                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.148902                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.148902                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604622469                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181536392                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174664880                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29484                       # number of misc regfile writes
system.l20.replacements                         13870                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214942                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24110                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.915056                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.149647                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.187567                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5371.258708                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4663.404079                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.524537                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.455411                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35675                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35675                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9344                       # number of Writeback hits
system.l20.Writeback_hits::total                 9344                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35675                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35675                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35675                       # number of overall hits
system.l20.overall_hits::total                  35675                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13855                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13870                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13855                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13870                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13855                       # number of overall misses
system.l20.overall_misses::total                13870                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1772679076                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1775343735                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1772679076                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1775343735                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1772679076                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1775343735                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49530                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49545                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9344                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9344                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49530                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49545                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49530                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49545                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279729                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279948                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279729                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279948                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279729                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279948                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 127945.079466                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 127998.827325                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 127945.079466                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 127998.827325                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 127945.079466                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 127998.827325                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13855                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13870                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13855                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13870                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13855                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13870                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522980                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1641732744                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1644255724                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522980                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1641732744                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1644255724                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522980                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1641732744                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1644255724                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279729                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279948                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279729                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279948                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279729                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279948                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168198.666667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118493.882642                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118547.636914                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168198.666667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118493.882642                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118547.636914                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168198.666667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118493.882642                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118547.636914                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4254                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          397437                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14494                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.420795                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          302.685701                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.975636                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2002.833079                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7921.505584                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001267                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.195589                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.773585                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32568                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32568                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9754                       # number of Writeback hits
system.l21.Writeback_hits::total                 9754                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32568                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32568                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32568                       # number of overall hits
system.l21.overall_hits::total                  32568                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4239                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4253                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4239                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4253                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4239                       # number of overall misses
system.l21.overall_misses::total                 4253                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1831407                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    582682704                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      584514111                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1831407                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    582682704                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       584514111                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1831407                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    582682704                       # number of overall miss cycles
system.l21.overall_miss_latency::total      584514111                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36807                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36821                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9754                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9754                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36807                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36821                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36807                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36821                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115168                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115505                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115168                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115505                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115168                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115505                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 130814.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 137457.585280                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 137435.718552                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 130814.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 137457.585280                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 137435.718552                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 130814.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 137457.585280                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 137435.718552                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3044                       # number of writebacks
system.l21.writebacks::total                     3044                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4239                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4253                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4239                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4253                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4239                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4253                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1700278                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    542674330                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    544374608                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1700278                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    542674330                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    544374608                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1700278                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    542674330                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    544374608                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115168                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115505                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115168                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115505                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115168                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115505                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121448.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128019.422033                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127997.791676                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121448.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128019.422033                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127997.791676                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121448.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128019.422033                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127997.791676                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13933                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          772365                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26221                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.455970                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           34.216101                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.404002                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5644.844313                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6601.535584                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002785                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000603                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.459379                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.537234                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        74571                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  74571                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17079                       # number of Writeback hits
system.l22.Writeback_hits::total                17079                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        74571                       # number of demand (read+write) hits
system.l22.demand_hits::total                   74571                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        74571                       # number of overall hits
system.l22.overall_hits::total                  74571                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13922                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13933                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13922                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13933                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13922                       # number of overall misses
system.l22.overall_misses::total                13933                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1404392                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1898708550                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1900112942                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1404392                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1898708550                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1900112942                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1404392                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1898708550                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1900112942                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        88493                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              88504                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17079                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17079                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        88493                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               88504                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        88493                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              88504                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.157323                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.157428                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.157323                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.157428                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.157323                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.157428                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       127672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 136381.881195                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 136375.004809                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 136381.881195                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 136375.004809                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 136381.881195                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 136375.004809                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3791                       # number of writebacks
system.l22.writebacks::total                     3791                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13922                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13933                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13922                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13933                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13922                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13933                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1767419779                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1768721541                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1767419779                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1768721541                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1767419779                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1768721541                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.157323                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.157428                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.157323                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.157428                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.157323                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.157428                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 126951.571541                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 126944.774349                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 126951.571541                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 126944.774349                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 126951.571541                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 126944.774349                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988932                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554374                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875561.575646                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988932                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522260                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522260                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522260                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522260                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522260                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522260                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522279                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49530                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455618                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49786                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.299642                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.382252                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.617748                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825712                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174288                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672849                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006341                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006341                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006341                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157125                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157125                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157125                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157125                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157125                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12302176763                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12302176763                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12302176763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12302176763                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12302176763                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12302176763                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20829974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20829974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25163466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25163466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25163466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25163466                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007543                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007543                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006244                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78295.476614                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78295.476614                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78295.476614                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78295.476614                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78295.476614                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78295.476614                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9344                       # number of writebacks
system.cpu0.dcache.writebacks::total             9344                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107595                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107595                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107595                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107595                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107595                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107595                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49530                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49530                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49530                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49530                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49530                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2032317455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2032317455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2032317455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2032317455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2032317455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2032317455                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41032.050374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41032.050374                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41032.050374                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41032.050374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41032.050374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41032.050374                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995845                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099186681                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374053.306695                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995845                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14546997                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14546997                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14546997                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14546997                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14546997                       # number of overall hits
system.cpu1.icache.overall_hits::total       14546997                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2123042                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2123042                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2123042                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2123042                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2123042                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2123042                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14547013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14547013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14547013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14547013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14547013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14547013                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 132690.125000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 132690.125000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 132690.125000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 132690.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 132690.125000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 132690.125000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1845407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1845407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1845407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1845407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1845407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1845407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131814.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 131814.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 131814.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 131814.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 131814.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 131814.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36807                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181172276                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37063                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4888.224806                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.449133                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.550867                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908004                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091996                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9903035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9903035                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6680791                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6680791                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16004                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16004                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16004                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16004                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16583826                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16583826                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16583826                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16583826                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95127                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95127                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95127                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95127                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95127                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4383073720                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4383073720                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4383073720                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4383073720                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4383073720                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4383073720                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9998162                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9998162                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6680791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6680791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16004                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16004                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16678953                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16678953                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16678953                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16678953                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005703                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005703                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 46076.021739                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 46076.021739                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 46076.021739                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 46076.021739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 46076.021739                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 46076.021739                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9754                       # number of writebacks
system.cpu1.dcache.writebacks::total             9754                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58320                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58320                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58320                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58320                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58320                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58320                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36807                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36807                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36807                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36807                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36807                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    796921276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    796921276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    796921276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    796921276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    796921276                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    796921276                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21651.350993                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21651.350993                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21651.350993                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21651.350993                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21651.350993                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21651.350993                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997208                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096611351                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990220.237750                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997208                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14441300                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14441300                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14441300                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14441300                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14441300                       # number of overall hits
system.cpu2.icache.overall_hits::total       14441300                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1836588                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1836588                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14441314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14441314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14441314                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14441314                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14441314                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14441314                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 88493                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203570587                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 88749                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2293.778938                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.365757                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.634243                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915491                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084509                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10786482                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10786482                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7139265                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7139265                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15592                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15592                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14742                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14742                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17925747                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17925747                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17925747                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17925747                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       329647                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       329647                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           50                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       329697                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        329697                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       329697                       # number of overall misses
system.cpu2.dcache.overall_misses::total       329697                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13157517513                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13157517513                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2775990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2775990                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13160293503                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13160293503                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13160293503                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13160293503                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11116129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11116129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7139315                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7139315                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14742                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18255444                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18255444                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18255444                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18255444                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029655                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029655                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018060                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018060                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018060                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018060                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39913.961034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39913.961034                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 55519.800000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55519.800000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39916.327728                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39916.327728                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39916.327728                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39916.327728                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17079                       # number of writebacks
system.cpu2.dcache.writebacks::total            17079                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       241154                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       241154                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       241204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       241204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       241204                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       241204                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        88493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        88493                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        88493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        88493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        88493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        88493                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2536688102                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2536688102                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2536688102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2536688102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2536688102                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2536688102                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004847                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004847                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004847                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004847                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28665.409716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28665.409716                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28665.409716                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28665.409716                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28665.409716                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28665.409716                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
