#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov 15 11:01:36 2024
# Process ID: 3952
# Current directory: D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1
# Command line: vivado.exe -log bd_85a6_csc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_85a6_csc_0.tcl
# Log file: D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/bd_85a6_csc_0.vds
# Journal file: D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1\vivado.jou
# Running On: DESKTOP-S07ATB7, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34059 MB
#-----------------------------------------------------------
source bd_85a6_csc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.922 ; gain = 156.020
ECHO 处于关闭状态。
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
ECHO 处于关闭状态。
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/program/Xilinx2023/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/program/Xilinx2023/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'aj029_weichun_gao' on host 'desktop-s07atb7' (Windows NT_amd64 version 6.2) on Fri Nov 15 11:01:55 +0800 2024
INFO: [HLS 200-10] In directory 'D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1'
Sourcing Tcl script 'D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project 'D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_csc 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution 'D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls -I d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src  d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 5.334 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 5.334ns.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix bd_85a6_csc_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 1.1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Analyzing design file 'd:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-169] There are a total of 32 such instances of non-canonical statements in the dataflow region (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:393:9)
Resolution: For help on HLS 214-169 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/v_csc.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 32.843 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:528:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:527:6)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:526:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_top_row(ap_uint<8>, int)' into 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:874:2)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914:16)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1064:16)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1047:29)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1018:28)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom(ap_uint<8>, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:994:14)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::getval(int, int)' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:979:28)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:930:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:929:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:923:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:922:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:920:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:919:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:918:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:917:18)
INFO: [HLS 214-131] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::LineBuffer()' into 'v_vcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<1, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_hcresampler_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char const&, bool, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'v_csc_core(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, short&, short&, short&, short&, short&, short&, short&, short&, short&, ap_int<10>&, ap_int<10>&, ap_int<10>&, ap_uint<8>&, ap_uint<8>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&)' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'dstPix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'srcPix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'mpix_y' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'mpix_cb' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'mpix_cr' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_y' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_cb' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_cr' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'inpix' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'linebuf_c' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:625:9)
INFO: [HLS 214-377] Adding 'mpix_c' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'pixbuf_c' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'PixBufVal' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'CBufVal' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'linebuf_y' into disaggregation list because there's array-partition pragma applied on the struct field (d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/src/hls/hls_video_mem.h:625:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:472:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'CBufVal' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:930:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'PixBufVal' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:929:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:923:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:922:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mpix_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:920:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:919:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:918:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:917:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cr' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:37)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_cb' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:701:10)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pixbuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mpix_cr' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:25)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mpix_cb' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:693:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mpix_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:692:16)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:691:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'inpix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:690:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'dstPix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:83:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'srcPix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:82:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:570:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_643_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_645_4' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_736_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_760_4' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_765_5' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_781_6' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_795_7' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_816_8' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_824_9' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_967_3' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:967:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_977_4' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:977:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_980_5' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:980:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_989_6' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:989:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_997_7' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:997:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1004_8' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1004:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1016_9' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1016:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1019_10' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1019:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1048_11' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1048:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1059_12' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1059:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1066_13' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1066:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_14' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1073:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1082_15' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1082:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_518_1' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_520_2' is marked as complete unroll implied by the pipeline pragma (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_643_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:643:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_645_4' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:645:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:568:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:97:21) in function 'v_csc_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_736_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:736:23) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_760_4' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:760:20) in function 'v_hcresampler_core' completely with a factor of 5 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_765_5' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:765:22) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_781_6' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:781:22) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_816_8' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:816:24) in function 'v_hcresampler_core' completely with a factor of 4 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_795_7' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:795:24) in function 'v_hcresampler_core' completely with a factor of 3 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_824_9' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:824:22) in function 'v_hcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:679:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_967_3' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:967:23) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_977_4' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:977:20) in function 'v_vcresampler_core' completely with a factor of 2 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_980_5' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:980:23) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_989_6' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:989:22) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_997_7' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:997:22) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1004_8' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1004:24) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1016_9' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1016:23) in function 'v_vcresampler_core' completely with a factor of 2 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1019_10' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1019:25) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1048_11' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1048:25) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1059_12' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1059:26) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1066_13' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1066:25) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_14' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1073:26) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1082_15' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1082:24) in function 'v_vcresampler_core' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:905:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_518_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:518:22) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_520_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:520:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:469:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_y': Complete partitioning on dimension 1. (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914:16)
INFO: [HLS 214-248] Applying array_partition to 'linebuf_c': Complete partitioning on dimension 1. (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915:16)
INFO: [HLS 214-248] Applying array_partition to 'pixbuf_y': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_csc' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:389:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in_hresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_hresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:388:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in_vresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:387:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_out_vresampled' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:387:46)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stream_in' with compact=bit mode in 24-bits (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:386:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.413 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.076 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_955_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:9) in function 'v_vcresampler_core.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_953_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:6) in function 'v_vcresampler_core.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_955_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:9) in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_953_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:906:6) in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_722_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_724_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 32767 for loop 'VITIS_LOOP_722_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700:10) in function 'v_hcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'VITIS_LOOP_619_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_619_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'VITIS_LOOP_619_2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'VITIS_LOOP_617_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'VITIS_LOOP_617_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'VITIS_LOOP_617_1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 3840 for loop 'loop_width' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_width' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 3840) < AVE (= 32767)) for loop 'loop_width' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 2160 for loop 'loop_height' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 64 for loop 'loop_height' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 2160) < AVE (= 32767)) for loop 'loop_height' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:471:32) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_csc' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:175:1), detected/extracted 8 process function(s): 
	 'Block_entry3_proc'
	 'AXIvideo2MultiPixStream'
	 'v_vcresampler_core.1'
	 'v_hcresampler_core.2'
	 'v_csc_core'
	 'v_hcresampler_core'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1106:10) to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1124:21) in function 'v_vcresampler_core.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:928:19) to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1124:21) in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core.2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877:21) in function 'v_hcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:94:9) to (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:91:20) in function 'v_csc_core'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.057 seconds; current allocated memory: 1.103 GB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.1' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:914).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.2' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c' (D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:915).
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AXIvideo2MultiPixStream has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.028 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_csc' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'v_vcresampler_core.1_Pipeline_VITIS_LOOP_955_2' to 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_vcresampler_core.1' to 'v_vcresampler_core_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.2_Pipeline_VITIS_LOOP_724_2' to 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core.2' to 'v_hcresampler_core_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_955_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_955_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln151_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln149_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln147_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_724_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_724_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_955_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_955_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_619_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_619_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_OutVideoFormat_channel (from Block_entry3_proc_U0 to MultiPixStream2AXIvideo_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ColEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowStart_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_RowEnd_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K11_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K12_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K13_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K21_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K22_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K23_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K31_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K32_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_K33_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ROffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_GOffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_BOffset_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClampMin_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO HwReg_ClipMax_2_channel (from Block_entry3_proc_U0 to v_csc_core_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_420_In_loc_channel (from Block_entry3_proc_U0 to v_vcresampler_core_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_420_Out_loc_channel (from Block_entry3_proc_U0 to v_vcresampler_core_U0) to 7 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_In_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_2_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO bPassThru_422_or_420_Out_loc_channel (from Block_entry3_proc_U0 to v_hcresampler_core_U0) to 6 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_955_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' pipeline 'VITIS_LOOP_955_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core_1'.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_csc_core_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_16s_22s_25_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_8ns_24_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' pipeline 'VITIS_LOOP_724_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core_Pipeline_VITIS_LOOP_724_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_955_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' pipeline 'VITIS_LOOP_955_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core_Pipeline_VITIS_LOOP_955_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' pipeline 'VITIS_LOOP_619_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_csc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/InVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/OutVideoFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ColEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/RowEnd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K11_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K12_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K13_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K21_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K22_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K23_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K31_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K32_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/K33_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ROffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/GOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/BOffset_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClampMin_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/ClipMax_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_csc/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_csc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'InVideoFormat', 'OutVideoFormat', 'width', 'height', 'ColStart', 'ColEnd', 'RowStart', 'RowEnd', 'K11', 'K12', 'K13', 'K21', 'K22', 'K23', 'K31', 'K32', 'K33', 'ROffset', 'GOffset', 'BOffset', 'ClampMin', 'ClipMax', 'K11_2', 'K12_2', 'K13_2', 'K21_2', 'K22_2', 'K23_2', 'K31_2', 'K32_2', 'K33_2', 'ROffset_2', 'GOffset_2', 'BOffset_2', 'ClampMin_2', 'ClipMax_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_csc'.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_InVideoFormat_channel_U(bd_85a6_csc_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_OutVideoFormat_channel_U(bd_85a6_csc_0_fifo_w8_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColStart_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColEnd_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowStart_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_RowEnd_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K11_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K12_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K13_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K21_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K22_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K23_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K31_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K32_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_K33_2_channel_U(bd_85a6_csc_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ROffset_2_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_GOffset_2_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_BOffset_2_channel_U(bd_85a6_csc_0_fifo_w10_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClampMin_2_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ClipMax_2_channel_U(bd_85a6_csc_0_fifo_w8_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_420_In_loc_channel_U(bd_85a6_csc_0_fifo_w1_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_420_Out_loc_channel_U(bd_85a6_csc_0_fifo_w1_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_In_loc_channel_U(bd_85a6_csc_0_fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThru_422_or_420_Out_loc_channel_U(bd_85a6_csc_0_fifo_w1_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c24_channel_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c30_channel_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c23_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c29_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_vresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c22_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c28_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_hresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c21_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c27_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_csc_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c20_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c26_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_hresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c19_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c25_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_vresampled_U(bd_85a6_csc_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_c_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_c_U(bd_85a6_csc_0_fifo_w12_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.912 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.568 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.867 seconds; current allocated memory: 1.359 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_csc with prefix bd_85a6_csc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_csc with prefix bd_85a6_csc_0_.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 266.81 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 73.744 seconds; current allocated memory: 325.406 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
!! WARNING !!
"PYTHONPATH" variable is set greater than default max string limit of "519" characters.
Please ignore this, if you have already made changes to your system registry to accept more than
default limit of 519 characters.
!! WARNING !!

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program/Xilinx2023/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 11:03:31 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.39 seconds; current allocated memory: 7.402 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 97.372 seconds; peak allocated memory: 1.368 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Nov 15 11:03:31 2024...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:01:40 . Memory (MB): peak = 1536.586 ; gain = 0.000
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85a6_csc_0
Command: synth_design -top bd_85a6_csc_0 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2983.516 ; gain = 345.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/synth/bd_85a6_csc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_csc' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_csc.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_CTRL_s_axi' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_CTRL_s_axi.v:483]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_CTRL_s_axi' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_Block_entry3_proc' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_Block_entry3_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_Block_entry3_proc' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_Block_entry3_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_flow_control_loop_pipe_sequential_init' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_flow_control_loop_pipe_sequential_init' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_reg_unsigned_short_s' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_reg_unsigned_short_s' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_regslice_both' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_regslice_both' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_regslice_both__parameterized0' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_regslice_both__parameterized0' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_regslice_both__parameterized1' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_regslice_both__parameterized1' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_AXIvideo2MultiPixStream' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_1' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_hcresampler_core_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_hcresampler_core_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_csc_core' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_csc_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_mul_16s_8ns_24_1_1' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mul_16s_8ns_24_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_mul_16s_8ns_24_1_1' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mul_16s_8ns_24_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_csc_core' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_csc_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_hcresampler_core' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_mux_4_2_8_1_1' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mux_4_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_mux_4_2_8_1_1' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mux_4_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_hcresampler_core' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_hcresampler_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_vcresampler_core' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_MultiPixStream2AXIvideo' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_MultiPixStream2AXIvideo' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w8_d2_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w8_d2_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w8_d8_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d8_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d8_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w8_d8_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d8_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w16_d5_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w16_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w16_d5_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w16_d5_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w16_d5_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w16_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w10_d5_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w10_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w10_d5_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w10_d5_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w10_d5_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w10_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w8_d5_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d5_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d5_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w8_d5_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w8_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d3_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d3_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d7_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d7_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d7_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d7_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d7_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d7_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d4_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d4_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d6_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d6_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d6_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d6_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w1_d6_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w1_d6_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w12_d2_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w12_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w12_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w12_d2_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w12_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w24_d16_S' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg' [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w24_d16_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w24_d16_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_fifo_w24_d16_S' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0_v_csc' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_csc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_85a6_csc_0' (0#1) [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/synth/bd_85a6_csc_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_CTRL_s_axi.v:684]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln955_reg_459_pp0_iter2_reg_reg was removed.  [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2.v:378]
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module bd_85a6_csc_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[4] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[3] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[2] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[4] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[3] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[2] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[4] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[3] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[2] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[4] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[3] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[2] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_num_data_valid[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Height_fifo_cap[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_num_data_valid[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[1] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port WidthOut_fifo_cap[0] in module bd_85a6_csc_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[4] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[3] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[2] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[4] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[3] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[2] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[4] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[3] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[2] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[4] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[3] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[2] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[4] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[3] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[2] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[4] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[3] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[2] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_hresampled_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[4] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[3] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[2] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[4] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[3] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[2] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_out_vresampled_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_width_c_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_num_data_valid[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_num_data_valid[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_fifo_cap[1] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port HwReg_height_c_fifo_cap[0] in module bd_85a6_csc_0_v_vcresampler_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[4] in module bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_csc_num_data_valid[3] in module bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3138.305 ; gain = 499.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.234 ; gain = 517.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.234 ; gain = 517.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3156.234 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/bd_85a6_csc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/bd_85a6_csc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/bd_85a6_csc_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/bd_85a6_csc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3279.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 3279.758 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3279.758 ; gain = 641.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3279.758 ; gain = 641.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3279.758 ; gain = 641.441
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'bd_85a6_csc_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'bd_85a6_csc_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'bd_85a6_csc_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'bd_85a6_csc_0_CTRL_s_axi'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3279.758 ; gain = 641.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 3     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 6     
	   3 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 12    
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 9     
	   4 Input   10 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 70    
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 91    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 46    
	               13 Bit    Registers := 12    
	               12 Bit    Registers := 67    
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 95    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 364   
+---RAMs : 
	              30K Bit	(3840 X 8 bit)          RAMs := 7     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	  41 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 54    
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 22    
	   2 Input   10 Bit        Muxes := 15    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 103   
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 46    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 45    
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 40    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 308   
	   3 Input    1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '27' to '25' bits. [d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/hdl/verilog/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1.v:33]
DSP Debug: swapped A/B pins for adder 000001A90D2B5C70
DSP Debug: swapped A/B pins for adder 000001A90D2B60F0
DSP Debug: swapped A/B pins for adder 000001A90D2B5C70
DSP Debug: swapped A/B pins for adder 000001A90D2B60F0
DSP Debug: swapped A/B pins for adder 000001A90D2B9570
DSP Debug: swapped A/B pins for adder 000001A90D2B7830
DSP Debug: swapped A/B pins for adder 000001A90D2B9570
DSP Debug: swapped A/B pins for adder 000001A90D2B7830
DSP Debug: swapped A/B pins for adder 000001A90D2BAD70
DSP Debug: swapped A/B pins for adder 000001A90D2B89D0
DSP Debug: swapped A/B pins for adder 000001A90D2BAD70
DSP Debug: swapped A/B pins for adder 000001A90D2B89D0
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U154/tmp_product.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg, operation Mode is: (C+A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln147_4_fu_634_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln147_3_fu_769_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln147_3_fu_769_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln147_3_fu_769_p2.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U153/tmp_product.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U160/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U156/tmp_product.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg, operation Mode is: (C+A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln149_4_fu_680_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln149_3_fu_799_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln149_3_fu_799_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln149_3_fu_799_p2.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U155/tmp_product.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U159/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/m is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mac_muladd_8ns_16s_22s_25_4_1_U161/bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U158/tmp_product.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg, operation Mode is: (C+A*B'')'.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln151_4_fu_726_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln151_3_fu_829_p2, operation Mode is: PCIN+A:B.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln151_3_fu_829_p2 is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/add_ln151_3_fu_829_p2.
DSP Report: Generating DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product.
DSP Report: register grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product.
DSP Report: operator grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product is absorbed into DSP grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/mul_16s_8ns_24_1_1_U157/tmp_product.
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg"
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module bd_85a6_csc_0_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module bd_85a6_csc_0_CTRL_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 3279.758 ; gain = 641.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/v_vcresampler_core_1_U0 | linebuf_y_U/ram_reg   | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_1_U0 | linebuf_y_1_U/ram_reg | 3 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst/v_vcresampler_core_1_U0 | linebuf_c_U/ram_reg   | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_1_U0 | linebuf_c_1_U/ram_reg | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_U0   | linebuf_y_U/ram_reg   | 3 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst/v_vcresampler_core_U0   | linebuf_c_U/ram_reg   | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_U0   | linebuf_c_2_U/ram_reg | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
+-----------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_85a6_csc_0_v_csc_core | (C+(A2*B2)')' | 25     | 17     | 22     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 16     | 9      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+A*B'')'    | 16     | 9      | 20     | -      | 20     | 0    | 2    | 0    | -    | -     | 0    | 1    | 
|bd_85a6_csc_0_v_csc_core | PCIN+A:B      | 2      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 16     | 9      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+(A2*B2)')' | 25     | 17     | 22     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 16     | 9      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+A*B'')'    | 16     | 9      | 20     | -      | 20     | 0    | 2    | 0    | -    | -     | 0    | 1    | 
|bd_85a6_csc_0_v_csc_core | PCIN+A:B      | 2      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 16     | 9      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+(A2*B2)')' | 25     | 17     | 22     | -      | 25     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 16     | 9      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+A*B'')'    | 16     | 9      | 20     | -      | 20     | 0    | 2    | 0    | -    | -     | 0    | 1    | 
|bd_85a6_csc_0_v_csc_core | PCIN+A:B      | 2      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 16     | 9      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 3716.500 ; gain = 1078.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 3779.543 ; gain = 1141.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/v_vcresampler_core_1_U0 | linebuf_y_U/ram_reg   | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_1_U0 | linebuf_y_1_U/ram_reg | 3 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst/v_vcresampler_core_1_U0 | linebuf_c_U/ram_reg   | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_1_U0 | linebuf_c_1_U/ram_reg | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_U0   | linebuf_y_U/ram_reg   | 3 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 1               | 
|inst/v_vcresampler_core_U0   | linebuf_c_U/ram_reg   | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
|inst/v_vcresampler_core_U0   | linebuf_c_2_U/ram_reg | 3 K x 8(READ_FIRST)    | W |   | 3 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1               | 
+-----------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 3818.891 ; gain = 1180.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|bd_85a6_csc_0_v_csc | v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_loop_exit_ready_pp0_iter4_reg_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[7]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[4]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[5]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__43    | SRL_SIG_reg[4]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bd_85a6_csc_0_v_csc_core | (C+A*B'')'    | 30     | 8      | 48     | -      | 20     | 0    | 2    | 2    | -    | -     | 0    | 1    | 
|bd_85a6_csc_0_v_csc_core | PCIN+A:B      | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+A*B'')'    | 30     | 8      | 48     | -      | 20     | 0    | 2    | 2    | -    | -     | 0    | 1    | 
|bd_85a6_csc_0_v_csc_core | PCIN+A:B      | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+A*B'')'    | 30     | 8      | 48     | -      | 20     | 0    | 2    | 2    | -    | -     | 0    | 1    | 
|bd_85a6_csc_0_v_csc_core | PCIN+A:B      | 2      | 18     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | (C+(A'*B')')' | 8      | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_85a6_csc_0_v_csc_core | (C+(A'*B')')' | 8      | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_85a6_csc_0_v_csc_core | (C+(A'*B')')' | 8      | 18     | 48     | -      | 25     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 30     | 8      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 30     | 8      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 30     | 8      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 30     | 8      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 30     | 8      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|bd_85a6_csc_0_v_csc_core | A*B''         | 30     | 8      | -      | -      | 25     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    86|
|2     |DSP_ALU         |    15|
|4     |DSP_A_B_DATA    |    15|
|7     |DSP_C_DATA      |    15|
|9     |DSP_MULTIPLIER  |    15|
|11    |DSP_M_DATA      |    15|
|13    |DSP_OUTPUT      |    15|
|15    |DSP_PREADD      |    15|
|16    |DSP_PREADD_DATA |    15|
|18    |LUT1            |    75|
|19    |LUT2            |   447|
|20    |LUT3            |  1106|
|21    |LUT4            |  1087|
|22    |LUT5            |   406|
|23    |LUT6            |   991|
|24    |MUXF7           |    31|
|25    |MUXF8           |    10|
|26    |RAMB36E2        |     7|
|28    |SRL16E          |   601|
|29    |FDRE            |  3046|
|30    |FDSE            |   169|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3833.688 ; gain = 1195.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 252 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 3833.688 ; gain = 1071.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3833.688 ; gain = 1195.371
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 3845.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3863.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 15 instances

Synth Design complete | Checksum: 76ba5532
INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:58 . Memory (MB): peak = 3863.863 ; gain = 2327.277
INFO: [Common 17-1381] The checkpoint 'D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/bd_85a6_csc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_85a6_csc_0, cache-ID = 6e8c3f0358bca929
INFO: [Common 17-1381] The checkpoint 'D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/bd_85a6_csc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_85a6_csc_0_utilization_synth.rpt -pb bd_85a6_csc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 11:04:32 2024...
