Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Dec 10 18:44:12 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  6504 |       |     23040 | 28.23 |
|   SLR1 -> SLR2                   |  3404 |       |           | 14.77 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  3100 |       |           | 13.45 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  6249 |       |     23040 | 27.12 |
|   SLR0 -> SLR1                   |  3431 |       |           | 14.89 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   359 |    55 |           |       |
|   SLR1 -> SLR0                   |  2818 |       |           | 12.23 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   439 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 12753 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2800 |  300 |
| SLR1      | 3278 |    0 | 2518 |
| SLR0      |  126 | 3305 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  24720 |  18378 | 11934 |  44.98 |  34.03 |  22.10 |
|   CLBL                     |  13046 |   9572 |  6548 |  44.56 |  32.69 |  22.36 |
|   CLBM                     |  11674 |   8806 |  5386 |  45.46 |  35.62 |  21.79 |
| CLB LUTs                   | 105825 |  92144 | 50320 |  24.07 |  21.33 |  11.65 |
|   LUT as Logic             |  83216 |  75147 | 43943 |  18.93 |  17.40 |  10.17 |
|     using O5 output only   |   1850 |    582 |  1260 |   0.42 |   0.13 |   0.29 |
|     using O6 output only   |  55216 |  56876 | 26616 |  12.56 |  13.17 |   6.16 |
|     using O5 and O6        |  26150 |  17689 | 16067 |   5.95 |   4.09 |   3.72 |
|   LUT as Memory            |  22609 |  16997 |  6377 |  11.01 |   8.59 |   3.22 |
|     LUT as Distributed RAM |   7464 |   4769 |  3750 |   3.63 |   2.41 |   1.90 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    608 |    219 |    90 |   0.30 |   0.11 |   0.05 |
|       using O5 and O6      |   6856 |   4550 |  3660 |   3.34 |   2.30 |   1.85 |
|     LUT as Shift Register  |  15145 |  12228 |  2627 |   7.37 |   6.18 |   1.33 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  12670 |  10732 |  2497 |   6.17 |   5.43 |   1.26 |
|       using O5 and O6      |   2475 |   1496 |   130 |   1.20 |   0.76 |   0.07 |
| CLB Registers              | 158212 | 101201 | 83376 |  17.99 |  11.71 |   9.65 |
| CARRY8                     |   2158 |   1133 |   403 |   3.93 |   2.10 |   0.75 |
| F7 Muxes                   |   7538 |   7440 |  1055 |   3.43 |   3.44 |   0.49 |
| F8 Muxes                   |    146 |    141 |    47 |   0.13 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  501.5 |  572.5 |   558 |  74.63 |  85.19 |  83.04 |
|   RAMB36/FIFO              |    487 |    571 |   556 |  72.47 |  84.97 |  82.74 |
|     RAMB36E2 only          |    487 |    571 |   556 |  72.47 |  84.97 |  82.74 |
|   RAMB18                   |     29 |      3 |     4 |   2.16 |   0.22 |   0.30 |
|     RAMB18E2 only          |     29 |      3 |     4 |   2.16 |   0.22 |   0.30 |
| URAM                       |    315 |    315 |   315 |  98.44 |  98.44 |  98.44 |
| DSPs                       |     74 |     64 |     4 |   2.57 |   2.08 |   0.13 |
| Unique Control Sets        |   4421 |   2293 |  3126 |   4.02 |   2.12 |   2.89 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |       140 |   67.31 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       158 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


