Contents:

> synthesisable_files - contains all files that can be synthesised into one entity to be used for post-synthesis simulation (verified under Synplify F-2011.09-SP1)
Please note that the special port constraint to vaddr in vdp.vhd as explained at the bottom of the attached report.

> root dir *.vhd files: same as in synthesisable_files, only the most relevant components

> post_synth_sim_files - all the needed files for post-synthesis simulation, same as the example ones provided but included with the submission for convenience.

> tests - all of the tests used for verifying the design's operation and the model outputs. 
(!) Note: the explanations of what they test are in the report.

> report 
(!) Note: synthesis warnings are explored for both blocks together, as are synthesis options.