<profile>

<section name = "Vitis HLS Report for 'lab6_z1'" level="0">
<item name = "Date">Wed Nov 29 19:20:13 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab6_z1</item>
<item name = "Solution">sol4 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">10.00 ns, 4.417 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 7, 70.000 ns, 70.000 ns, 8, 8, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Mult">5, 5, 5, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 16, -, -, -</column>
<column name="Expression">-, -, 0, 18, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 80, 32, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 40, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16s_16s_16_4_1_U1">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U2">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U3">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U4">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U5">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U6">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U7">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U8">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U9">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U10">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U11">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U12">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U13">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U14">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U15">mul_mul_16s_16s_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16s_16_4_1_U16">mul_mul_16s_16s_16_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4_fu_183_p2">+, 0, 0, 14, 6, 5</column>
<column name="ap_condition_180">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 6, 12</column>
<column name="i_fu_110">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_110">6, 0, 6, 0</column>
<column name="zext_ln5_reg_646">1, 0, 64, 63</column>
<column name="zext_ln5_reg_646">64, 32, 64, 63</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab6_z1, return value</column>
<column name="a_address0">out, 1, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_we0">out, 1, ap_memory, a, array</column>
<column name="a_d0">out, 256, ap_memory, a, array</column>
<column name="b_address0">out, 1, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 256, ap_memory, b, array</column>
<column name="c_address0">out, 1, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 256, ap_memory, c, array</column>
</table>
</item>
</section>
</profile>
