
Imu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000157c4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c58  08015978  08015978  00025978  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080165d0  080165d0  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  080165d0  080165d0  000265d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080165d8  080165d8  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080165d8  080165d8  000265d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080165dc  080165dc  000265dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  080165e0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000717c  20000210  080167f0  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00004004  2000738c  080167f0  0003738c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003ba44  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007b92  00000000  00000000  0006bc84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022f8  00000000  00000000  00073818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ff0  00000000  00000000  00075b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d73c  00000000  00000000  00077b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d61c  00000000  00000000  000a523c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eedc9  00000000  00000000  000d2858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001c1621  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a194  00000000  00000000  001c1674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001cb808  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001cb8d4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000210 	.word	0x20000210
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801595c 	.word	0x0801595c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000214 	.word	0x20000214
 80001ec:	0801595c 	.word	0x0801595c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2iz>:
 8000b3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d215      	bcs.n	8000b72 <__aeabi_d2iz+0x36>
 8000b46:	d511      	bpl.n	8000b6c <__aeabi_d2iz+0x30>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d912      	bls.n	8000b78 <__aeabi_d2iz+0x3c>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	fa23 f002 	lsr.w	r0, r3, r2
 8000b66:	bf18      	it	ne
 8000b68:	4240      	negne	r0, r0
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b76:	d105      	bne.n	8000b84 <__aeabi_d2iz+0x48>
 8000b78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b7c:	bf08      	it	eq
 8000b7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b82:	4770      	bx	lr
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c40:	f000 b96e 	b.w	8000f20 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f806 	bl	8000c5c <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__udivmoddi4>:
 8000c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c60:	9d08      	ldr	r5, [sp, #32]
 8000c62:	4604      	mov	r4, r0
 8000c64:	468c      	mov	ip, r1
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	f040 8083 	bne.w	8000d72 <__udivmoddi4+0x116>
 8000c6c:	428a      	cmp	r2, r1
 8000c6e:	4617      	mov	r7, r2
 8000c70:	d947      	bls.n	8000d02 <__udivmoddi4+0xa6>
 8000c72:	fab2 f282 	clz	r2, r2
 8000c76:	b142      	cbz	r2, 8000c8a <__udivmoddi4+0x2e>
 8000c78:	f1c2 0020 	rsb	r0, r2, #32
 8000c7c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c80:	4091      	lsls	r1, r2
 8000c82:	4097      	lsls	r7, r2
 8000c84:	ea40 0c01 	orr.w	ip, r0, r1
 8000c88:	4094      	lsls	r4, r2
 8000c8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c8e:	0c23      	lsrs	r3, r4, #16
 8000c90:	fbbc f6f8 	udiv	r6, ip, r8
 8000c94:	fa1f fe87 	uxth.w	lr, r7
 8000c98:	fb08 c116 	mls	r1, r8, r6, ip
 8000c9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca0:	fb06 f10e 	mul.w	r1, r6, lr
 8000ca4:	4299      	cmp	r1, r3
 8000ca6:	d909      	bls.n	8000cbc <__udivmoddi4+0x60>
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cae:	f080 8119 	bcs.w	8000ee4 <__udivmoddi4+0x288>
 8000cb2:	4299      	cmp	r1, r3
 8000cb4:	f240 8116 	bls.w	8000ee4 <__udivmoddi4+0x288>
 8000cb8:	3e02      	subs	r6, #2
 8000cba:	443b      	add	r3, r7
 8000cbc:	1a5b      	subs	r3, r3, r1
 8000cbe:	b2a4      	uxth	r4, r4
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ccc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cd0:	45a6      	cmp	lr, r4
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x8c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cda:	f080 8105 	bcs.w	8000ee8 <__udivmoddi4+0x28c>
 8000cde:	45a6      	cmp	lr, r4
 8000ce0:	f240 8102 	bls.w	8000ee8 <__udivmoddi4+0x28c>
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	443c      	add	r4, r7
 8000ce8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cec:	eba4 040e 	sub.w	r4, r4, lr
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	b11d      	cbz	r5, 8000cfc <__udivmoddi4+0xa0>
 8000cf4:	40d4      	lsrs	r4, r2
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cfc:	4631      	mov	r1, r6
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	b902      	cbnz	r2, 8000d06 <__udivmoddi4+0xaa>
 8000d04:	deff      	udf	#255	; 0xff
 8000d06:	fab2 f282 	clz	r2, r2
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	d150      	bne.n	8000db0 <__udivmoddi4+0x154>
 8000d0e:	1bcb      	subs	r3, r1, r7
 8000d10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d14:	fa1f f887 	uxth.w	r8, r7
 8000d18:	2601      	movs	r6, #1
 8000d1a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d1e:	0c21      	lsrs	r1, r4, #16
 8000d20:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d28:	fb08 f30c 	mul.w	r3, r8, ip
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0xe4>
 8000d30:	1879      	adds	r1, r7, r1
 8000d32:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0xe2>
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	f200 80e9 	bhi.w	8000f10 <__udivmoddi4+0x2b4>
 8000d3e:	4684      	mov	ip, r0
 8000d40:	1ac9      	subs	r1, r1, r3
 8000d42:	b2a3      	uxth	r3, r4
 8000d44:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d48:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d4c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d50:	fb08 f800 	mul.w	r8, r8, r0
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x10c>
 8000d58:	193c      	adds	r4, r7, r4
 8000d5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x10a>
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	f200 80d9 	bhi.w	8000f18 <__udivmoddi4+0x2bc>
 8000d66:	4618      	mov	r0, r3
 8000d68:	eba4 0408 	sub.w	r4, r4, r8
 8000d6c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d70:	e7bf      	b.n	8000cf2 <__udivmoddi4+0x96>
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0x12e>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80b1 	beq.w	8000ede <__udivmoddi4+0x282>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x1cc>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0x140>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80b8 	bhi.w	8000f0c <__udivmoddi4+0x2b0>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0103 	sbc.w	r1, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	468c      	mov	ip, r1
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0a8      	beq.n	8000cfc <__udivmoddi4+0xa0>
 8000daa:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dae:	e7a5      	b.n	8000cfc <__udivmoddi4+0xa0>
 8000db0:	f1c2 0320 	rsb	r3, r2, #32
 8000db4:	fa20 f603 	lsr.w	r6, r0, r3
 8000db8:	4097      	lsls	r7, r2
 8000dba:	fa01 f002 	lsl.w	r0, r1, r2
 8000dbe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc2:	40d9      	lsrs	r1, r3
 8000dc4:	4330      	orrs	r0, r6
 8000dc6:	0c03      	lsrs	r3, r0, #16
 8000dc8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dcc:	fa1f f887 	uxth.w	r8, r7
 8000dd0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd8:	fb06 f108 	mul.w	r1, r6, r8
 8000ddc:	4299      	cmp	r1, r3
 8000dde:	fa04 f402 	lsl.w	r4, r4, r2
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x19c>
 8000de4:	18fb      	adds	r3, r7, r3
 8000de6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000dea:	f080 808d 	bcs.w	8000f08 <__udivmoddi4+0x2ac>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 808a 	bls.w	8000f08 <__udivmoddi4+0x2ac>
 8000df4:	3e02      	subs	r6, #2
 8000df6:	443b      	add	r3, r7
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b281      	uxth	r1, r0
 8000dfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e08:	fb00 f308 	mul.w	r3, r0, r8
 8000e0c:	428b      	cmp	r3, r1
 8000e0e:	d907      	bls.n	8000e20 <__udivmoddi4+0x1c4>
 8000e10:	1879      	adds	r1, r7, r1
 8000e12:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e16:	d273      	bcs.n	8000f00 <__udivmoddi4+0x2a4>
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d971      	bls.n	8000f00 <__udivmoddi4+0x2a4>
 8000e1c:	3802      	subs	r0, #2
 8000e1e:	4439      	add	r1, r7
 8000e20:	1acb      	subs	r3, r1, r3
 8000e22:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e26:	e778      	b.n	8000d1a <__udivmoddi4+0xbe>
 8000e28:	f1c6 0c20 	rsb	ip, r6, #32
 8000e2c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e30:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e34:	431c      	orrs	r4, r3
 8000e36:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e42:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e46:	431f      	orrs	r7, r3
 8000e48:	0c3b      	lsrs	r3, r7, #16
 8000e4a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e4e:	fa1f f884 	uxth.w	r8, r4
 8000e52:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e56:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e5a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e5e:	458a      	cmp	sl, r1
 8000e60:	fa02 f206 	lsl.w	r2, r2, r6
 8000e64:	fa00 f306 	lsl.w	r3, r0, r6
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x220>
 8000e6a:	1861      	adds	r1, r4, r1
 8000e6c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e70:	d248      	bcs.n	8000f04 <__udivmoddi4+0x2a8>
 8000e72:	458a      	cmp	sl, r1
 8000e74:	d946      	bls.n	8000f04 <__udivmoddi4+0x2a8>
 8000e76:	f1a9 0902 	sub.w	r9, r9, #2
 8000e7a:	4421      	add	r1, r4
 8000e7c:	eba1 010a 	sub.w	r1, r1, sl
 8000e80:	b2bf      	uxth	r7, r7
 8000e82:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e86:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e8a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e8e:	fb00 f808 	mul.w	r8, r0, r8
 8000e92:	45b8      	cmp	r8, r7
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x24a>
 8000e96:	19e7      	adds	r7, r4, r7
 8000e98:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e9c:	d22e      	bcs.n	8000efc <__udivmoddi4+0x2a0>
 8000e9e:	45b8      	cmp	r8, r7
 8000ea0:	d92c      	bls.n	8000efc <__udivmoddi4+0x2a0>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4427      	add	r7, r4
 8000ea6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eaa:	eba7 0708 	sub.w	r7, r7, r8
 8000eae:	fba0 8902 	umull	r8, r9, r0, r2
 8000eb2:	454f      	cmp	r7, r9
 8000eb4:	46c6      	mov	lr, r8
 8000eb6:	4649      	mov	r1, r9
 8000eb8:	d31a      	bcc.n	8000ef0 <__udivmoddi4+0x294>
 8000eba:	d017      	beq.n	8000eec <__udivmoddi4+0x290>
 8000ebc:	b15d      	cbz	r5, 8000ed6 <__udivmoddi4+0x27a>
 8000ebe:	ebb3 020e 	subs.w	r2, r3, lr
 8000ec2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ec6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eca:	40f2      	lsrs	r2, r6
 8000ecc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ed0:	40f7      	lsrs	r7, r6
 8000ed2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ed6:	2600      	movs	r6, #0
 8000ed8:	4631      	mov	r1, r6
 8000eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ede:	462e      	mov	r6, r5
 8000ee0:	4628      	mov	r0, r5
 8000ee2:	e70b      	b.n	8000cfc <__udivmoddi4+0xa0>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	e6e9      	b.n	8000cbc <__udivmoddi4+0x60>
 8000ee8:	4618      	mov	r0, r3
 8000eea:	e6fd      	b.n	8000ce8 <__udivmoddi4+0x8c>
 8000eec:	4543      	cmp	r3, r8
 8000eee:	d2e5      	bcs.n	8000ebc <__udivmoddi4+0x260>
 8000ef0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ef8:	3801      	subs	r0, #1
 8000efa:	e7df      	b.n	8000ebc <__udivmoddi4+0x260>
 8000efc:	4608      	mov	r0, r1
 8000efe:	e7d2      	b.n	8000ea6 <__udivmoddi4+0x24a>
 8000f00:	4660      	mov	r0, ip
 8000f02:	e78d      	b.n	8000e20 <__udivmoddi4+0x1c4>
 8000f04:	4681      	mov	r9, r0
 8000f06:	e7b9      	b.n	8000e7c <__udivmoddi4+0x220>
 8000f08:	4666      	mov	r6, ip
 8000f0a:	e775      	b.n	8000df8 <__udivmoddi4+0x19c>
 8000f0c:	4630      	mov	r0, r6
 8000f0e:	e74a      	b.n	8000da6 <__udivmoddi4+0x14a>
 8000f10:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f14:	4439      	add	r1, r7
 8000f16:	e713      	b.n	8000d40 <__udivmoddi4+0xe4>
 8000f18:	3802      	subs	r0, #2
 8000f1a:	443c      	add	r4, r7
 8000f1c:	e724      	b.n	8000d68 <__udivmoddi4+0x10c>
 8000f1e:	bf00      	nop

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f28:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <HAL_Init+0x40>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a0d      	ldr	r2, [pc, #52]	; (8000f64 <HAL_Init+0x40>)
 8000f2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <HAL_Init+0x40>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0a      	ldr	r2, [pc, #40]	; (8000f64 <HAL_Init+0x40>)
 8000f3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <HAL_Init+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a07      	ldr	r2, [pc, #28]	; (8000f64 <HAL_Init+0x40>)
 8000f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f4c:	2003      	movs	r0, #3
 8000f4e:	f000 ff5e 	bl	8001e0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f52:	2000      	movs	r0, #0
 8000f54:	f010 f8de 	bl	8011114 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f58:	f010 f8b0 	bl	80110bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40023c00 	.word	0x40023c00

08000f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_IncTick+0x20>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_IncTick+0x24>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4413      	add	r3, r2
 8000f78:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <HAL_IncTick+0x24>)
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000004 	.word	0x20000004
 8000f8c:	2000513c 	.word	0x2000513c

08000f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return uwTick;
 8000f94:	4b03      	ldr	r3, [pc, #12]	; (8000fa4 <HAL_GetTick+0x14>)
 8000f96:	681b      	ldr	r3, [r3, #0]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	2000513c 	.word	0x2000513c

08000fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb0:	f7ff ffee 	bl	8000f90 <HAL_GetTick>
 8000fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fc0:	d005      	beq.n	8000fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <HAL_Delay+0x44>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fce:	bf00      	nop
 8000fd0:	f7ff ffde 	bl	8000f90 <HAL_GetTick>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	429a      	cmp	r2, r3
 8000fde:	d8f7      	bhi.n	8000fd0 <HAL_Delay+0x28>
  {
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	bf00      	nop
 8000fe4:	3710      	adds	r7, #16
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000004 	.word	0x20000004

08000ff0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d101      	bne.n	8001002 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e0ed      	b.n	80011de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d102      	bne.n	8001014 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f00f fc76 	bl	8010900 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f022 0202 	bic.w	r2, r2, #2
 8001022:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001024:	f7ff ffb4 	bl	8000f90 <HAL_GetTick>
 8001028:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800102a:	e012      	b.n	8001052 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800102c:	f7ff ffb0 	bl	8000f90 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	2b0a      	cmp	r3, #10
 8001038:	d90b      	bls.n	8001052 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800103e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2205      	movs	r2, #5
 800104a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	e0c5      	b.n	80011de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0302 	and.w	r3, r3, #2
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1e5      	bne.n	800102c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f042 0201 	orr.w	r2, r2, #1
 800106e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001070:	f7ff ff8e 	bl	8000f90 <HAL_GetTick>
 8001074:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001076:	e012      	b.n	800109e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001078:	f7ff ff8a 	bl	8000f90 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b0a      	cmp	r3, #10
 8001084:	d90b      	bls.n	800109e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800108a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2205      	movs	r2, #5
 8001096:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e09f      	b.n	80011de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0e5      	beq.n	8001078 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	7e1b      	ldrb	r3, [r3, #24]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d108      	bne.n	80010c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	e007      	b.n	80010d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	7e5b      	ldrb	r3, [r3, #25]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d108      	bne.n	80010f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	e007      	b.n	8001100 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80010fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7e9b      	ldrb	r3, [r3, #26]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d108      	bne.n	800111a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f042 0220 	orr.w	r2, r2, #32
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	e007      	b.n	800112a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f022 0220 	bic.w	r2, r2, #32
 8001128:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	7edb      	ldrb	r3, [r3, #27]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d108      	bne.n	8001144 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f022 0210 	bic.w	r2, r2, #16
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	e007      	b.n	8001154 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f042 0210 	orr.w	r2, r2, #16
 8001152:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	7f1b      	ldrb	r3, [r3, #28]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d108      	bne.n	800116e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f042 0208 	orr.w	r2, r2, #8
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	e007      	b.n	800117e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f022 0208 	bic.w	r2, r2, #8
 800117c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	7f5b      	ldrb	r3, [r3, #29]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d108      	bne.n	8001198 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f042 0204 	orr.w	r2, r2, #4
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	e007      	b.n	80011a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f022 0204 	bic.w	r2, r2, #4
 80011a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689a      	ldr	r2, [r3, #8]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	431a      	orrs	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	431a      	orrs	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	ea42 0103 	orr.w	r1, r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	1e5a      	subs	r2, r3, #1
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	430a      	orrs	r2, r1
 80011cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2201      	movs	r2, #1
 80011d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3710      	adds	r7, #16
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
	...

080011e8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b087      	sub	sp, #28
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011fe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001200:	7cfb      	ldrb	r3, [r7, #19]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d003      	beq.n	800120e <HAL_CAN_ConfigFilter+0x26>
 8001206:	7cfb      	ldrb	r3, [r7, #19]
 8001208:	2b02      	cmp	r3, #2
 800120a:	f040 80be 	bne.w	800138a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800120e:	4b65      	ldr	r3, [pc, #404]	; (80013a4 <HAL_CAN_ConfigFilter+0x1bc>)
 8001210:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001218:	f043 0201 	orr.w	r2, r3, #1
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001228:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	431a      	orrs	r2, r3
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f003 031f 	and.w	r3, r3, #31
 800124e:	2201      	movs	r2, #1
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	43db      	mvns	r3, r3
 8001260:	401a      	ands	r2, r3
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	69db      	ldr	r3, [r3, #28]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d123      	bne.n	80012b8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	43db      	mvns	r3, r3
 800127a:	401a      	ands	r2, r3
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001292:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	3248      	adds	r2, #72	; 0x48
 8001298:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012ac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012ae:	6979      	ldr	r1, [r7, #20]
 80012b0:	3348      	adds	r3, #72	; 0x48
 80012b2:	00db      	lsls	r3, r3, #3
 80012b4:	440b      	add	r3, r1
 80012b6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	69db      	ldr	r3, [r3, #28]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d122      	bne.n	8001306 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	431a      	orrs	r2, r3
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3248      	adds	r2, #72	; 0x48
 80012e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012fc:	6979      	ldr	r1, [r7, #20]
 80012fe:	3348      	adds	r3, #72	; 0x48
 8001300:	00db      	lsls	r3, r3, #3
 8001302:	440b      	add	r3, r1
 8001304:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	699b      	ldr	r3, [r3, #24]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d109      	bne.n	8001322 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	43db      	mvns	r3, r3
 8001318:	401a      	ands	r2, r3
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001320:	e007      	b.n	8001332 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	431a      	orrs	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	691b      	ldr	r3, [r3, #16]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d109      	bne.n	800134e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	43db      	mvns	r3, r3
 8001344:	401a      	ands	r2, r3
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800134c:	e007      	b.n	800135e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	431a      	orrs	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	6a1b      	ldr	r3, [r3, #32]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d107      	bne.n	8001376 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	431a      	orrs	r2, r3
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800137c:	f023 0201 	bic.w	r2, r3, #1
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e006      	b.n	8001398 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800138e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
  }
}
 8001398:	4618      	mov	r0, r3
 800139a:	371c      	adds	r7, #28
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	40006400 	.word	0x40006400

080013a8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d12e      	bne.n	800141a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2202      	movs	r2, #2
 80013c0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f022 0201 	bic.w	r2, r2, #1
 80013d2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80013d4:	f7ff fddc 	bl	8000f90 <HAL_GetTick>
 80013d8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013da:	e012      	b.n	8001402 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013dc:	f7ff fdd8 	bl	8000f90 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b0a      	cmp	r3, #10
 80013e8:	d90b      	bls.n	8001402 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2205      	movs	r2, #5
 80013fa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e012      	b.n	8001428 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1e5      	bne.n	80013dc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001416:	2300      	movs	r3, #0
 8001418:	e006      	b.n	8001428 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
  }
}
 8001428:	4618      	mov	r0, r3
 800142a:	3710      	adds	r7, #16
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001430:	b480      	push	{r7}
 8001432:	b089      	sub	sp, #36	; 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
 800143c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001444:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800144e:	7ffb      	ldrb	r3, [r7, #31]
 8001450:	2b01      	cmp	r3, #1
 8001452:	d003      	beq.n	800145c <HAL_CAN_AddTxMessage+0x2c>
 8001454:	7ffb      	ldrb	r3, [r7, #31]
 8001456:	2b02      	cmp	r3, #2
 8001458:	f040 80b8 	bne.w	80015cc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10a      	bne.n	800147c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800146c:	2b00      	cmp	r3, #0
 800146e:	d105      	bne.n	800147c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001476:	2b00      	cmp	r3, #0
 8001478:	f000 80a0 	beq.w	80015bc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	0e1b      	lsrs	r3, r3, #24
 8001480:	f003 0303 	and.w	r3, r3, #3
 8001484:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	2b02      	cmp	r3, #2
 800148a:	d907      	bls.n	800149c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e09e      	b.n	80015da <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800149c:	2201      	movs	r2, #1
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	409a      	lsls	r2, r3
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d10d      	bne.n	80014ca <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014b8:	68f9      	ldr	r1, [r7, #12]
 80014ba:	6809      	ldr	r1, [r1, #0]
 80014bc:	431a      	orrs	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	3318      	adds	r3, #24
 80014c2:	011b      	lsls	r3, r3, #4
 80014c4:	440b      	add	r3, r1
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	e00f      	b.n	80014ea <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014d4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014da:	68f9      	ldr	r1, [r7, #12]
 80014dc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80014de:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	3318      	adds	r3, #24
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	440b      	add	r3, r1
 80014e8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6819      	ldr	r1, [r3, #0]
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	691a      	ldr	r2, [r3, #16]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3318      	adds	r3, #24
 80014f6:	011b      	lsls	r3, r3, #4
 80014f8:	440b      	add	r3, r1
 80014fa:	3304      	adds	r3, #4
 80014fc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	7d1b      	ldrb	r3, [r3, #20]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d111      	bne.n	800152a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3318      	adds	r3, #24
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	4413      	add	r3, r2
 8001512:	3304      	adds	r3, #4
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	6811      	ldr	r1, [r2, #0]
 800151a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	3318      	adds	r3, #24
 8001522:	011b      	lsls	r3, r3, #4
 8001524:	440b      	add	r3, r1
 8001526:	3304      	adds	r3, #4
 8001528:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	3307      	adds	r3, #7
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	061a      	lsls	r2, r3, #24
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	3306      	adds	r3, #6
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	041b      	lsls	r3, r3, #16
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3305      	adds	r3, #5
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	4313      	orrs	r3, r2
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	3204      	adds	r2, #4
 800154a:	7812      	ldrb	r2, [r2, #0]
 800154c:	4610      	mov	r0, r2
 800154e:	68fa      	ldr	r2, [r7, #12]
 8001550:	6811      	ldr	r1, [r2, #0]
 8001552:	ea43 0200 	orr.w	r2, r3, r0
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	011b      	lsls	r3, r3, #4
 800155a:	440b      	add	r3, r1
 800155c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001560:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3303      	adds	r3, #3
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	061a      	lsls	r2, r3, #24
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3302      	adds	r3, #2
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	041b      	lsls	r3, r3, #16
 8001572:	431a      	orrs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	3301      	adds	r3, #1
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	4313      	orrs	r3, r2
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	7812      	ldrb	r2, [r2, #0]
 8001582:	4610      	mov	r0, r2
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	6811      	ldr	r1, [r2, #0]
 8001588:	ea43 0200 	orr.w	r2, r3, r0
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	011b      	lsls	r3, r3, #4
 8001590:	440b      	add	r3, r1
 8001592:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001596:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	3318      	adds	r3, #24
 80015a0:	011b      	lsls	r3, r3, #4
 80015a2:	4413      	add	r3, r2
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	6811      	ldr	r1, [r2, #0]
 80015aa:	f043 0201 	orr.w	r2, r3, #1
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	3318      	adds	r3, #24
 80015b2:	011b      	lsls	r3, r3, #4
 80015b4:	440b      	add	r3, r1
 80015b6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80015b8:	2300      	movs	r3, #0
 80015ba:	e00e      	b.n	80015da <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e006      	b.n	80015da <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
  }
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3724      	adds	r7, #36	; 0x24
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr

080015e6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80015e6:	b480      	push	{r7}
 80015e8:	b087      	sub	sp, #28
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	60f8      	str	r0, [r7, #12]
 80015ee:	60b9      	str	r1, [r7, #8]
 80015f0:	607a      	str	r2, [r7, #4]
 80015f2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015fa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80015fc:	7dfb      	ldrb	r3, [r7, #23]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d003      	beq.n	800160a <HAL_CAN_GetRxMessage+0x24>
 8001602:	7dfb      	ldrb	r3, [r7, #23]
 8001604:	2b02      	cmp	r3, #2
 8001606:	f040 80f3 	bne.w	80017f0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d10e      	bne.n	800162e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f003 0303 	and.w	r3, r3, #3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d116      	bne.n	800164c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001622:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e0e7      	b.n	80017fe <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d107      	bne.n	800164c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e0d8      	b.n	80017fe <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	331b      	adds	r3, #27
 8001654:	011b      	lsls	r3, r3, #4
 8001656:	4413      	add	r3, r2
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0204 	and.w	r2, r3, #4
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d10c      	bne.n	8001684 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	331b      	adds	r3, #27
 8001672:	011b      	lsls	r3, r3, #4
 8001674:	4413      	add	r3, r2
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	0d5b      	lsrs	r3, r3, #21
 800167a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	e00b      	b.n	800169c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	331b      	adds	r3, #27
 800168c:	011b      	lsls	r3, r3, #4
 800168e:	4413      	add	r3, r2
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	08db      	lsrs	r3, r3, #3
 8001694:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	331b      	adds	r3, #27
 80016a4:	011b      	lsls	r3, r3, #4
 80016a6:	4413      	add	r3, r2
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0202 	and.w	r2, r3, #2
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	331b      	adds	r3, #27
 80016ba:	011b      	lsls	r3, r3, #4
 80016bc:	4413      	add	r3, r2
 80016be:	3304      	adds	r3, #4
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 020f 	and.w	r2, r3, #15
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	331b      	adds	r3, #27
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	4413      	add	r3, r2
 80016d6:	3304      	adds	r3, #4
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	0a1b      	lsrs	r3, r3, #8
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	331b      	adds	r3, #27
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	4413      	add	r3, r2
 80016ee:	3304      	adds	r3, #4
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	0c1b      	lsrs	r3, r3, #16
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	011b      	lsls	r3, r3, #4
 8001702:	4413      	add	r3, r2
 8001704:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	011b      	lsls	r3, r3, #4
 8001718:	4413      	add	r3, r2
 800171a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	0a1a      	lsrs	r2, r3, #8
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	3301      	adds	r3, #1
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	4413      	add	r3, r2
 8001734:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	0c1a      	lsrs	r2, r3, #16
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	3302      	adds	r3, #2
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	011b      	lsls	r3, r3, #4
 800174c:	4413      	add	r3, r2
 800174e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	0e1a      	lsrs	r2, r3, #24
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	3303      	adds	r3, #3
 800175a:	b2d2      	uxtb	r2, r2
 800175c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	011b      	lsls	r3, r3, #4
 8001766:	4413      	add	r3, r2
 8001768:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	3304      	adds	r3, #4
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	011b      	lsls	r3, r3, #4
 800177e:	4413      	add	r3, r2
 8001780:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	0a1a      	lsrs	r2, r3, #8
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	3305      	adds	r3, #5
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	4413      	add	r3, r2
 800179a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	0c1a      	lsrs	r2, r3, #16
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	3306      	adds	r3, #6
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	011b      	lsls	r3, r3, #4
 80017b2:	4413      	add	r3, r2
 80017b4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	0e1a      	lsrs	r2, r3, #24
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	3307      	adds	r3, #7
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d108      	bne.n	80017dc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f042 0220 	orr.w	r2, r2, #32
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	e007      	b.n	80017ec <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 0220 	orr.w	r2, r2, #32
 80017ea:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80017ec:	2300      	movs	r3, #0
 80017ee:	e006      	b.n	80017fe <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
  }
}
 80017fe:	4618      	mov	r0, r3
 8001800:	371c      	adds	r7, #28
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800180a:	b480      	push	{r7}
 800180c:	b085      	sub	sp, #20
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f893 3020 	ldrb.w	r3, [r3, #32]
 800181a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d002      	beq.n	8001828 <HAL_CAN_ActivateNotification+0x1e>
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	2b02      	cmp	r3, #2
 8001826:	d109      	bne.n	800183c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6959      	ldr	r1, [r3, #20]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	430a      	orrs	r2, r1
 8001836:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001838:	2300      	movs	r3, #0
 800183a:	e006      	b.n	800184a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001848:	2301      	movs	r3, #1
  }
}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b08a      	sub	sp, #40	; 0x28
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800185e:	2300      	movs	r3, #0
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	695b      	ldr	r3, [r3, #20]
 8001868:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	691b      	ldr	r3, [r3, #16]
 8001888:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001892:	6a3b      	ldr	r3, [r7, #32]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d07c      	beq.n	8001996 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d023      	beq.n	80018ee <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2201      	movs	r2, #1
 80018ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d003      	beq.n	80018c0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f000 f983 	bl	8001bc4 <HAL_CAN_TxMailbox0CompleteCallback>
 80018be:	e016      	b.n	80018ee <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	f003 0304 	and.w	r3, r3, #4
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d004      	beq.n	80018d4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80018ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
 80018d2:	e00c      	b.n	80018ee <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d004      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
 80018e6:	e002      	b.n	80018ee <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f000 f989 	bl	8001c00 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d024      	beq.n	8001942 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001900:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001908:	2b00      	cmp	r3, #0
 800190a:	d003      	beq.n	8001914 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f000 f963 	bl	8001bd8 <HAL_CAN_TxMailbox1CompleteCallback>
 8001912:	e016      	b.n	8001942 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001914:	69bb      	ldr	r3, [r7, #24]
 8001916:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800191a:	2b00      	cmp	r3, #0
 800191c:	d004      	beq.n	8001928 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800191e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001920:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
 8001926:	e00c      	b.n	8001942 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800192e:	2b00      	cmp	r3, #0
 8001930:	d004      	beq.n	800193c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001938:	627b      	str	r3, [r7, #36]	; 0x24
 800193a:	e002      	b.n	8001942 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f000 f969 	bl	8001c14 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001942:	69bb      	ldr	r3, [r7, #24]
 8001944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d024      	beq.n	8001996 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001954:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f000 f943 	bl	8001bec <HAL_CAN_TxMailbox2CompleteCallback>
 8001966:	e016      	b.n	8001996 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d004      	beq.n	800197c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001974:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001978:	627b      	str	r3, [r7, #36]	; 0x24
 800197a:	e00c      	b.n	8001996 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d004      	beq.n	8001990 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
 800198e:	e002      	b.n	8001996 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f949 	bl	8001c28 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001996:	6a3b      	ldr	r3, [r7, #32]
 8001998:	f003 0308 	and.w	r3, r3, #8
 800199c:	2b00      	cmp	r3, #0
 800199e:	d00c      	beq.n	80019ba <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	f003 0310 	and.w	r3, r3, #16
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d007      	beq.n	80019ba <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019b0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2210      	movs	r2, #16
 80019b8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d00b      	beq.n	80019dc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	f003 0308 	and.w	r3, r3, #8
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d006      	beq.n	80019dc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2208      	movs	r2, #8
 80019d4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 f930 	bl	8001c3c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80019dc:	6a3b      	ldr	r3, [r7, #32]
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d009      	beq.n	80019fa <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	f003 0303 	and.w	r3, r3, #3
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80019f4:	6878      	ldr	r0, [r7, #4]
 80019f6:	f00d fcfb 	bl	800f3f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d00c      	beq.n	8001a1e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	f003 0310 	and.w	r3, r3, #16
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d007      	beq.n	8001a1e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a10:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a14:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2210      	movs	r2, #16
 8001a1c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	f003 0320 	and.w	r3, r3, #32
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d00b      	beq.n	8001a40 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d006      	beq.n	8001a40 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2208      	movs	r2, #8
 8001a38:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 f912 	bl	8001c64 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001a40:	6a3b      	ldr	r3, [r7, #32]
 8001a42:	f003 0310 	and.w	r3, r3, #16
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d009      	beq.n	8001a5e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	691b      	ldr	r3, [r3, #16]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d002      	beq.n	8001a5e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f000 f8f9 	bl	8001c50 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001a5e:	6a3b      	ldr	r3, [r7, #32]
 8001a60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00b      	beq.n	8001a80 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d006      	beq.n	8001a80 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2210      	movs	r2, #16
 8001a78:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f8fc 	bl	8001c78 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001a80:	6a3b      	ldr	r3, [r7, #32]
 8001a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00b      	beq.n	8001aa2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d006      	beq.n	8001aa2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2208      	movs	r2, #8
 8001a9a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f000 f8f5 	bl	8001c8c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d07b      	beq.n	8001ba4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	f003 0304 	and.w	r3, r3, #4
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d072      	beq.n	8001b9c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001ab6:	6a3b      	ldr	r3, [r7, #32]
 8001ab8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d008      	beq.n	8001ad2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d003      	beq.n	8001ad2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ad2:	6a3b      	ldr	r3, [r7, #32]
 8001ad4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d008      	beq.n	8001aee <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae8:	f043 0302 	orr.w	r3, r3, #2
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d008      	beq.n	8001b0a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d003      	beq.n	8001b0a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d043      	beq.n	8001b9c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d03e      	beq.n	8001b9c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b24:	2b60      	cmp	r3, #96	; 0x60
 8001b26:	d02b      	beq.n	8001b80 <HAL_CAN_IRQHandler+0x32a>
 8001b28:	2b60      	cmp	r3, #96	; 0x60
 8001b2a:	d82e      	bhi.n	8001b8a <HAL_CAN_IRQHandler+0x334>
 8001b2c:	2b50      	cmp	r3, #80	; 0x50
 8001b2e:	d022      	beq.n	8001b76 <HAL_CAN_IRQHandler+0x320>
 8001b30:	2b50      	cmp	r3, #80	; 0x50
 8001b32:	d82a      	bhi.n	8001b8a <HAL_CAN_IRQHandler+0x334>
 8001b34:	2b40      	cmp	r3, #64	; 0x40
 8001b36:	d019      	beq.n	8001b6c <HAL_CAN_IRQHandler+0x316>
 8001b38:	2b40      	cmp	r3, #64	; 0x40
 8001b3a:	d826      	bhi.n	8001b8a <HAL_CAN_IRQHandler+0x334>
 8001b3c:	2b30      	cmp	r3, #48	; 0x30
 8001b3e:	d010      	beq.n	8001b62 <HAL_CAN_IRQHandler+0x30c>
 8001b40:	2b30      	cmp	r3, #48	; 0x30
 8001b42:	d822      	bhi.n	8001b8a <HAL_CAN_IRQHandler+0x334>
 8001b44:	2b10      	cmp	r3, #16
 8001b46:	d002      	beq.n	8001b4e <HAL_CAN_IRQHandler+0x2f8>
 8001b48:	2b20      	cmp	r3, #32
 8001b4a:	d005      	beq.n	8001b58 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001b4c:	e01d      	b.n	8001b8a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b50:	f043 0308 	orr.w	r3, r3, #8
 8001b54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b56:	e019      	b.n	8001b8c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5a:	f043 0310 	orr.w	r3, r3, #16
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b60:	e014      	b.n	8001b8c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	f043 0320 	orr.w	r3, r3, #32
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b6a:	e00f      	b.n	8001b8c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b74:	e00a      	b.n	8001b8c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b7e:	e005      	b.n	8001b8c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b88:	e000      	b.n	8001b8c <HAL_CAN_IRQHandler+0x336>
            break;
 8001b8a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	699a      	ldr	r2, [r3, #24]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001b9a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d008      	beq.n	8001bbc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 f872 	bl	8001ca0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	3728      	adds	r7, #40	; 0x28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc4:	4b0c      	ldr	r3, [pc, #48]	; (8001cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ce6:	4a04      	ldr	r2, [pc, #16]	; (8001cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	60d3      	str	r3, [r2, #12]
}
 8001cec:	bf00      	nop
 8001cee:	3714      	adds	r7, #20
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	e000ed00 	.word	0xe000ed00

08001cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <__NVIC_GetPriorityGrouping+0x18>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	0a1b      	lsrs	r3, r3, #8
 8001d06:	f003 0307 	and.w	r3, r3, #7
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	db0b      	blt.n	8001d42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d2a:	79fb      	ldrb	r3, [r7, #7]
 8001d2c:	f003 021f 	and.w	r2, r3, #31
 8001d30:	4907      	ldr	r1, [pc, #28]	; (8001d50 <__NVIC_EnableIRQ+0x38>)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	095b      	lsrs	r3, r3, #5
 8001d38:	2001      	movs	r0, #1
 8001d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000e100 	.word	0xe000e100

08001d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	6039      	str	r1, [r7, #0]
 8001d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	db0a      	blt.n	8001d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	490c      	ldr	r1, [pc, #48]	; (8001da0 <__NVIC_SetPriority+0x4c>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	0112      	lsls	r2, r2, #4
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	440b      	add	r3, r1
 8001d78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d7c:	e00a      	b.n	8001d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	4908      	ldr	r1, [pc, #32]	; (8001da4 <__NVIC_SetPriority+0x50>)
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	f003 030f 	and.w	r3, r3, #15
 8001d8a:	3b04      	subs	r3, #4
 8001d8c:	0112      	lsls	r2, r2, #4
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	440b      	add	r3, r1
 8001d92:	761a      	strb	r2, [r3, #24]
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000e100 	.word	0xe000e100
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b089      	sub	sp, #36	; 0x24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f1c3 0307 	rsb	r3, r3, #7
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	bf28      	it	cs
 8001dc6:	2304      	movcs	r3, #4
 8001dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	2b06      	cmp	r3, #6
 8001dd0:	d902      	bls.n	8001dd8 <NVIC_EncodePriority+0x30>
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3b03      	subs	r3, #3
 8001dd6:	e000      	b.n	8001dda <NVIC_EncodePriority+0x32>
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ddc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43da      	mvns	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	401a      	ands	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfa:	43d9      	mvns	r1, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	4313      	orrs	r3, r2
         );
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3724      	adds	r7, #36	; 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7ff ff4c 	bl	8001cb4 <__NVIC_SetPriorityGrouping>
}
 8001e1c:	bf00      	nop
 8001e1e:	3708      	adds	r7, #8
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e36:	f7ff ff61 	bl	8001cfc <__NVIC_GetPriorityGrouping>
 8001e3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	68b9      	ldr	r1, [r7, #8]
 8001e40:	6978      	ldr	r0, [r7, #20]
 8001e42:	f7ff ffb1 	bl	8001da8 <NVIC_EncodePriority>
 8001e46:	4602      	mov	r2, r0
 8001e48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e4c:	4611      	mov	r1, r2
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7ff ff80 	bl	8001d54 <__NVIC_SetPriority>
}
 8001e54:	bf00      	nop
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff ff54 	bl	8001d18 <__NVIC_EnableIRQ>
}
 8001e70:	bf00      	nop
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e80:	2300      	movs	r3, #0
 8001e82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e84:	f7ff f884 	bl	8000f90 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e099      	b.n	8001fc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2202      	movs	r2, #2
 8001ea0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0201 	bic.w	r2, r2, #1
 8001eb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001eb4:	e00f      	b.n	8001ed6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001eb6:	f7ff f86b 	bl	8000f90 <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b05      	cmp	r3, #5
 8001ec2:	d908      	bls.n	8001ed6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2220      	movs	r2, #32
 8001ec8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2203      	movs	r2, #3
 8001ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e078      	b.n	8001fc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1e8      	bne.n	8001eb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	4b38      	ldr	r3, [pc, #224]	; (8001fd0 <HAL_DMA_Init+0x158>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	691b      	ldr	r3, [r3, #16]
 8001f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2c:	2b04      	cmp	r3, #4
 8001f2e:	d107      	bne.n	8001f40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	697a      	ldr	r2, [r7, #20]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	697a      	ldr	r2, [r7, #20]
 8001f46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f023 0307 	bic.w	r3, r3, #7
 8001f56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5c:	697a      	ldr	r2, [r7, #20]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d117      	bne.n	8001f9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6e:	697a      	ldr	r2, [r7, #20]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d00e      	beq.n	8001f9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 fb1b 	bl	80025b8 <DMA_CheckFifoParam>
 8001f82:	4603      	mov	r3, r0
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d008      	beq.n	8001f9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2240      	movs	r2, #64	; 0x40
 8001f8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2201      	movs	r2, #1
 8001f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f96:	2301      	movs	r3, #1
 8001f98:	e016      	b.n	8001fc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 fad2 	bl	800254c <DMA_CalcBaseAndBitshift>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb0:	223f      	movs	r2, #63	; 0x3f
 8001fb2:	409a      	lsls	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	f010803f 	.word	0xf010803f

08001fd4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
 8001fe0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d101      	bne.n	8001ff4 <HAL_DMA_Start+0x20>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e026      	b.n	8002042 <HAL_DMA_Start+0x6e>
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002002:	b2db      	uxtb	r3, r3
 8002004:	2b01      	cmp	r3, #1
 8002006:	d115      	bne.n	8002034 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2202      	movs	r2, #2
 800200c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2200      	movs	r2, #0
 8002014:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68b9      	ldr	r1, [r7, #8]
 800201c:	68f8      	ldr	r0, [r7, #12]
 800201e:	f000 fa67 	bl	80024f0 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f042 0201 	orr.w	r2, r2, #1
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	e005      	b.n	8002040 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2200      	movs	r2, #0
 8002038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800203c:	2302      	movs	r3, #2
 800203e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8002040:	7dfb      	ldrb	r3, [r7, #23]
}
 8002042:	4618      	mov	r0, r3
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	60f8      	str	r0, [r7, #12]
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
 8002056:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002060:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002068:	2b01      	cmp	r3, #1
 800206a:	d101      	bne.n	8002070 <HAL_DMA_Start_IT+0x26>
 800206c:	2302      	movs	r3, #2
 800206e:	e040      	b.n	80020f2 <HAL_DMA_Start_IT+0xa8>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b01      	cmp	r3, #1
 8002082:	d12f      	bne.n	80020e4 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2202      	movs	r2, #2
 8002088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2200      	movs	r2, #0
 8002090:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	68b9      	ldr	r1, [r7, #8]
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 fa29 	bl	80024f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a2:	223f      	movs	r2, #63	; 0x3f
 80020a4:	409a      	lsls	r2, r3
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 0216 	orr.w	r2, r2, #22
 80020b8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d007      	beq.n	80020d2 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f042 0208 	orr.w	r2, r2, #8
 80020d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f042 0201 	orr.w	r2, r2, #1
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	e005      	b.n	80020f0 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020ec:	2302      	movs	r3, #2
 80020ee:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020fa:	b580      	push	{r7, lr}
 80020fc:	b084      	sub	sp, #16
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002106:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002108:	f7fe ff42 	bl	8000f90 <HAL_GetTick>
 800210c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d008      	beq.n	800212c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2280      	movs	r2, #128	; 0x80
 800211e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e052      	b.n	80021d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0216 	bic.w	r2, r2, #22
 800213a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	695a      	ldr	r2, [r3, #20]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800214a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	2b00      	cmp	r3, #0
 8002152:	d103      	bne.n	800215c <HAL_DMA_Abort+0x62>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002158:	2b00      	cmp	r3, #0
 800215a:	d007      	beq.n	800216c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0208 	bic.w	r2, r2, #8
 800216a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0201 	bic.w	r2, r2, #1
 800217a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800217c:	e013      	b.n	80021a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800217e:	f7fe ff07 	bl	8000f90 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b05      	cmp	r3, #5
 800218a:	d90c      	bls.n	80021a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2220      	movs	r2, #32
 8002190:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2203      	movs	r2, #3
 800219e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	e015      	b.n	80021d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1e4      	bne.n	800217e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b8:	223f      	movs	r2, #63	; 0x3f
 80021ba:	409a      	lsls	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021e8:	4b92      	ldr	r3, [pc, #584]	; (8002434 <HAL_DMA_IRQHandler+0x258>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a92      	ldr	r2, [pc, #584]	; (8002438 <HAL_DMA_IRQHandler+0x25c>)
 80021ee:	fba2 2303 	umull	r2, r3, r2, r3
 80021f2:	0a9b      	lsrs	r3, r3, #10
 80021f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002206:	2208      	movs	r2, #8
 8002208:	409a      	lsls	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	4013      	ands	r3, r2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d01a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b00      	cmp	r3, #0
 800221e:	d013      	beq.n	8002248 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f022 0204 	bic.w	r2, r2, #4
 800222e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002234:	2208      	movs	r2, #8
 8002236:	409a      	lsls	r2, r3
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002240:	f043 0201 	orr.w	r2, r3, #1
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800224c:	2201      	movs	r2, #1
 800224e:	409a      	lsls	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d012      	beq.n	800227e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002262:	2b00      	cmp	r3, #0
 8002264:	d00b      	beq.n	800227e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800226a:	2201      	movs	r2, #1
 800226c:	409a      	lsls	r2, r3
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002276:	f043 0202 	orr.w	r2, r3, #2
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002282:	2204      	movs	r2, #4
 8002284:	409a      	lsls	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4013      	ands	r3, r2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d012      	beq.n	80022b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d00b      	beq.n	80022b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022a0:	2204      	movs	r2, #4
 80022a2:	409a      	lsls	r2, r3
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ac:	f043 0204 	orr.w	r2, r3, #4
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b8:	2210      	movs	r2, #16
 80022ba:	409a      	lsls	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d043      	beq.n	800234c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0308 	and.w	r3, r3, #8
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d03c      	beq.n	800234c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d6:	2210      	movs	r2, #16
 80022d8:	409a      	lsls	r2, r3
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d018      	beq.n	800231e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d108      	bne.n	800230c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d024      	beq.n	800234c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	4798      	blx	r3
 800230a:	e01f      	b.n	800234c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002310:	2b00      	cmp	r3, #0
 8002312:	d01b      	beq.n	800234c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	4798      	blx	r3
 800231c:	e016      	b.n	800234c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002328:	2b00      	cmp	r3, #0
 800232a:	d107      	bne.n	800233c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 0208 	bic.w	r2, r2, #8
 800233a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002340:	2b00      	cmp	r3, #0
 8002342:	d003      	beq.n	800234c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002350:	2220      	movs	r2, #32
 8002352:	409a      	lsls	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4013      	ands	r3, r2
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 808e 	beq.w	800247a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0310 	and.w	r3, r3, #16
 8002368:	2b00      	cmp	r3, #0
 800236a:	f000 8086 	beq.w	800247a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002372:	2220      	movs	r2, #32
 8002374:	409a      	lsls	r2, r3
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b05      	cmp	r3, #5
 8002384:	d136      	bne.n	80023f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 0216 	bic.w	r2, r2, #22
 8002394:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	695a      	ldr	r2, [r3, #20]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d103      	bne.n	80023b6 <HAL_DMA_IRQHandler+0x1da>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d007      	beq.n	80023c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 0208 	bic.w	r2, r2, #8
 80023c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ca:	223f      	movs	r2, #63	; 0x3f
 80023cc:	409a      	lsls	r2, r3
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2201      	movs	r2, #1
 80023de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d07d      	beq.n	80024e6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	4798      	blx	r3
        }
        return;
 80023f2:	e078      	b.n	80024e6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d01c      	beq.n	800243c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d108      	bne.n	8002422 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002414:	2b00      	cmp	r3, #0
 8002416:	d030      	beq.n	800247a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	4798      	blx	r3
 8002420:	e02b      	b.n	800247a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002426:	2b00      	cmp	r3, #0
 8002428:	d027      	beq.n	800247a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	4798      	blx	r3
 8002432:	e022      	b.n	800247a <HAL_DMA_IRQHandler+0x29e>
 8002434:	20000140 	.word	0x20000140
 8002438:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10f      	bne.n	800246a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 0210 	bic.w	r2, r2, #16
 8002458:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247e:	2b00      	cmp	r3, #0
 8002480:	d032      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d022      	beq.n	80024d4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2205      	movs	r2, #5
 8002492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f022 0201 	bic.w	r2, r2, #1
 80024a4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	3301      	adds	r3, #1
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d307      	bcc.n	80024c2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1f2      	bne.n	80024a6 <HAL_DMA_IRQHandler+0x2ca>
 80024c0:	e000      	b.n	80024c4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80024c2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d005      	beq.n	80024e8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	4798      	blx	r3
 80024e4:	e000      	b.n	80024e8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80024e6:	bf00      	nop
    }
  }
}
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop

080024f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b085      	sub	sp, #20
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800250c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b40      	cmp	r3, #64	; 0x40
 800251c:	d108      	bne.n	8002530 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68ba      	ldr	r2, [r7, #8]
 800252c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800252e:	e007      	b.n	8002540 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68ba      	ldr	r2, [r7, #8]
 8002536:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	60da      	str	r2, [r3, #12]
}
 8002540:	bf00      	nop
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	b2db      	uxtb	r3, r3
 800255a:	3b10      	subs	r3, #16
 800255c:	4a14      	ldr	r2, [pc, #80]	; (80025b0 <DMA_CalcBaseAndBitshift+0x64>)
 800255e:	fba2 2303 	umull	r2, r3, r2, r3
 8002562:	091b      	lsrs	r3, r3, #4
 8002564:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002566:	4a13      	ldr	r2, [pc, #76]	; (80025b4 <DMA_CalcBaseAndBitshift+0x68>)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4413      	add	r3, r2
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	461a      	mov	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b03      	cmp	r3, #3
 8002578:	d909      	bls.n	800258e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002582:	f023 0303 	bic.w	r3, r3, #3
 8002586:	1d1a      	adds	r2, r3, #4
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	659a      	str	r2, [r3, #88]	; 0x58
 800258c:	e007      	b.n	800259e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002596:	f023 0303 	bic.w	r3, r3, #3
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3714      	adds	r7, #20
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	aaaaaaab 	.word	0xaaaaaaab
 80025b4:	08015a9c 	.word	0x08015a9c

080025b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d11f      	bne.n	8002612 <DMA_CheckFifoParam+0x5a>
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d856      	bhi.n	8002686 <DMA_CheckFifoParam+0xce>
 80025d8:	a201      	add	r2, pc, #4	; (adr r2, 80025e0 <DMA_CheckFifoParam+0x28>)
 80025da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025de:	bf00      	nop
 80025e0:	080025f1 	.word	0x080025f1
 80025e4:	08002603 	.word	0x08002603
 80025e8:	080025f1 	.word	0x080025f1
 80025ec:	08002687 	.word	0x08002687
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d046      	beq.n	800268a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002600:	e043      	b.n	800268a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002606:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800260a:	d140      	bne.n	800268e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002610:	e03d      	b.n	800268e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800261a:	d121      	bne.n	8002660 <DMA_CheckFifoParam+0xa8>
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2b03      	cmp	r3, #3
 8002620:	d837      	bhi.n	8002692 <DMA_CheckFifoParam+0xda>
 8002622:	a201      	add	r2, pc, #4	; (adr r2, 8002628 <DMA_CheckFifoParam+0x70>)
 8002624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002628:	08002639 	.word	0x08002639
 800262c:	0800263f 	.word	0x0800263f
 8002630:	08002639 	.word	0x08002639
 8002634:	08002651 	.word	0x08002651
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
      break;
 800263c:	e030      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002642:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d025      	beq.n	8002696 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800264e:	e022      	b.n	8002696 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002654:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002658:	d11f      	bne.n	800269a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800265e:	e01c      	b.n	800269a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b02      	cmp	r3, #2
 8002664:	d903      	bls.n	800266e <DMA_CheckFifoParam+0xb6>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b03      	cmp	r3, #3
 800266a:	d003      	beq.n	8002674 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800266c:	e018      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	73fb      	strb	r3, [r7, #15]
      break;
 8002672:	e015      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00e      	beq.n	800269e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	73fb      	strb	r3, [r7, #15]
      break;
 8002684:	e00b      	b.n	800269e <DMA_CheckFifoParam+0xe6>
      break;
 8002686:	bf00      	nop
 8002688:	e00a      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      break;
 800268a:	bf00      	nop
 800268c:	e008      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      break;
 800268e:	bf00      	nop
 8002690:	e006      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      break;
 8002692:	bf00      	nop
 8002694:	e004      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      break;
 8002696:	bf00      	nop
 8002698:	e002      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800269a:	bf00      	nop
 800269c:	e000      	b.n	80026a0 <DMA_CheckFifoParam+0xe8>
      break;
 800269e:	bf00      	nop
    }
  } 
  
  return status; 
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop

080026b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b089      	sub	sp, #36	; 0x24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026be:	2300      	movs	r3, #0
 80026c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026c6:	2300      	movs	r3, #0
 80026c8:	61fb      	str	r3, [r7, #28]
 80026ca:	e177      	b.n	80029bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026cc:	2201      	movs	r2, #1
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026e0:	693a      	ldr	r2, [r7, #16]
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	f040 8166 	bne.w	80029b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d005      	beq.n	8002702 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d130      	bne.n	8002764 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	2203      	movs	r2, #3
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43db      	mvns	r3, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4013      	ands	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4313      	orrs	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002738:	2201      	movs	r2, #1
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	43db      	mvns	r3, r3
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	091b      	lsrs	r3, r3, #4
 800274e:	f003 0201 	and.w	r2, r3, #1
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	4313      	orrs	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f003 0303 	and.w	r3, r3, #3
 800276c:	2b03      	cmp	r3, #3
 800276e:	d017      	beq.n	80027a0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	2203      	movs	r2, #3
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4313      	orrs	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 0303 	and.w	r3, r3, #3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d123      	bne.n	80027f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	08da      	lsrs	r2, r3, #3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	3208      	adds	r2, #8
 80027b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	f003 0307 	and.w	r3, r3, #7
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	220f      	movs	r2, #15
 80027c4:	fa02 f303 	lsl.w	r3, r2, r3
 80027c8:	43db      	mvns	r3, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4013      	ands	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	691a      	ldr	r2, [r3, #16]
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	fa02 f303 	lsl.w	r3, r2, r3
 80027e0:	69ba      	ldr	r2, [r7, #24]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	08da      	lsrs	r2, r3, #3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	3208      	adds	r2, #8
 80027ee:	69b9      	ldr	r1, [r7, #24]
 80027f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	2203      	movs	r2, #3
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f003 0203 	and.w	r2, r3, #3
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	f000 80c0 	beq.w	80029b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
 800283a:	4b66      	ldr	r3, [pc, #408]	; (80029d4 <HAL_GPIO_Init+0x324>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	4a65      	ldr	r2, [pc, #404]	; (80029d4 <HAL_GPIO_Init+0x324>)
 8002840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002844:	6453      	str	r3, [r2, #68]	; 0x44
 8002846:	4b63      	ldr	r3, [pc, #396]	; (80029d4 <HAL_GPIO_Init+0x324>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002852:	4a61      	ldr	r2, [pc, #388]	; (80029d8 <HAL_GPIO_Init+0x328>)
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	089b      	lsrs	r3, r3, #2
 8002858:	3302      	adds	r3, #2
 800285a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800285e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	220f      	movs	r2, #15
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a58      	ldr	r2, [pc, #352]	; (80029dc <HAL_GPIO_Init+0x32c>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d037      	beq.n	80028ee <HAL_GPIO_Init+0x23e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a57      	ldr	r2, [pc, #348]	; (80029e0 <HAL_GPIO_Init+0x330>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d031      	beq.n	80028ea <HAL_GPIO_Init+0x23a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a56      	ldr	r2, [pc, #344]	; (80029e4 <HAL_GPIO_Init+0x334>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d02b      	beq.n	80028e6 <HAL_GPIO_Init+0x236>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a55      	ldr	r2, [pc, #340]	; (80029e8 <HAL_GPIO_Init+0x338>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d025      	beq.n	80028e2 <HAL_GPIO_Init+0x232>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a54      	ldr	r2, [pc, #336]	; (80029ec <HAL_GPIO_Init+0x33c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d01f      	beq.n	80028de <HAL_GPIO_Init+0x22e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a53      	ldr	r2, [pc, #332]	; (80029f0 <HAL_GPIO_Init+0x340>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d019      	beq.n	80028da <HAL_GPIO_Init+0x22a>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a52      	ldr	r2, [pc, #328]	; (80029f4 <HAL_GPIO_Init+0x344>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d013      	beq.n	80028d6 <HAL_GPIO_Init+0x226>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a51      	ldr	r2, [pc, #324]	; (80029f8 <HAL_GPIO_Init+0x348>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d00d      	beq.n	80028d2 <HAL_GPIO_Init+0x222>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a50      	ldr	r2, [pc, #320]	; (80029fc <HAL_GPIO_Init+0x34c>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d007      	beq.n	80028ce <HAL_GPIO_Init+0x21e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a4f      	ldr	r2, [pc, #316]	; (8002a00 <HAL_GPIO_Init+0x350>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d101      	bne.n	80028ca <HAL_GPIO_Init+0x21a>
 80028c6:	2309      	movs	r3, #9
 80028c8:	e012      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028ca:	230a      	movs	r3, #10
 80028cc:	e010      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028ce:	2308      	movs	r3, #8
 80028d0:	e00e      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028d2:	2307      	movs	r3, #7
 80028d4:	e00c      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028d6:	2306      	movs	r3, #6
 80028d8:	e00a      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028da:	2305      	movs	r3, #5
 80028dc:	e008      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028de:	2304      	movs	r3, #4
 80028e0:	e006      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028e2:	2303      	movs	r3, #3
 80028e4:	e004      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e002      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <HAL_GPIO_Init+0x240>
 80028ee:	2300      	movs	r3, #0
 80028f0:	69fa      	ldr	r2, [r7, #28]
 80028f2:	f002 0203 	and.w	r2, r2, #3
 80028f6:	0092      	lsls	r2, r2, #2
 80028f8:	4093      	lsls	r3, r2
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002900:	4935      	ldr	r1, [pc, #212]	; (80029d8 <HAL_GPIO_Init+0x328>)
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	089b      	lsrs	r3, r3, #2
 8002906:	3302      	adds	r3, #2
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800290e:	4b3d      	ldr	r3, [pc, #244]	; (8002a04 <HAL_GPIO_Init+0x354>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	4313      	orrs	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002932:	4a34      	ldr	r2, [pc, #208]	; (8002a04 <HAL_GPIO_Init+0x354>)
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002938:	4b32      	ldr	r3, [pc, #200]	; (8002a04 <HAL_GPIO_Init+0x354>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	43db      	mvns	r3, r3
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	4013      	ands	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d003      	beq.n	800295c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	4313      	orrs	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800295c:	4a29      	ldr	r2, [pc, #164]	; (8002a04 <HAL_GPIO_Init+0x354>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002962:	4b28      	ldr	r3, [pc, #160]	; (8002a04 <HAL_GPIO_Init+0x354>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	43db      	mvns	r3, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4013      	ands	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002986:	4a1f      	ldr	r2, [pc, #124]	; (8002a04 <HAL_GPIO_Init+0x354>)
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800298c:	4b1d      	ldr	r3, [pc, #116]	; (8002a04 <HAL_GPIO_Init+0x354>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d003      	beq.n	80029b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029b0:	4a14      	ldr	r2, [pc, #80]	; (8002a04 <HAL_GPIO_Init+0x354>)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	3301      	adds	r3, #1
 80029ba:	61fb      	str	r3, [r7, #28]
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	2b0f      	cmp	r3, #15
 80029c0:	f67f ae84 	bls.w	80026cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029c4:	bf00      	nop
 80029c6:	bf00      	nop
 80029c8:	3724      	adds	r7, #36	; 0x24
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	40023800 	.word	0x40023800
 80029d8:	40013800 	.word	0x40013800
 80029dc:	40020000 	.word	0x40020000
 80029e0:	40020400 	.word	0x40020400
 80029e4:	40020800 	.word	0x40020800
 80029e8:	40020c00 	.word	0x40020c00
 80029ec:	40021000 	.word	0x40021000
 80029f0:	40021400 	.word	0x40021400
 80029f4:	40021800 	.word	0x40021800
 80029f8:	40021c00 	.word	0x40021c00
 80029fc:	40022000 	.word	0x40022000
 8002a00:	40022400 	.word	0x40022400
 8002a04:	40013c00 	.word	0x40013c00

08002a08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	460b      	mov	r3, r1
 8002a12:	807b      	strh	r3, [r7, #2]
 8002a14:	4613      	mov	r3, r2
 8002a16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a18:	787b      	ldrb	r3, [r7, #1]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d003      	beq.n	8002a26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a1e:	887a      	ldrh	r2, [r7, #2]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a24:	e003      	b.n	8002a2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a26:	887b      	ldrh	r3, [r7, #2]
 8002a28:	041a      	lsls	r2, r3, #16
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	619a      	str	r2, [r3, #24]
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr

08002a3a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a3a:	b480      	push	{r7}
 8002a3c:	b085      	sub	sp, #20
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
 8002a42:	460b      	mov	r3, r1
 8002a44:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002a4c:	887a      	ldrh	r2, [r7, #2]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	4013      	ands	r3, r2
 8002a52:	041a      	lsls	r2, r3, #16
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	43d9      	mvns	r1, r3
 8002a58:	887b      	ldrh	r3, [r7, #2]
 8002a5a:	400b      	ands	r3, r1
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	619a      	str	r2, [r3, #24]
}
 8002a62:	bf00      	nop
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
	...

08002a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a7c:	695a      	ldr	r2, [r3, #20]
 8002a7e:	88fb      	ldrh	r3, [r7, #6]
 8002a80:	4013      	ands	r3, r2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d006      	beq.n	8002a94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a86:	4a05      	ldr	r2, [pc, #20]	; (8002a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a88:	88fb      	ldrh	r3, [r7, #6]
 8002a8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f00d fad2 	bl	8010038 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a94:	bf00      	nop
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	40013c00 	.word	0x40013c00

08002aa0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aa2:	b08f      	sub	sp, #60	; 0x3c
 8002aa4:	af0a      	add	r7, sp, #40	; 0x28
 8002aa6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e10f      	b.n	8002cd2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d106      	bne.n	8002ad2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f00e ff73 	bl	80119b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2203      	movs	r2, #3
 8002ad6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d102      	bne.n	8002aec <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4618      	mov	r0, r3
 8002af2:	f004 f864 	bl	8006bbe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	603b      	str	r3, [r7, #0]
 8002afc:	687e      	ldr	r6, [r7, #4]
 8002afe:	466d      	mov	r5, sp
 8002b00:	f106 0410 	add.w	r4, r6, #16
 8002b04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b0c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b10:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b14:	1d33      	adds	r3, r6, #4
 8002b16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b18:	6838      	ldr	r0, [r7, #0]
 8002b1a:	f003 ff3b 	bl	8006994 <USB_CoreInit>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2202      	movs	r2, #2
 8002b28:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e0d0      	b.n	8002cd2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2100      	movs	r1, #0
 8002b36:	4618      	mov	r0, r3
 8002b38:	f004 f852 	bl	8006be0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	73fb      	strb	r3, [r7, #15]
 8002b40:	e04a      	b.n	8002bd8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002b42:	7bfa      	ldrb	r2, [r7, #15]
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	4613      	mov	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	333d      	adds	r3, #61	; 0x3d
 8002b52:	2201      	movs	r2, #1
 8002b54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002b56:	7bfa      	ldrb	r2, [r7, #15]
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	1a9b      	subs	r3, r3, r2
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	440b      	add	r3, r1
 8002b64:	333c      	adds	r3, #60	; 0x3c
 8002b66:	7bfa      	ldrb	r2, [r7, #15]
 8002b68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002b6a:	7bfa      	ldrb	r2, [r7, #15]
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	b298      	uxth	r0, r3
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	1a9b      	subs	r3, r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	3342      	adds	r3, #66	; 0x42
 8002b7e:	4602      	mov	r2, r0
 8002b80:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b82:	7bfa      	ldrb	r2, [r7, #15]
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	1a9b      	subs	r3, r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	440b      	add	r3, r1
 8002b90:	333f      	adds	r3, #63	; 0x3f
 8002b92:	2200      	movs	r2, #0
 8002b94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b96:	7bfa      	ldrb	r2, [r7, #15]
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	1a9b      	subs	r3, r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	3344      	adds	r3, #68	; 0x44
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002baa:	7bfa      	ldrb	r2, [r7, #15]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3348      	adds	r3, #72	; 0x48
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002bbe:	7bfa      	ldrb	r2, [r7, #15]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	00db      	lsls	r3, r3, #3
 8002bc6:	1a9b      	subs	r3, r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	3350      	adds	r3, #80	; 0x50
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bd2:	7bfb      	ldrb	r3, [r7, #15]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	73fb      	strb	r3, [r7, #15]
 8002bd8:	7bfa      	ldrb	r2, [r7, #15]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d3af      	bcc.n	8002b42 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002be2:	2300      	movs	r3, #0
 8002be4:	73fb      	strb	r3, [r7, #15]
 8002be6:	e044      	b.n	8002c72 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002be8:	7bfa      	ldrb	r2, [r7, #15]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	00db      	lsls	r3, r3, #3
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002bfe:	7bfa      	ldrb	r2, [r7, #15]
 8002c00:	6879      	ldr	r1, [r7, #4]
 8002c02:	4613      	mov	r3, r2
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	1a9b      	subs	r3, r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002c10:	7bfa      	ldrb	r2, [r7, #15]
 8002c12:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002c14:	7bfa      	ldrb	r2, [r7, #15]
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002c26:	2200      	movs	r2, #0
 8002c28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002c2a:	7bfa      	ldrb	r2, [r7, #15]
 8002c2c:	6879      	ldr	r1, [r7, #4]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	1a9b      	subs	r3, r3, r2
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	440b      	add	r3, r1
 8002c38:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002c40:	7bfa      	ldrb	r2, [r7, #15]
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	4613      	mov	r3, r2
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	1a9b      	subs	r3, r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002c56:	7bfa      	ldrb	r2, [r7, #15]
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	1a9b      	subs	r3, r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	73fb      	strb	r3, [r7, #15]
 8002c72:	7bfa      	ldrb	r2, [r7, #15]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d3b5      	bcc.n	8002be8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	603b      	str	r3, [r7, #0]
 8002c82:	687e      	ldr	r6, [r7, #4]
 8002c84:	466d      	mov	r5, sp
 8002c86:	f106 0410 	add.w	r4, r6, #16
 8002c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c96:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c9a:	1d33      	adds	r3, r6, #4
 8002c9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c9e:	6838      	ldr	r0, [r7, #0]
 8002ca0:	f003 ffc8 	bl	8006c34 <USB_DevInit>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d005      	beq.n	8002cb6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2202      	movs	r2, #2
 8002cae:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e00d      	b.n	8002cd2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f005 f810 	bl	8007cf0 <USB_DevDisconnect>

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cda <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b084      	sub	sp, #16
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_PCD_Start+0x1c>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e020      	b.n	8002d38 <HAL_PCD_Start+0x5e>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d109      	bne.n	8002d1a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d005      	beq.n	8002d1a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f003 ff3c 	bl	8006b9c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f004 ffc0 	bl	8007cae <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}

08002d40 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002d40:	b590      	push	{r4, r7, lr}
 8002d42:	b08d      	sub	sp, #52	; 0x34
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f005 f87e 	bl	8007e58 <USB_GetMode>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f040 839d 	bne.w	800349e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f004 ffe2 	bl	8007d32 <USB_ReadInterrupts>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 8393 	beq.w	800349c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f004 ffd9 	bl	8007d32 <USB_ReadInterrupts>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b02      	cmp	r3, #2
 8002d88:	d107      	bne.n	8002d9a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695a      	ldr	r2, [r3, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f002 0202 	and.w	r2, r2, #2
 8002d98:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f004 ffc7 	bl	8007d32 <USB_ReadInterrupts>
 8002da4:	4603      	mov	r3, r0
 8002da6:	f003 0310 	and.w	r3, r3, #16
 8002daa:	2b10      	cmp	r3, #16
 8002dac:	d161      	bne.n	8002e72 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	699a      	ldr	r2, [r3, #24]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0210 	bic.w	r2, r2, #16
 8002dbc:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8002dbe:	6a3b      	ldr	r3, [r7, #32]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	f003 020f 	and.w	r2, r3, #15
 8002dca:	4613      	mov	r3, r2
 8002dcc:	00db      	lsls	r3, r3, #3
 8002dce:	1a9b      	subs	r3, r3, r2
 8002dd0:	009b      	lsls	r3, r3, #2
 8002dd2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	4413      	add	r3, r2
 8002dda:	3304      	adds	r3, #4
 8002ddc:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	0c5b      	lsrs	r3, r3, #17
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d124      	bne.n	8002e34 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002dea:	69ba      	ldr	r2, [r7, #24]
 8002dec:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002df0:	4013      	ands	r3, r2
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d035      	beq.n	8002e62 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	091b      	lsrs	r3, r3, #4
 8002dfe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002e00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	461a      	mov	r2, r3
 8002e08:	6a38      	ldr	r0, [r7, #32]
 8002e0a:	f004 fe2d 	bl	8007a68 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	091b      	lsrs	r3, r3, #4
 8002e16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e1a:	441a      	add	r2, r3
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	699a      	ldr	r2, [r3, #24]
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	091b      	lsrs	r3, r3, #4
 8002e28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e2c:	441a      	add	r2, r3
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	619a      	str	r2, [r3, #24]
 8002e32:	e016      	b.n	8002e62 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	0c5b      	lsrs	r3, r3, #17
 8002e38:	f003 030f 	and.w	r3, r3, #15
 8002e3c:	2b06      	cmp	r3, #6
 8002e3e:	d110      	bne.n	8002e62 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002e46:	2208      	movs	r2, #8
 8002e48:	4619      	mov	r1, r3
 8002e4a:	6a38      	ldr	r0, [r7, #32]
 8002e4c:	f004 fe0c 	bl	8007a68 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	699a      	ldr	r2, [r3, #24]
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	091b      	lsrs	r3, r3, #4
 8002e58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e5c:	441a      	add	r2, r3
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	699a      	ldr	r2, [r3, #24]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f042 0210 	orr.w	r2, r2, #16
 8002e70:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f004 ff5b 	bl	8007d32 <USB_ReadInterrupts>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e82:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e86:	d16e      	bne.n	8002f66 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f004 ff61 	bl	8007d58 <USB_ReadDevAllOutEpInterrupt>
 8002e96:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002e98:	e062      	b.n	8002f60 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d057      	beq.n	8002f54 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	4611      	mov	r1, r2
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f004 ff86 	bl	8007dc0 <USB_ReadDevOutEPInterrupt>
 8002eb4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00c      	beq.n	8002eda <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec2:	015a      	lsls	r2, r3, #5
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ecc:	461a      	mov	r2, r3
 8002ece:	2301      	movs	r3, #1
 8002ed0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002ed2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 fdb1 	bl	8003a3c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d00c      	beq.n	8002efe <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee6:	015a      	lsls	r2, r3, #5
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	4413      	add	r3, r2
 8002eec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	2308      	movs	r3, #8
 8002ef4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002ef6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 feab 	bl	8003c54 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d008      	beq.n	8002f1a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0a:	015a      	lsls	r2, r3, #5
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	4413      	add	r3, r2
 8002f10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f14:	461a      	mov	r2, r3
 8002f16:	2310      	movs	r3, #16
 8002f18:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f003 0320 	and.w	r3, r3, #32
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d008      	beq.n	8002f36 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f26:	015a      	lsls	r2, r3, #5
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f30:	461a      	mov	r2, r3
 8002f32:	2320      	movs	r3, #32
 8002f34:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d009      	beq.n	8002f54 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f42:	015a      	lsls	r2, r3, #5
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	4413      	add	r3, r2
 8002f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f52:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f56:	3301      	adds	r3, #1
 8002f58:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5c:	085b      	lsrs	r3, r3, #1
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d199      	bne.n	8002e9a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f004 fee1 	bl	8007d32 <USB_ReadInterrupts>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f7a:	f040 80c0 	bne.w	80030fe <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f004 ff02 	bl	8007d8c <USB_ReadDevAllInEpInterrupt>
 8002f88:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002f8e:	e0b2      	b.n	80030f6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f000 80a7 	beq.w	80030ea <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fa2:	b2d2      	uxtb	r2, r2
 8002fa4:	4611      	mov	r1, r2
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f004 ff28 	bl	8007dfc <USB_ReadDevInEPInterrupt>
 8002fac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d057      	beq.n	8003068 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002fc6:	69fb      	ldr	r3, [r7, #28]
 8002fc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69f9      	ldr	r1, [r7, #28]
 8002fd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002fd8:	4013      	ands	r3, r2
 8002fda:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fde:	015a      	lsls	r2, r3, #5
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	4413      	add	r3, r2
 8002fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002fe8:	461a      	mov	r2, r3
 8002fea:	2301      	movs	r3, #1
 8002fec:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	691b      	ldr	r3, [r3, #16]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d132      	bne.n	800305c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	00db      	lsls	r3, r3, #3
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	3348      	adds	r3, #72	; 0x48
 8003006:	6819      	ldr	r1, [r3, #0]
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800300c:	4613      	mov	r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4403      	add	r3, r0
 8003016:	3344      	adds	r3, #68	; 0x44
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4419      	add	r1, r3
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	4403      	add	r3, r0
 800302a:	3348      	adds	r3, #72	; 0x48
 800302c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800302e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003030:	2b00      	cmp	r3, #0
 8003032:	d113      	bne.n	800305c <HAL_PCD_IRQHandler+0x31c>
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003038:	4613      	mov	r3, r2
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	3350      	adds	r3, #80	; 0x50
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d108      	bne.n	800305c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003054:	461a      	mov	r2, r3
 8003056:	2101      	movs	r1, #1
 8003058:	f004 ff30 	bl	8007ebc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	b2db      	uxtb	r3, r3
 8003060:	4619      	mov	r1, r3
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f00e fd29 	bl	8011aba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f003 0308 	and.w	r3, r3, #8
 800306e:	2b00      	cmp	r3, #0
 8003070:	d008      	beq.n	8003084 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	015a      	lsls	r2, r3, #5
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	4413      	add	r3, r2
 800307a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800307e:	461a      	mov	r2, r3
 8003080:	2308      	movs	r3, #8
 8003082:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f003 0310 	and.w	r3, r3, #16
 800308a:	2b00      	cmp	r3, #0
 800308c:	d008      	beq.n	80030a0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	015a      	lsls	r2, r3, #5
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	4413      	add	r3, r2
 8003096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800309a:	461a      	mov	r2, r3
 800309c:	2310      	movs	r3, #16
 800309e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d008      	beq.n	80030bc <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	015a      	lsls	r2, r3, #5
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	4413      	add	r3, r2
 80030b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030b6:	461a      	mov	r2, r3
 80030b8:	2340      	movs	r3, #64	; 0x40
 80030ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d008      	beq.n	80030d8 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80030c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c8:	015a      	lsls	r2, r3, #5
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	4413      	add	r3, r2
 80030ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030d2:	461a      	mov	r2, r3
 80030d4:	2302      	movs	r3, #2
 80030d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80030e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f000 fc1b 	bl	8003920 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	3301      	adds	r3, #1
 80030ee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80030f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f2:	085b      	lsrs	r3, r3, #1
 80030f4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80030f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	f47f af49 	bne.w	8002f90 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f004 fe15 	bl	8007d32 <USB_ReadInterrupts>
 8003108:	4603      	mov	r3, r0
 800310a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800310e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003112:	d122      	bne.n	800315a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	69fa      	ldr	r2, [r7, #28]
 800311e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003122:	f023 0301 	bic.w	r3, r3, #1
 8003126:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800312e:	2b01      	cmp	r3, #1
 8003130:	d108      	bne.n	8003144 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800313a:	2100      	movs	r1, #0
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f000 fe27 	bl	8003d90 <HAL_PCDEx_LPM_Callback>
 8003142:	e002      	b.n	800314a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f00e fd2f 	bl	8011ba8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	695a      	ldr	r2, [r3, #20]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003158:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4618      	mov	r0, r3
 8003160:	f004 fde7 	bl	8007d32 <USB_ReadInterrupts>
 8003164:	4603      	mov	r3, r0
 8003166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800316a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800316e:	d112      	bne.n	8003196 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b01      	cmp	r3, #1
 800317e:	d102      	bne.n	8003186 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f00e fceb 	bl	8011b5c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	695a      	ldr	r2, [r3, #20]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003194:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f004 fdc9 	bl	8007d32 <USB_ReadInterrupts>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031aa:	f040 80c7 	bne.w	800333c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80031bc:	f023 0301 	bic.w	r3, r3, #1
 80031c0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2110      	movs	r1, #16
 80031c8:	4618      	mov	r0, r3
 80031ca:	f003 fe97 	bl	8006efc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80031ce:	2300      	movs	r3, #0
 80031d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031d2:	e056      	b.n	8003282 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80031d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d6:	015a      	lsls	r2, r3, #5
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	4413      	add	r3, r2
 80031dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031e0:	461a      	mov	r2, r3
 80031e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80031e6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80031e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031ea:	015a      	lsls	r2, r3, #5
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	4413      	add	r3, r2
 80031f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031f8:	0151      	lsls	r1, r2, #5
 80031fa:	69fa      	ldr	r2, [r7, #28]
 80031fc:	440a      	add	r2, r1
 80031fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003202:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003206:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800320a:	015a      	lsls	r2, r3, #5
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	4413      	add	r3, r2
 8003210:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003218:	0151      	lsls	r1, r2, #5
 800321a:	69fa      	ldr	r2, [r7, #28]
 800321c:	440a      	add	r2, r1
 800321e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003222:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003226:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322a:	015a      	lsls	r2, r3, #5
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	4413      	add	r3, r2
 8003230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003234:	461a      	mov	r2, r3
 8003236:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800323a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800323c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323e:	015a      	lsls	r2, r3, #5
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	4413      	add	r3, r2
 8003244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800324c:	0151      	lsls	r1, r2, #5
 800324e:	69fa      	ldr	r2, [r7, #28]
 8003250:	440a      	add	r2, r1
 8003252:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003256:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800325a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800325c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800325e:	015a      	lsls	r2, r3, #5
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	4413      	add	r3, r2
 8003264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800326c:	0151      	lsls	r1, r2, #5
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	440a      	add	r2, r1
 8003272:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003276:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800327a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800327c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327e:	3301      	adds	r3, #1
 8003280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003288:	429a      	cmp	r2, r3
 800328a:	d3a3      	bcc.n	80031d4 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003292:	69db      	ldr	r3, [r3, #28]
 8003294:	69fa      	ldr	r2, [r7, #28]
 8003296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800329a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800329e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d016      	beq.n	80032d6 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032b2:	69fa      	ldr	r2, [r7, #28]
 80032b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032b8:	f043 030b 	orr.w	r3, r3, #11
 80032bc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c8:	69fa      	ldr	r2, [r7, #28]
 80032ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032ce:	f043 030b 	orr.w	r3, r3, #11
 80032d2:	6453      	str	r3, [r2, #68]	; 0x44
 80032d4:	e015      	b.n	8003302 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032e4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80032e8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80032ec:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	69fa      	ldr	r2, [r7, #28]
 80032f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80032fc:	f043 030b 	orr.w	r3, r3, #11
 8003300:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	69fa      	ldr	r2, [r7, #28]
 800330c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003310:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003314:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6818      	ldr	r0, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003326:	461a      	mov	r2, r3
 8003328:	f004 fdc8 	bl	8007ebc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695a      	ldr	r2, [r3, #20]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800333a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4618      	mov	r0, r3
 8003342:	f004 fcf6 	bl	8007d32 <USB_ReadInterrupts>
 8003346:	4603      	mov	r3, r0
 8003348:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800334c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003350:	d124      	bne.n	800339c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f004 fd8c 	bl	8007e74 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4618      	mov	r0, r3
 8003362:	f003 fe2c 	bl	8006fbe <USB_GetDevSpeed>
 8003366:	4603      	mov	r3, r0
 8003368:	461a      	mov	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681c      	ldr	r4, [r3, #0]
 8003372:	f001 f92d 	bl	80045d0 <HAL_RCC_GetHCLKFreq>
 8003376:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800337c:	b2db      	uxtb	r3, r3
 800337e:	461a      	mov	r2, r3
 8003380:	4620      	mov	r0, r4
 8003382:	f003 fb69 	bl	8006a58 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f00e fbbf 	bl	8011b0a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	695a      	ldr	r2, [r3, #20]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800339a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f004 fcc6 	bl	8007d32 <USB_ReadInterrupts>
 80033a6:	4603      	mov	r3, r0
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d10a      	bne.n	80033c6 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f00e fb9c 	bl	8011aee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f002 0208 	and.w	r2, r2, #8
 80033c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f004 fcb1 	bl	8007d32 <USB_ReadInterrupts>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033da:	d10f      	bne.n	80033fc <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80033dc:	2300      	movs	r3, #0
 80033de:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	4619      	mov	r1, r3
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f00e fbfe 	bl	8011be8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	695a      	ldr	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80033fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f004 fc96 	bl	8007d32 <USB_ReadInterrupts>
 8003406:	4603      	mov	r3, r0
 8003408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800340c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003410:	d10f      	bne.n	8003432 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003412:	2300      	movs	r3, #0
 8003414:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	b2db      	uxtb	r3, r3
 800341a:	4619      	mov	r1, r3
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f00e fbd1 	bl	8011bc4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	695a      	ldr	r2, [r3, #20]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003430:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f004 fc7b 	bl	8007d32 <USB_ReadInterrupts>
 800343c:	4603      	mov	r3, r0
 800343e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003442:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003446:	d10a      	bne.n	800345e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f00e fbdf 	bl	8011c0c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695a      	ldr	r2, [r3, #20]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800345c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f004 fc65 	bl	8007d32 <USB_ReadInterrupts>
 8003468:	4603      	mov	r3, r0
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b04      	cmp	r3, #4
 8003470:	d115      	bne.n	800349e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f00e fbcf 	bl	8011c28 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6859      	ldr	r1, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	430a      	orrs	r2, r1
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	e000      	b.n	800349e <HAL_PCD_IRQHandler+0x75e>
      return;
 800349c:	bf00      	nop
    }
  }
}
 800349e:	3734      	adds	r7, #52	; 0x34
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd90      	pop	{r4, r7, pc}

080034a4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	460b      	mov	r3, r1
 80034ae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d101      	bne.n	80034be <HAL_PCD_SetAddress+0x1a>
 80034ba:	2302      	movs	r3, #2
 80034bc:	e013      	b.n	80034e6 <HAL_PCD_SetAddress+0x42>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	78fa      	ldrb	r2, [r7, #3]
 80034d4:	4611      	mov	r1, r2
 80034d6:	4618      	mov	r0, r3
 80034d8:	f004 fbc3 	bl	8007c62 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3708      	adds	r7, #8
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}

080034ee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80034ee:	b580      	push	{r7, lr}
 80034f0:	b084      	sub	sp, #16
 80034f2:	af00      	add	r7, sp, #0
 80034f4:	6078      	str	r0, [r7, #4]
 80034f6:	4608      	mov	r0, r1
 80034f8:	4611      	mov	r1, r2
 80034fa:	461a      	mov	r2, r3
 80034fc:	4603      	mov	r3, r0
 80034fe:	70fb      	strb	r3, [r7, #3]
 8003500:	460b      	mov	r3, r1
 8003502:	803b      	strh	r3, [r7, #0]
 8003504:	4613      	mov	r3, r2
 8003506:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003508:	2300      	movs	r3, #0
 800350a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800350c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003510:	2b00      	cmp	r3, #0
 8003512:	da0f      	bge.n	8003534 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003514:	78fb      	ldrb	r3, [r7, #3]
 8003516:	f003 020f 	and.w	r2, r3, #15
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	3338      	adds	r3, #56	; 0x38
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	4413      	add	r3, r2
 8003528:	3304      	adds	r3, #4
 800352a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	705a      	strb	r2, [r3, #1]
 8003532:	e00f      	b.n	8003554 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003534:	78fb      	ldrb	r3, [r7, #3]
 8003536:	f003 020f 	and.w	r2, r3, #15
 800353a:	4613      	mov	r3, r2
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	1a9b      	subs	r3, r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	4413      	add	r3, r2
 800354a:	3304      	adds	r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2200      	movs	r2, #0
 8003552:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003554:	78fb      	ldrb	r3, [r7, #3]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	b2da      	uxtb	r2, r3
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003560:	883a      	ldrh	r2, [r7, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	78ba      	ldrb	r2, [r7, #2]
 800356a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	785b      	ldrb	r3, [r3, #1]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d004      	beq.n	800357e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800357e:	78bb      	ldrb	r3, [r7, #2]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d102      	bne.n	800358a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003590:	2b01      	cmp	r3, #1
 8003592:	d101      	bne.n	8003598 <HAL_PCD_EP_Open+0xaa>
 8003594:	2302      	movs	r3, #2
 8003596:	e00e      	b.n	80035b6 <HAL_PCD_EP_Open+0xc8>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68f9      	ldr	r1, [r7, #12]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f003 fd2e 	bl	8007008 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80035b4:	7afb      	ldrb	r3, [r7, #11]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3710      	adds	r7, #16
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}

080035be <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b084      	sub	sp, #16
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
 80035c6:	460b      	mov	r3, r1
 80035c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80035ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	da0f      	bge.n	80035f2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035d2:	78fb      	ldrb	r3, [r7, #3]
 80035d4:	f003 020f 	and.w	r2, r3, #15
 80035d8:	4613      	mov	r3, r2
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	1a9b      	subs	r3, r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	3338      	adds	r3, #56	; 0x38
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	4413      	add	r3, r2
 80035e6:	3304      	adds	r3, #4
 80035e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2201      	movs	r2, #1
 80035ee:	705a      	strb	r2, [r3, #1]
 80035f0:	e00f      	b.n	8003612 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035f2:	78fb      	ldrb	r3, [r7, #3]
 80035f4:	f003 020f 	and.w	r2, r3, #15
 80035f8:	4613      	mov	r3, r2
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	1a9b      	subs	r3, r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	4413      	add	r3, r2
 8003608:	3304      	adds	r3, #4
 800360a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003612:	78fb      	ldrb	r3, [r7, #3]
 8003614:	f003 030f 	and.w	r3, r3, #15
 8003618:	b2da      	uxtb	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003624:	2b01      	cmp	r3, #1
 8003626:	d101      	bne.n	800362c <HAL_PCD_EP_Close+0x6e>
 8003628:	2302      	movs	r3, #2
 800362a:	e00e      	b.n	800364a <HAL_PCD_EP_Close+0x8c>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68f9      	ldr	r1, [r7, #12]
 800363a:	4618      	mov	r0, r3
 800363c:	f003 fd6c 	bl	8007118 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b086      	sub	sp, #24
 8003656:	af00      	add	r7, sp, #0
 8003658:	60f8      	str	r0, [r7, #12]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	603b      	str	r3, [r7, #0]
 800365e:	460b      	mov	r3, r1
 8003660:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003662:	7afb      	ldrb	r3, [r7, #11]
 8003664:	f003 020f 	and.w	r2, r3, #15
 8003668:	4613      	mov	r3, r2
 800366a:	00db      	lsls	r3, r3, #3
 800366c:	1a9b      	subs	r3, r3, r2
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	4413      	add	r3, r2
 8003678:	3304      	adds	r3, #4
 800367a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	2200      	movs	r2, #0
 800368c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	2200      	movs	r2, #0
 8003692:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003694:	7afb      	ldrb	r3, [r7, #11]
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	b2da      	uxtb	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d102      	bne.n	80036ae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80036ae:	7afb      	ldrb	r3, [r7, #11]
 80036b0:	f003 030f 	and.w	r3, r3, #15
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d109      	bne.n	80036cc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6818      	ldr	r0, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	461a      	mov	r2, r3
 80036c4:	6979      	ldr	r1, [r7, #20]
 80036c6:	f004 f847 	bl	8007758 <USB_EP0StartXfer>
 80036ca:	e008      	b.n	80036de <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6818      	ldr	r0, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	461a      	mov	r2, r3
 80036d8:	6979      	ldr	r1, [r7, #20]
 80036da:	f003 fdf9 	bl	80072d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80036f4:	78fb      	ldrb	r3, [r7, #3]
 80036f6:	f003 020f 	and.w	r2, r3, #15
 80036fa:	6879      	ldr	r1, [r7, #4]
 80036fc:	4613      	mov	r3, r2
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	1a9b      	subs	r3, r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800370a:	681b      	ldr	r3, [r3, #0]
}
 800370c:	4618      	mov	r0, r3
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	607a      	str	r2, [r7, #4]
 8003722:	603b      	str	r3, [r7, #0]
 8003724:	460b      	mov	r3, r1
 8003726:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003728:	7afb      	ldrb	r3, [r7, #11]
 800372a:	f003 020f 	and.w	r2, r3, #15
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	3338      	adds	r3, #56	; 0x38
 8003738:	68fa      	ldr	r2, [r7, #12]
 800373a:	4413      	add	r3, r2
 800373c:	3304      	adds	r3, #4
 800373e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	683a      	ldr	r2, [r7, #0]
 800374a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	2200      	movs	r2, #0
 8003750:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2201      	movs	r2, #1
 8003756:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003758:	7afb      	ldrb	r3, [r7, #11]
 800375a:	f003 030f 	and.w	r3, r3, #15
 800375e:	b2da      	uxtb	r2, r3
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d102      	bne.n	8003772 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003772:	7afb      	ldrb	r3, [r7, #11]
 8003774:	f003 030f 	and.w	r3, r3, #15
 8003778:	2b00      	cmp	r3, #0
 800377a:	d109      	bne.n	8003790 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6818      	ldr	r0, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	461a      	mov	r2, r3
 8003788:	6979      	ldr	r1, [r7, #20]
 800378a:	f003 ffe5 	bl	8007758 <USB_EP0StartXfer>
 800378e:	e008      	b.n	80037a2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6818      	ldr	r0, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	461a      	mov	r2, r3
 800379c:	6979      	ldr	r1, [r7, #20]
 800379e:	f003 fd97 	bl	80072d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	460b      	mov	r3, r1
 80037b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80037b8:	78fb      	ldrb	r3, [r7, #3]
 80037ba:	f003 020f 	and.w	r2, r3, #15
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d901      	bls.n	80037ca <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e050      	b.n	800386c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80037ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	da0f      	bge.n	80037f2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80037d2:	78fb      	ldrb	r3, [r7, #3]
 80037d4:	f003 020f 	and.w	r2, r3, #15
 80037d8:	4613      	mov	r3, r2
 80037da:	00db      	lsls	r3, r3, #3
 80037dc:	1a9b      	subs	r3, r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	3338      	adds	r3, #56	; 0x38
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	4413      	add	r3, r2
 80037e6:	3304      	adds	r3, #4
 80037e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2201      	movs	r2, #1
 80037ee:	705a      	strb	r2, [r3, #1]
 80037f0:	e00d      	b.n	800380e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80037f2:	78fa      	ldrb	r2, [r7, #3]
 80037f4:	4613      	mov	r3, r2
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	1a9b      	subs	r3, r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	4413      	add	r3, r2
 8003804:	3304      	adds	r3, #4
 8003806:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2200      	movs	r2, #0
 800380c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2201      	movs	r2, #1
 8003812:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	b2da      	uxtb	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003826:	2b01      	cmp	r3, #1
 8003828:	d101      	bne.n	800382e <HAL_PCD_EP_SetStall+0x82>
 800382a:	2302      	movs	r3, #2
 800382c:	e01e      	b.n	800386c <HAL_PCD_EP_SetStall+0xc0>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68f9      	ldr	r1, [r7, #12]
 800383c:	4618      	mov	r0, r3
 800383e:	f004 f93c 	bl	8007aba <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003842:	78fb      	ldrb	r3, [r7, #3]
 8003844:	f003 030f 	and.w	r3, r3, #15
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10a      	bne.n	8003862 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6818      	ldr	r0, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	691b      	ldr	r3, [r3, #16]
 8003854:	b2d9      	uxtb	r1, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800385c:	461a      	mov	r2, r3
 800385e:	f004 fb2d 	bl	8007ebc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	3710      	adds	r7, #16
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	460b      	mov	r3, r1
 800387e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003880:	78fb      	ldrb	r3, [r7, #3]
 8003882:	f003 020f 	and.w	r2, r3, #15
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	429a      	cmp	r2, r3
 800388c:	d901      	bls.n	8003892 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e042      	b.n	8003918 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003892:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003896:	2b00      	cmp	r3, #0
 8003898:	da0f      	bge.n	80038ba <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800389a:	78fb      	ldrb	r3, [r7, #3]
 800389c:	f003 020f 	and.w	r2, r3, #15
 80038a0:	4613      	mov	r3, r2
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	3338      	adds	r3, #56	; 0x38
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	4413      	add	r3, r2
 80038ae:	3304      	adds	r3, #4
 80038b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2201      	movs	r2, #1
 80038b6:	705a      	strb	r2, [r3, #1]
 80038b8:	e00f      	b.n	80038da <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80038ba:	78fb      	ldrb	r3, [r7, #3]
 80038bc:	f003 020f 	and.w	r2, r3, #15
 80038c0:	4613      	mov	r3, r2
 80038c2:	00db      	lsls	r3, r3, #3
 80038c4:	1a9b      	subs	r3, r3, r2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	4413      	add	r3, r2
 80038d0:	3304      	adds	r3, #4
 80038d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80038e0:	78fb      	ldrb	r3, [r7, #3]
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <HAL_PCD_EP_ClrStall+0x86>
 80038f6:	2302      	movs	r3, #2
 80038f8:	e00e      	b.n	8003918 <HAL_PCD_EP_ClrStall+0xa4>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68f9      	ldr	r1, [r7, #12]
 8003908:	4618      	mov	r0, r3
 800390a:	f004 f944 	bl	8007b96 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b08a      	sub	sp, #40	; 0x28
 8003924:	af02      	add	r7, sp, #8
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	4613      	mov	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	3338      	adds	r3, #56	; 0x38
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	4413      	add	r3, r2
 8003944:	3304      	adds	r3, #4
 8003946:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	699a      	ldr	r2, [r3, #24]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	429a      	cmp	r2, r3
 8003952:	d901      	bls.n	8003958 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e06c      	b.n	8003a32 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	695a      	ldr	r2, [r3, #20]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	69fa      	ldr	r2, [r7, #28]
 800396a:	429a      	cmp	r2, r3
 800396c:	d902      	bls.n	8003974 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	3303      	adds	r3, #3
 8003978:	089b      	lsrs	r3, r3, #2
 800397a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800397c:	e02b      	b.n	80039d6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	695a      	ldr	r2, [r3, #20]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	429a      	cmp	r2, r3
 8003992:	d902      	bls.n	800399a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3303      	adds	r3, #3
 800399e:	089b      	lsrs	r3, r3, #2
 80039a0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	68d9      	ldr	r1, [r3, #12]
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	b2da      	uxtb	r2, r3
 80039aa:	69fb      	ldr	r3, [r7, #28]
 80039ac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	4603      	mov	r3, r0
 80039b8:	6978      	ldr	r0, [r7, #20]
 80039ba:	f004 f820 	bl	80079fe <USB_WritePacket>

    ep->xfer_buff  += len;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	441a      	add	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	699a      	ldr	r2, [r3, #24]
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	441a      	add	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	015a      	lsls	r2, r3, #5
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d809      	bhi.n	8003a00 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	699a      	ldr	r2, [r3, #24]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d203      	bcs.n	8003a00 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	695b      	ldr	r3, [r3, #20]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1be      	bne.n	800397e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	695a      	ldr	r2, [r3, #20]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d811      	bhi.n	8003a30 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	2201      	movs	r2, #1
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	6939      	ldr	r1, [r7, #16]
 8003a28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3720      	adds	r7, #32
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
	...

08003a3c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	333c      	adds	r3, #60	; 0x3c
 8003a54:	3304      	adds	r3, #4
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	015a      	lsls	r2, r3, #5
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	4413      	add	r3, r2
 8003a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	f040 80a0 	bne.w	8003bb4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f003 0308 	and.w	r3, r3, #8
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d015      	beq.n	8003aaa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	4a72      	ldr	r2, [pc, #456]	; (8003c4c <PCD_EP_OutXfrComplete_int+0x210>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	f240 80dd 	bls.w	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f000 80d7 	beq.w	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	015a      	lsls	r2, r3, #5
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003aa6:	6093      	str	r3, [r2, #8]
 8003aa8:	e0cb      	b.n	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d009      	beq.n	8003ac8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	015a      	lsls	r2, r3, #5
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4413      	add	r3, r2
 8003abc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	2320      	movs	r3, #32
 8003ac4:	6093      	str	r3, [r2, #8]
 8003ac6:	e0bc      	b.n	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f040 80b7 	bne.w	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	4a5d      	ldr	r2, [pc, #372]	; (8003c4c <PCD_EP_OutXfrComplete_int+0x210>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d90f      	bls.n	8003afc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	015a      	lsls	r2, r3, #5
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	4413      	add	r3, r2
 8003aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003af2:	461a      	mov	r2, r3
 8003af4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003af8:	6093      	str	r3, [r2, #8]
 8003afa:	e0a2      	b.n	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	4613      	mov	r3, r2
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b0e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	0159      	lsls	r1, r3, #5
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	440b      	add	r3, r1
 8003b18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003b22:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	1a9b      	subs	r3, r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	4403      	add	r3, r0
 8003b32:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003b36:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003b38:	6879      	ldr	r1, [r7, #4]
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	1a9b      	subs	r3, r3, r2
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	440b      	add	r3, r1
 8003b46:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b4a:	6819      	ldr	r1, [r3, #0]
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	4613      	mov	r3, r2
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	1a9b      	subs	r3, r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4403      	add	r3, r0
 8003b5a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4419      	add	r1, r3
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	4613      	mov	r3, r2
 8003b68:	00db      	lsls	r3, r3, #3
 8003b6a:	1a9b      	subs	r3, r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	4403      	add	r3, r0
 8003b70:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b74:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d114      	bne.n	8003ba6 <PCD_EP_OutXfrComplete_int+0x16a>
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	4613      	mov	r3, r2
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	1a9b      	subs	r3, r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d108      	bne.n	8003ba6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	f004 f98b 	bl	8007ebc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	4619      	mov	r1, r3
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f00d ff69 	bl	8011a84 <HAL_PCD_DataOutStageCallback>
 8003bb2:	e046      	b.n	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4a26      	ldr	r2, [pc, #152]	; (8003c50 <PCD_EP_OutXfrComplete_int+0x214>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d124      	bne.n	8003c06 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00a      	beq.n	8003bdc <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	015a      	lsls	r2, r3, #5
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4413      	add	r3, r2
 8003bce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003bd8:	6093      	str	r3, [r2, #8]
 8003bda:	e032      	b.n	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	f003 0320 	and.w	r3, r3, #32
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d008      	beq.n	8003bf8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	015a      	lsls	r2, r3, #5
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4413      	add	r3, r2
 8003bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	2320      	movs	r3, #32
 8003bf6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f00d ff40 	bl	8011a84 <HAL_PCD_DataOutStageCallback>
 8003c04:	e01d      	b.n	8003c42 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d114      	bne.n	8003c36 <PCD_EP_OutXfrComplete_int+0x1fa>
 8003c0c:	6879      	ldr	r1, [r7, #4]
 8003c0e:	683a      	ldr	r2, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	1a9b      	subs	r3, r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	440b      	add	r3, r1
 8003c1a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d108      	bne.n	8003c36 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003c2e:	461a      	mov	r2, r3
 8003c30:	2100      	movs	r1, #0
 8003c32:	f004 f943 	bl	8007ebc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f00d ff21 	bl	8011a84 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	4f54300a 	.word	0x4f54300a
 8003c50:	4f54310a 	.word	0x4f54310a

08003c54 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	333c      	adds	r3, #60	; 0x3c
 8003c6c:	3304      	adds	r3, #4
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	015a      	lsls	r2, r3, #5
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	4413      	add	r3, r2
 8003c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4a15      	ldr	r2, [pc, #84]	; (8003cdc <PCD_EP_OutSetupPacket_int+0x88>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d90e      	bls.n	8003ca8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d009      	beq.n	8003ca8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	015a      	lsls	r2, r3, #5
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	4413      	add	r3, r2
 8003c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ca6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f00d fed9 	bl	8011a60 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4a0a      	ldr	r2, [pc, #40]	; (8003cdc <PCD_EP_OutSetupPacket_int+0x88>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d90c      	bls.n	8003cd0 <PCD_EP_OutSetupPacket_int+0x7c>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d108      	bne.n	8003cd0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6818      	ldr	r0, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003cc8:	461a      	mov	r2, r3
 8003cca:	2101      	movs	r1, #1
 8003ccc:	f004 f8f6 	bl	8007ebc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3718      	adds	r7, #24
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	4f54300a 	.word	0x4f54300a

08003ce0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
 8003cec:	4613      	mov	r3, r2
 8003cee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003cf8:	78fb      	ldrb	r3, [r7, #3]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d107      	bne.n	8003d0e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003cfe:	883b      	ldrh	r3, [r7, #0]
 8003d00:	0419      	lsls	r1, r3, #16
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	68ba      	ldr	r2, [r7, #8]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	629a      	str	r2, [r3, #40]	; 0x28
 8003d0c:	e028      	b.n	8003d60 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d14:	0c1b      	lsrs	r3, r3, #16
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	4413      	add	r3, r2
 8003d1a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	73fb      	strb	r3, [r7, #15]
 8003d20:	e00d      	b.n	8003d3e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	7bfb      	ldrb	r3, [r7, #15]
 8003d28:	3340      	adds	r3, #64	; 0x40
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	4413      	add	r3, r2
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	0c1b      	lsrs	r3, r3, #16
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	4413      	add	r3, r2
 8003d36:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003d38:	7bfb      	ldrb	r3, [r7, #15]
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	73fb      	strb	r3, [r7, #15]
 8003d3e:	7bfa      	ldrb	r2, [r7, #15]
 8003d40:	78fb      	ldrb	r3, [r7, #3]
 8003d42:	3b01      	subs	r3, #1
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d3ec      	bcc.n	8003d22 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003d48:	883b      	ldrh	r3, [r7, #0]
 8003d4a:	0418      	lsls	r0, r3, #16
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6819      	ldr	r1, [r3, #0]
 8003d50:	78fb      	ldrb	r3, [r7, #3]
 8003d52:	3b01      	subs	r3, #1
 8003d54:	68ba      	ldr	r2, [r7, #8]
 8003d56:	4302      	orrs	r2, r0
 8003d58:	3340      	adds	r3, #64	; 0x40
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	440b      	add	r3, r1
 8003d5e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
 8003d76:	460b      	mov	r3, r1
 8003d78:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	887a      	ldrh	r2, [r7, #2]
 8003d80:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	460b      	mov	r3, r1
 8003d9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e264      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d075      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dc6:	4ba3      	ldr	r3, [pc, #652]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d00c      	beq.n	8003dec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dd2:	4ba0      	ldr	r3, [pc, #640]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dda:	2b08      	cmp	r3, #8
 8003ddc:	d112      	bne.n	8003e04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dde:	4b9d      	ldr	r3, [pc, #628]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dea:	d10b      	bne.n	8003e04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dec:	4b99      	ldr	r3, [pc, #612]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d05b      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x108>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d157      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e23f      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0c:	d106      	bne.n	8003e1c <HAL_RCC_OscConfig+0x74>
 8003e0e:	4b91      	ldr	r3, [pc, #580]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a90      	ldr	r2, [pc, #576]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e18:	6013      	str	r3, [r2, #0]
 8003e1a:	e01d      	b.n	8003e58 <HAL_RCC_OscConfig+0xb0>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e24:	d10c      	bne.n	8003e40 <HAL_RCC_OscConfig+0x98>
 8003e26:	4b8b      	ldr	r3, [pc, #556]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a8a      	ldr	r2, [pc, #552]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	4b88      	ldr	r3, [pc, #544]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a87      	ldr	r2, [pc, #540]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3c:	6013      	str	r3, [r2, #0]
 8003e3e:	e00b      	b.n	8003e58 <HAL_RCC_OscConfig+0xb0>
 8003e40:	4b84      	ldr	r3, [pc, #528]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a83      	ldr	r2, [pc, #524]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e4a:	6013      	str	r3, [r2, #0]
 8003e4c:	4b81      	ldr	r3, [pc, #516]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a80      	ldr	r2, [pc, #512]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d013      	beq.n	8003e88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fd f896 	bl	8000f90 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e68:	f7fd f892 	bl	8000f90 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b64      	cmp	r3, #100	; 0x64
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e204      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7a:	4b76      	ldr	r3, [pc, #472]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0xc0>
 8003e86:	e014      	b.n	8003eb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e88:	f7fd f882 	bl	8000f90 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e90:	f7fd f87e 	bl	8000f90 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b64      	cmp	r3, #100	; 0x64
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e1f0      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ea2:	4b6c      	ldr	r3, [pc, #432]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1f0      	bne.n	8003e90 <HAL_RCC_OscConfig+0xe8>
 8003eae:	e000      	b.n	8003eb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d063      	beq.n	8003f86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ebe:	4b65      	ldr	r3, [pc, #404]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 030c 	and.w	r3, r3, #12
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eca:	4b62      	ldr	r3, [pc, #392]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d11c      	bne.n	8003f10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ed6:	4b5f      	ldr	r3, [pc, #380]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d116      	bne.n	8003f10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ee2:	4b5c      	ldr	r3, [pc, #368]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d005      	beq.n	8003efa <HAL_RCC_OscConfig+0x152>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d001      	beq.n	8003efa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e1c4      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003efa:	4b56      	ldr	r3, [pc, #344]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	4952      	ldr	r1, [pc, #328]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0e:	e03a      	b.n	8003f86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d020      	beq.n	8003f5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f18:	4b4f      	ldr	r3, [pc, #316]	; (8004058 <HAL_RCC_OscConfig+0x2b0>)
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1e:	f7fd f837 	bl	8000f90 <HAL_GetTick>
 8003f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f26:	f7fd f833 	bl	8000f90 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e1a5      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f38:	4b46      	ldr	r3, [pc, #280]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f44:	4b43      	ldr	r3, [pc, #268]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	4940      	ldr	r1, [pc, #256]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	600b      	str	r3, [r1, #0]
 8003f58:	e015      	b.n	8003f86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f5a:	4b3f      	ldr	r3, [pc, #252]	; (8004058 <HAL_RCC_OscConfig+0x2b0>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f60:	f7fd f816 	bl	8000f90 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f68:	f7fd f812 	bl	8000f90 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e184      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f7a:	4b36      	ldr	r3, [pc, #216]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1f0      	bne.n	8003f68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0308 	and.w	r3, r3, #8
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d030      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d016      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f9a:	4b30      	ldr	r3, [pc, #192]	; (800405c <HAL_RCC_OscConfig+0x2b4>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa0:	f7fc fff6 	bl	8000f90 <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fa8:	f7fc fff2 	bl	8000f90 <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e164      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fba:	4b26      	ldr	r3, [pc, #152]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x200>
 8003fc6:	e015      	b.n	8003ff4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fc8:	4b24      	ldr	r3, [pc, #144]	; (800405c <HAL_RCC_OscConfig+0x2b4>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fce:	f7fc ffdf 	bl	8000f90 <HAL_GetTick>
 8003fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fd6:	f7fc ffdb 	bl	8000f90 <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e14d      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fe8:	4b1a      	ldr	r3, [pc, #104]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8003fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f0      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 80a0 	beq.w	8004142 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004002:	2300      	movs	r3, #0
 8004004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004006:	4b13      	ldr	r3, [pc, #76]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10f      	bne.n	8004032 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	4b0f      	ldr	r3, [pc, #60]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	4a0e      	ldr	r2, [pc, #56]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004020:	6413      	str	r3, [r2, #64]	; 0x40
 8004022:	4b0c      	ldr	r3, [pc, #48]	; (8004054 <HAL_RCC_OscConfig+0x2ac>)
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800402e:	2301      	movs	r3, #1
 8004030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004032:	4b0b      	ldr	r3, [pc, #44]	; (8004060 <HAL_RCC_OscConfig+0x2b8>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403a:	2b00      	cmp	r3, #0
 800403c:	d121      	bne.n	8004082 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800403e:	4b08      	ldr	r3, [pc, #32]	; (8004060 <HAL_RCC_OscConfig+0x2b8>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a07      	ldr	r2, [pc, #28]	; (8004060 <HAL_RCC_OscConfig+0x2b8>)
 8004044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800404a:	f7fc ffa1 	bl	8000f90 <HAL_GetTick>
 800404e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004050:	e011      	b.n	8004076 <HAL_RCC_OscConfig+0x2ce>
 8004052:	bf00      	nop
 8004054:	40023800 	.word	0x40023800
 8004058:	42470000 	.word	0x42470000
 800405c:	42470e80 	.word	0x42470e80
 8004060:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004064:	f7fc ff94 	bl	8000f90 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e106      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004076:	4b85      	ldr	r3, [pc, #532]	; (800428c <HAL_RCC_OscConfig+0x4e4>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407e:	2b00      	cmp	r3, #0
 8004080:	d0f0      	beq.n	8004064 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d106      	bne.n	8004098 <HAL_RCC_OscConfig+0x2f0>
 800408a:	4b81      	ldr	r3, [pc, #516]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408e:	4a80      	ldr	r2, [pc, #512]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6713      	str	r3, [r2, #112]	; 0x70
 8004096:	e01c      	b.n	80040d2 <HAL_RCC_OscConfig+0x32a>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	2b05      	cmp	r3, #5
 800409e:	d10c      	bne.n	80040ba <HAL_RCC_OscConfig+0x312>
 80040a0:	4b7b      	ldr	r3, [pc, #492]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a4:	4a7a      	ldr	r2, [pc, #488]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040a6:	f043 0304 	orr.w	r3, r3, #4
 80040aa:	6713      	str	r3, [r2, #112]	; 0x70
 80040ac:	4b78      	ldr	r3, [pc, #480]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b0:	4a77      	ldr	r2, [pc, #476]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	6713      	str	r3, [r2, #112]	; 0x70
 80040b8:	e00b      	b.n	80040d2 <HAL_RCC_OscConfig+0x32a>
 80040ba:	4b75      	ldr	r3, [pc, #468]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040be:	4a74      	ldr	r2, [pc, #464]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	6713      	str	r3, [r2, #112]	; 0x70
 80040c6:	4b72      	ldr	r3, [pc, #456]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ca:	4a71      	ldr	r2, [pc, #452]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040cc:	f023 0304 	bic.w	r3, r3, #4
 80040d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d015      	beq.n	8004106 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040da:	f7fc ff59 	bl	8000f90 <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e0:	e00a      	b.n	80040f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e2:	f7fc ff55 	bl	8000f90 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e0c5      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f8:	4b65      	ldr	r3, [pc, #404]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80040fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0ee      	beq.n	80040e2 <HAL_RCC_OscConfig+0x33a>
 8004104:	e014      	b.n	8004130 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004106:	f7fc ff43 	bl	8000f90 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410c:	e00a      	b.n	8004124 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800410e:	f7fc ff3f 	bl	8000f90 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	f241 3288 	movw	r2, #5000	; 0x1388
 800411c:	4293      	cmp	r3, r2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e0af      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004124:	4b5a      	ldr	r3, [pc, #360]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 8004126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1ee      	bne.n	800410e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004130:	7dfb      	ldrb	r3, [r7, #23]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d105      	bne.n	8004142 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004136:	4b56      	ldr	r3, [pc, #344]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 8004138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413a:	4a55      	ldr	r2, [pc, #340]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 800413c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004140:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 809b 	beq.w	8004282 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800414c:	4b50      	ldr	r3, [pc, #320]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 030c 	and.w	r3, r3, #12
 8004154:	2b08      	cmp	r3, #8
 8004156:	d05c      	beq.n	8004212 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d141      	bne.n	80041e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b4c      	ldr	r3, [pc, #304]	; (8004294 <HAL_RCC_OscConfig+0x4ec>)
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004166:	f7fc ff13 	bl	8000f90 <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800416e:	f7fc ff0f 	bl	8000f90 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e081      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004180:	4b43      	ldr	r3, [pc, #268]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1f0      	bne.n	800416e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	69da      	ldr	r2, [r3, #28]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	431a      	orrs	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419a:	019b      	lsls	r3, r3, #6
 800419c:	431a      	orrs	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a2:	085b      	lsrs	r3, r3, #1
 80041a4:	3b01      	subs	r3, #1
 80041a6:	041b      	lsls	r3, r3, #16
 80041a8:	431a      	orrs	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ae:	061b      	lsls	r3, r3, #24
 80041b0:	4937      	ldr	r1, [pc, #220]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b6:	4b37      	ldr	r3, [pc, #220]	; (8004294 <HAL_RCC_OscConfig+0x4ec>)
 80041b8:	2201      	movs	r2, #1
 80041ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041bc:	f7fc fee8 	bl	8000f90 <HAL_GetTick>
 80041c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fc fee4 	bl	8000f90 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e056      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041d6:	4b2e      	ldr	r3, [pc, #184]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0x41c>
 80041e2:	e04e      	b.n	8004282 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e4:	4b2b      	ldr	r3, [pc, #172]	; (8004294 <HAL_RCC_OscConfig+0x4ec>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ea:	f7fc fed1 	bl	8000f90 <HAL_GetTick>
 80041ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f0:	e008      	b.n	8004204 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f2:	f7fc fecd 	bl	8000f90 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d901      	bls.n	8004204 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e03f      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004204:	4b22      	ldr	r3, [pc, #136]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1f0      	bne.n	80041f2 <HAL_RCC_OscConfig+0x44a>
 8004210:	e037      	b.n	8004282 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d101      	bne.n	800421e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e032      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800421e:	4b1c      	ldr	r3, [pc, #112]	; (8004290 <HAL_RCC_OscConfig+0x4e8>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d028      	beq.n	800427e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004236:	429a      	cmp	r2, r3
 8004238:	d121      	bne.n	800427e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d11a      	bne.n	800427e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800424e:	4013      	ands	r3, r2
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004254:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004256:	4293      	cmp	r3, r2
 8004258:	d111      	bne.n	800427e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004264:	085b      	lsrs	r3, r3, #1
 8004266:	3b01      	subs	r3, #1
 8004268:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800426a:	429a      	cmp	r2, r3
 800426c:	d107      	bne.n	800427e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004278:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800427a:	429a      	cmp	r2, r3
 800427c:	d001      	beq.n	8004282 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3718      	adds	r7, #24
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40007000 	.word	0x40007000
 8004290:	40023800 	.word	0x40023800
 8004294:	42470060 	.word	0x42470060

08004298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d101      	bne.n	80042ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e0cc      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042ac:	4b68      	ldr	r3, [pc, #416]	; (8004450 <HAL_RCC_ClockConfig+0x1b8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 030f 	and.w	r3, r3, #15
 80042b4:	683a      	ldr	r2, [r7, #0]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d90c      	bls.n	80042d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ba:	4b65      	ldr	r3, [pc, #404]	; (8004450 <HAL_RCC_ClockConfig+0x1b8>)
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	b2d2      	uxtb	r2, r2
 80042c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042c2:	4b63      	ldr	r3, [pc, #396]	; (8004450 <HAL_RCC_ClockConfig+0x1b8>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d001      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e0b8      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d020      	beq.n	8004322 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d005      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042ec:	4b59      	ldr	r3, [pc, #356]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	4a58      	ldr	r2, [pc, #352]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 80042f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0308 	and.w	r3, r3, #8
 8004300:	2b00      	cmp	r3, #0
 8004302:	d005      	beq.n	8004310 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004304:	4b53      	ldr	r3, [pc, #332]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	4a52      	ldr	r2, [pc, #328]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 800430a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800430e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004310:	4b50      	ldr	r3, [pc, #320]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	494d      	ldr	r1, [pc, #308]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 800431e:	4313      	orrs	r3, r2
 8004320:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	2b00      	cmp	r3, #0
 800432c:	d044      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d107      	bne.n	8004346 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004336:	4b47      	ldr	r3, [pc, #284]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d119      	bne.n	8004376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e07f      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	2b02      	cmp	r3, #2
 800434c:	d003      	beq.n	8004356 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004352:	2b03      	cmp	r3, #3
 8004354:	d107      	bne.n	8004366 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004356:	4b3f      	ldr	r3, [pc, #252]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d109      	bne.n	8004376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e06f      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004366:	4b3b      	ldr	r3, [pc, #236]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e067      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004376:	4b37      	ldr	r3, [pc, #220]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f023 0203 	bic.w	r2, r3, #3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	4934      	ldr	r1, [pc, #208]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004384:	4313      	orrs	r3, r2
 8004386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004388:	f7fc fe02 	bl	8000f90 <HAL_GetTick>
 800438c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800438e:	e00a      	b.n	80043a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004390:	f7fc fdfe 	bl	8000f90 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	f241 3288 	movw	r2, #5000	; 0x1388
 800439e:	4293      	cmp	r3, r2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e04f      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043a6:	4b2b      	ldr	r3, [pc, #172]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 020c 	and.w	r2, r3, #12
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d1eb      	bne.n	8004390 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043b8:	4b25      	ldr	r3, [pc, #148]	; (8004450 <HAL_RCC_ClockConfig+0x1b8>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 030f 	and.w	r3, r3, #15
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d20c      	bcs.n	80043e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043c6:	4b22      	ldr	r3, [pc, #136]	; (8004450 <HAL_RCC_ClockConfig+0x1b8>)
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	b2d2      	uxtb	r2, r2
 80043cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ce:	4b20      	ldr	r3, [pc, #128]	; (8004450 <HAL_RCC_ClockConfig+0x1b8>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d001      	beq.n	80043e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e032      	b.n	8004446 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d008      	beq.n	80043fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043ec:	4b19      	ldr	r3, [pc, #100]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	4916      	ldr	r1, [pc, #88]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 80043fa:	4313      	orrs	r3, r2
 80043fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0308 	and.w	r3, r3, #8
 8004406:	2b00      	cmp	r3, #0
 8004408:	d009      	beq.n	800441e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800440a:	4b12      	ldr	r3, [pc, #72]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	00db      	lsls	r3, r3, #3
 8004418:	490e      	ldr	r1, [pc, #56]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800441e:	f000 f821 	bl	8004464 <HAL_RCC_GetSysClockFreq>
 8004422:	4602      	mov	r2, r0
 8004424:	4b0b      	ldr	r3, [pc, #44]	; (8004454 <HAL_RCC_ClockConfig+0x1bc>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	091b      	lsrs	r3, r3, #4
 800442a:	f003 030f 	and.w	r3, r3, #15
 800442e:	490a      	ldr	r1, [pc, #40]	; (8004458 <HAL_RCC_ClockConfig+0x1c0>)
 8004430:	5ccb      	ldrb	r3, [r1, r3]
 8004432:	fa22 f303 	lsr.w	r3, r2, r3
 8004436:	4a09      	ldr	r2, [pc, #36]	; (800445c <HAL_RCC_ClockConfig+0x1c4>)
 8004438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800443a:	4b09      	ldr	r3, [pc, #36]	; (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4618      	mov	r0, r3
 8004440:	f00c fe68 	bl	8011114 <HAL_InitTick>

  return HAL_OK;
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3710      	adds	r7, #16
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	40023c00 	.word	0x40023c00
 8004454:	40023800 	.word	0x40023800
 8004458:	08015e58 	.word	0x08015e58
 800445c:	20000140 	.word	0x20000140
 8004460:	20000000 	.word	0x20000000

08004464 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004464:	b5b0      	push	{r4, r5, r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800446a:	2100      	movs	r1, #0
 800446c:	6079      	str	r1, [r7, #4]
 800446e:	2100      	movs	r1, #0
 8004470:	60f9      	str	r1, [r7, #12]
 8004472:	2100      	movs	r1, #0
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004476:	2100      	movs	r1, #0
 8004478:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800447a:	4952      	ldr	r1, [pc, #328]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x160>)
 800447c:	6889      	ldr	r1, [r1, #8]
 800447e:	f001 010c 	and.w	r1, r1, #12
 8004482:	2908      	cmp	r1, #8
 8004484:	d00d      	beq.n	80044a2 <HAL_RCC_GetSysClockFreq+0x3e>
 8004486:	2908      	cmp	r1, #8
 8004488:	f200 8094 	bhi.w	80045b4 <HAL_RCC_GetSysClockFreq+0x150>
 800448c:	2900      	cmp	r1, #0
 800448e:	d002      	beq.n	8004496 <HAL_RCC_GetSysClockFreq+0x32>
 8004490:	2904      	cmp	r1, #4
 8004492:	d003      	beq.n	800449c <HAL_RCC_GetSysClockFreq+0x38>
 8004494:	e08e      	b.n	80045b4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004496:	4b4c      	ldr	r3, [pc, #304]	; (80045c8 <HAL_RCC_GetSysClockFreq+0x164>)
 8004498:	60bb      	str	r3, [r7, #8]
       break;
 800449a:	e08e      	b.n	80045ba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800449c:	4b4b      	ldr	r3, [pc, #300]	; (80045cc <HAL_RCC_GetSysClockFreq+0x168>)
 800449e:	60bb      	str	r3, [r7, #8]
      break;
 80044a0:	e08b      	b.n	80045ba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044a2:	4948      	ldr	r1, [pc, #288]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044a4:	6849      	ldr	r1, [r1, #4]
 80044a6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80044aa:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044ac:	4945      	ldr	r1, [pc, #276]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044ae:	6849      	ldr	r1, [r1, #4]
 80044b0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80044b4:	2900      	cmp	r1, #0
 80044b6:	d024      	beq.n	8004502 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044b8:	4942      	ldr	r1, [pc, #264]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x160>)
 80044ba:	6849      	ldr	r1, [r1, #4]
 80044bc:	0989      	lsrs	r1, r1, #6
 80044be:	4608      	mov	r0, r1
 80044c0:	f04f 0100 	mov.w	r1, #0
 80044c4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80044c8:	f04f 0500 	mov.w	r5, #0
 80044cc:	ea00 0204 	and.w	r2, r0, r4
 80044d0:	ea01 0305 	and.w	r3, r1, r5
 80044d4:	493d      	ldr	r1, [pc, #244]	; (80045cc <HAL_RCC_GetSysClockFreq+0x168>)
 80044d6:	fb01 f003 	mul.w	r0, r1, r3
 80044da:	2100      	movs	r1, #0
 80044dc:	fb01 f102 	mul.w	r1, r1, r2
 80044e0:	1844      	adds	r4, r0, r1
 80044e2:	493a      	ldr	r1, [pc, #232]	; (80045cc <HAL_RCC_GetSysClockFreq+0x168>)
 80044e4:	fba2 0101 	umull	r0, r1, r2, r1
 80044e8:	1863      	adds	r3, r4, r1
 80044ea:	4619      	mov	r1, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	461a      	mov	r2, r3
 80044f0:	f04f 0300 	mov.w	r3, #0
 80044f4:	f7fc fb9a 	bl	8000c2c <__aeabi_uldivmod>
 80044f8:	4602      	mov	r2, r0
 80044fa:	460b      	mov	r3, r1
 80044fc:	4613      	mov	r3, r2
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	e04a      	b.n	8004598 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004502:	4b30      	ldr	r3, [pc, #192]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	099b      	lsrs	r3, r3, #6
 8004508:	461a      	mov	r2, r3
 800450a:	f04f 0300 	mov.w	r3, #0
 800450e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004512:	f04f 0100 	mov.w	r1, #0
 8004516:	ea02 0400 	and.w	r4, r2, r0
 800451a:	ea03 0501 	and.w	r5, r3, r1
 800451e:	4620      	mov	r0, r4
 8004520:	4629      	mov	r1, r5
 8004522:	f04f 0200 	mov.w	r2, #0
 8004526:	f04f 0300 	mov.w	r3, #0
 800452a:	014b      	lsls	r3, r1, #5
 800452c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004530:	0142      	lsls	r2, r0, #5
 8004532:	4610      	mov	r0, r2
 8004534:	4619      	mov	r1, r3
 8004536:	1b00      	subs	r0, r0, r4
 8004538:	eb61 0105 	sbc.w	r1, r1, r5
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	018b      	lsls	r3, r1, #6
 8004546:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800454a:	0182      	lsls	r2, r0, #6
 800454c:	1a12      	subs	r2, r2, r0
 800454e:	eb63 0301 	sbc.w	r3, r3, r1
 8004552:	f04f 0000 	mov.w	r0, #0
 8004556:	f04f 0100 	mov.w	r1, #0
 800455a:	00d9      	lsls	r1, r3, #3
 800455c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004560:	00d0      	lsls	r0, r2, #3
 8004562:	4602      	mov	r2, r0
 8004564:	460b      	mov	r3, r1
 8004566:	1912      	adds	r2, r2, r4
 8004568:	eb45 0303 	adc.w	r3, r5, r3
 800456c:	f04f 0000 	mov.w	r0, #0
 8004570:	f04f 0100 	mov.w	r1, #0
 8004574:	0299      	lsls	r1, r3, #10
 8004576:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800457a:	0290      	lsls	r0, r2, #10
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	4610      	mov	r0, r2
 8004582:	4619      	mov	r1, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	461a      	mov	r2, r3
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	f7fc fb4e 	bl	8000c2c <__aeabi_uldivmod>
 8004590:	4602      	mov	r2, r0
 8004592:	460b      	mov	r3, r1
 8004594:	4613      	mov	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004598:	4b0a      	ldr	r3, [pc, #40]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x160>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	0c1b      	lsrs	r3, r3, #16
 800459e:	f003 0303 	and.w	r3, r3, #3
 80045a2:	3301      	adds	r3, #1
 80045a4:	005b      	lsls	r3, r3, #1
 80045a6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b0:	60bb      	str	r3, [r7, #8]
      break;
 80045b2:	e002      	b.n	80045ba <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045b4:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <HAL_RCC_GetSysClockFreq+0x164>)
 80045b6:	60bb      	str	r3, [r7, #8]
      break;
 80045b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045ba:	68bb      	ldr	r3, [r7, #8]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3710      	adds	r7, #16
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bdb0      	pop	{r4, r5, r7, pc}
 80045c4:	40023800 	.word	0x40023800
 80045c8:	00f42400 	.word	0x00f42400
 80045cc:	00b71b00 	.word	0x00b71b00

080045d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045d4:	4b03      	ldr	r3, [pc, #12]	; (80045e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045d6:	681b      	ldr	r3, [r3, #0]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20000140 	.word	0x20000140

080045e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045ec:	f7ff fff0 	bl	80045d0 <HAL_RCC_GetHCLKFreq>
 80045f0:	4602      	mov	r2, r0
 80045f2:	4b05      	ldr	r3, [pc, #20]	; (8004608 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	0a9b      	lsrs	r3, r3, #10
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	4903      	ldr	r1, [pc, #12]	; (800460c <HAL_RCC_GetPCLK1Freq+0x24>)
 80045fe:	5ccb      	ldrb	r3, [r1, r3]
 8004600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004604:	4618      	mov	r0, r3
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40023800 	.word	0x40023800
 800460c:	08015e68 	.word	0x08015e68

08004610 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004614:	f7ff ffdc 	bl	80045d0 <HAL_RCC_GetHCLKFreq>
 8004618:	4602      	mov	r2, r0
 800461a:	4b05      	ldr	r3, [pc, #20]	; (8004630 <HAL_RCC_GetPCLK2Freq+0x20>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	0b5b      	lsrs	r3, r3, #13
 8004620:	f003 0307 	and.w	r3, r3, #7
 8004624:	4903      	ldr	r1, [pc, #12]	; (8004634 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004626:	5ccb      	ldrb	r3, [r1, r3]
 8004628:	fa22 f303 	lsr.w	r3, r2, r3
}
 800462c:	4618      	mov	r0, r3
 800462e:	bd80      	pop	{r7, pc}
 8004630:	40023800 	.word	0x40023800
 8004634:	08015e68 	.word	0x08015e68

08004638 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	220f      	movs	r2, #15
 8004646:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004648:	4b12      	ldr	r3, [pc, #72]	; (8004694 <HAL_RCC_GetClockConfig+0x5c>)
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 0203 	and.w	r2, r3, #3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004654:	4b0f      	ldr	r3, [pc, #60]	; (8004694 <HAL_RCC_GetClockConfig+0x5c>)
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004660:	4b0c      	ldr	r3, [pc, #48]	; (8004694 <HAL_RCC_GetClockConfig+0x5c>)
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800466c:	4b09      	ldr	r3, [pc, #36]	; (8004694 <HAL_RCC_GetClockConfig+0x5c>)
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	08db      	lsrs	r3, r3, #3
 8004672:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800467a:	4b07      	ldr	r3, [pc, #28]	; (8004698 <HAL_RCC_GetClockConfig+0x60>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 020f 	and.w	r2, r3, #15
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	601a      	str	r2, [r3, #0]
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	40023800 	.word	0x40023800
 8004698:	40023c00 	.word	0x40023c00

0800469c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e07b      	b.n	80047a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d108      	bne.n	80046c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046be:	d009      	beq.n	80046d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	61da      	str	r2, [r3, #28]
 80046c6:	e005      	b.n	80046d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d106      	bne.n	80046f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f00c fc34 	bl	8010f5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2202      	movs	r2, #2
 80046f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800470a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004726:	431a      	orrs	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	431a      	orrs	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004758:	ea42 0103 	orr.w	r1, r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004760:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	430a      	orrs	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	0c1b      	lsrs	r3, r3, #16
 8004772:	f003 0104 	and.w	r1, r3, #4
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477a:	f003 0210 	and.w	r2, r3, #16
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	69da      	ldr	r2, [r3, #28]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004794:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047a4:	2300      	movs	r3, #0
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3708      	adds	r7, #8
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}

080047ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b08c      	sub	sp, #48	; 0x30
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	60f8      	str	r0, [r7, #12]
 80047b6:	60b9      	str	r1, [r7, #8]
 80047b8:	607a      	str	r2, [r7, #4]
 80047ba:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047bc:	2301      	movs	r3, #1
 80047be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80047c0:	2300      	movs	r3, #0
 80047c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d101      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x26>
 80047d0:	2302      	movs	r3, #2
 80047d2:	e18a      	b.n	8004aea <HAL_SPI_TransmitReceive+0x33c>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047dc:	f7fc fbd8 	bl	8000f90 <HAL_GetTick>
 80047e0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80047f2:	887b      	ldrh	r3, [r7, #2]
 80047f4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d00f      	beq.n	800481e <HAL_SPI_TransmitReceive+0x70>
 80047fe:	69fb      	ldr	r3, [r7, #28]
 8004800:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004804:	d107      	bne.n	8004816 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d103      	bne.n	8004816 <HAL_SPI_TransmitReceive+0x68>
 800480e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004812:	2b04      	cmp	r3, #4
 8004814:	d003      	beq.n	800481e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004816:	2302      	movs	r3, #2
 8004818:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800481c:	e15b      	b.n	8004ad6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d005      	beq.n	8004830 <HAL_SPI_TransmitReceive+0x82>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <HAL_SPI_TransmitReceive+0x82>
 800482a:	887b      	ldrh	r3, [r7, #2]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d103      	bne.n	8004838 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004836:	e14e      	b.n	8004ad6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800483e:	b2db      	uxtb	r3, r3
 8004840:	2b04      	cmp	r3, #4
 8004842:	d003      	beq.n	800484c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2205      	movs	r2, #5
 8004848:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	887a      	ldrh	r2, [r7, #2]
 800485c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	887a      	ldrh	r2, [r7, #2]
 8004862:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	68ba      	ldr	r2, [r7, #8]
 8004868:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	887a      	ldrh	r2, [r7, #2]
 800486e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	887a      	ldrh	r2, [r7, #2]
 8004874:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800488c:	2b40      	cmp	r3, #64	; 0x40
 800488e:	d007      	beq.n	80048a0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800489e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048a8:	d178      	bne.n	800499c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d002      	beq.n	80048b8 <HAL_SPI_TransmitReceive+0x10a>
 80048b2:	8b7b      	ldrh	r3, [r7, #26]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d166      	bne.n	8004986 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048bc:	881a      	ldrh	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c8:	1c9a      	adds	r2, r3, #2
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	3b01      	subs	r3, #1
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048dc:	e053      	b.n	8004986 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d11b      	bne.n	8004924 <HAL_SPI_TransmitReceive+0x176>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d016      	beq.n	8004924 <HAL_SPI_TransmitReceive+0x176>
 80048f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d113      	bne.n	8004924 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004900:	881a      	ldrh	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490c:	1c9a      	adds	r2, r3, #2
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004920:	2300      	movs	r3, #0
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b01      	cmp	r3, #1
 8004930:	d119      	bne.n	8004966 <HAL_SPI_TransmitReceive+0x1b8>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004936:	b29b      	uxth	r3, r3
 8004938:	2b00      	cmp	r3, #0
 800493a:	d014      	beq.n	8004966 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004946:	b292      	uxth	r2, r2
 8004948:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494e:	1c9a      	adds	r2, r3, #2
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004958:	b29b      	uxth	r3, r3
 800495a:	3b01      	subs	r3, #1
 800495c:	b29a      	uxth	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004962:	2301      	movs	r3, #1
 8004964:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004966:	f7fc fb13 	bl	8000f90 <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004972:	429a      	cmp	r2, r3
 8004974:	d807      	bhi.n	8004986 <HAL_SPI_TransmitReceive+0x1d8>
 8004976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800497c:	d003      	beq.n	8004986 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004984:	e0a7      	b.n	8004ad6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800498a:	b29b      	uxth	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d1a6      	bne.n	80048de <HAL_SPI_TransmitReceive+0x130>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004994:	b29b      	uxth	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1a1      	bne.n	80048de <HAL_SPI_TransmitReceive+0x130>
 800499a:	e07c      	b.n	8004a96 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d002      	beq.n	80049aa <HAL_SPI_TransmitReceive+0x1fc>
 80049a4:	8b7b      	ldrh	r3, [r7, #26]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d16b      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	330c      	adds	r3, #12
 80049b4:	7812      	ldrb	r2, [r2, #0]
 80049b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049bc:	1c5a      	adds	r2, r3, #1
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049d0:	e057      	b.n	8004a82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b02      	cmp	r3, #2
 80049de:	d11c      	bne.n	8004a1a <HAL_SPI_TransmitReceive+0x26c>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d017      	beq.n	8004a1a <HAL_SPI_TransmitReceive+0x26c>
 80049ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d114      	bne.n	8004a1a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	330c      	adds	r3, #12
 80049fa:	7812      	ldrb	r2, [r2, #0]
 80049fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	2b01      	cmp	r3, #1
 8004a26:	d119      	bne.n	8004a5c <HAL_SPI_TransmitReceive+0x2ae>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d014      	beq.n	8004a5c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68da      	ldr	r2, [r3, #12]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a44:	1c5a      	adds	r2, r3, #1
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a5c:	f7fc fa98 	bl	8000f90 <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d803      	bhi.n	8004a74 <HAL_SPI_TransmitReceive+0x2c6>
 8004a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a72:	d102      	bne.n	8004a7a <HAL_SPI_TransmitReceive+0x2cc>
 8004a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d103      	bne.n	8004a82 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a80:	e029      	b.n	8004ad6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1a2      	bne.n	80049d2 <HAL_SPI_TransmitReceive+0x224>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d19d      	bne.n	80049d2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 fb28 	bl	80050f0 <SPI_EndRxTxTransaction>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d006      	beq.n	8004ab4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004ab2:	e010      	b.n	8004ad6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10b      	bne.n	8004ad4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004abc:	2300      	movs	r3, #0
 8004abe:	617b      	str	r3, [r7, #20]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	617b      	str	r3, [r7, #20]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	e000      	b.n	8004ad6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004ad4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004ae6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3730      	adds	r7, #48	; 0x30
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
	...

08004af4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]
 8004b00:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b02:	2300      	movs	r3, #0
 8004b04:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d101      	bne.n	8004b14 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004b10:	2302      	movs	r3, #2
 8004b12:	e0e3      	b.n	8004cdc <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b22:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004b2a:	7dbb      	ldrb	r3, [r7, #22]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d00d      	beq.n	8004b4c <HAL_SPI_TransmitReceive_DMA+0x58>
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b36:	d106      	bne.n	8004b46 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d102      	bne.n	8004b46 <HAL_SPI_TransmitReceive_DMA+0x52>
 8004b40:	7dbb      	ldrb	r3, [r7, #22]
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	d002      	beq.n	8004b4c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004b46:	2302      	movs	r3, #2
 8004b48:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b4a:	e0c2      	b.n	8004cd2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d005      	beq.n	8004b5e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d002      	beq.n	8004b5e <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004b58:	887b      	ldrh	r3, [r7, #2]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d102      	bne.n	8004b64 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b62:	e0b6      	b.n	8004cd2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	d003      	beq.n	8004b78 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2205      	movs	r2, #5
 8004b74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	887a      	ldrh	r2, [r7, #2]
 8004b88:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	887a      	ldrh	r2, [r7, #2]
 8004b8e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	887a      	ldrh	r2, [r7, #2]
 8004b9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	887a      	ldrh	r2, [r7, #2]
 8004ba0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	d108      	bne.n	8004bcc <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bbe:	4a49      	ldr	r2, [pc, #292]	; (8004ce4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8004bc0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bc6:	4a48      	ldr	r2, [pc, #288]	; (8004ce8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8004bc8:	63da      	str	r2, [r3, #60]	; 0x3c
 8004bca:	e007      	b.n	8004bdc <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd0:	4a46      	ldr	r2, [pc, #280]	; (8004cec <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8004bd2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd8:	4a45      	ldr	r2, [pc, #276]	; (8004cf0 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8004bda:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be0:	4a44      	ldr	r2, [pc, #272]	; (8004cf4 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8004be2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be8:	2200      	movs	r2, #0
 8004bea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	330c      	adds	r3, #12
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c02:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004c04:	f7fd fa21 	bl	800204a <HAL_DMA_Start_IT>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00c      	beq.n	8004c28 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	f043 0210 	orr.w	r2, r3, #16
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004c26:	e054      	b.n	8004cd2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0201 	orr.w	r2, r2, #1
 8004c36:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c44:	2200      	movs	r2, #0
 8004c46:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c54:	2200      	movs	r2, #0
 8004c56:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c60:	4619      	mov	r1, r3
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	330c      	adds	r3, #12
 8004c68:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c6e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004c70:	f7fd f9eb 	bl	800204a <HAL_DMA_Start_IT>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00c      	beq.n	8004c94 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c7e:	f043 0210 	orr.w	r2, r3, #16
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8004c92:	e01e      	b.n	8004cd2 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c9e:	2b40      	cmp	r3, #64	; 0x40
 8004ca0:	d007      	beq.n	8004cb2 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cb0:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0220 	orr.w	r2, r2, #32
 8004cc0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0202 	orr.w	r2, r2, #2
 8004cd0:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004cda:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3718      	adds	r7, #24
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	08004e9d 	.word	0x08004e9d
 8004ce8:	08004d65 	.word	0x08004d65
 8004cec:	08004eb9 	.word	0x08004eb9
 8004cf0:	08004e0d 	.word	0x08004e0d
 8004cf4:	08004ed5 	.word	0x08004ed5

08004cf8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d56:	b2db      	uxtb	r3, r3
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d70:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d72:	f7fc f90d 	bl	8000f90 <HAL_GetTick>
 8004d76:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d86:	d03b      	beq.n	8004e00 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685a      	ldr	r2, [r3, #4]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f022 0220 	bic.w	r2, r2, #32
 8004d96:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10d      	bne.n	8004dbc <SPI_DMAReceiveCplt+0x58>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004da8:	d108      	bne.n	8004dbc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 0203 	bic.w	r2, r2, #3
 8004db8:	605a      	str	r2, [r3, #4]
 8004dba:	e007      	b.n	8004dcc <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685a      	ldr	r2, [r3, #4]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 0201 	bic.w	r2, r2, #1
 8004dca:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004dcc:	68ba      	ldr	r2, [r7, #8]
 8004dce:	2164      	movs	r1, #100	; 0x64
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f000 f927 	bl	8005024 <SPI_EndRxTransaction>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d002      	beq.n	8004de2 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2220      	movs	r2, #32
 8004de0:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004df8:	68f8      	ldr	r0, [r7, #12]
 8004dfa:	f7ff ff9b 	bl	8004d34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004dfe:	e002      	b.n	8004e06 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f7ff ff79 	bl	8004cf8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e18:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e1a:	f7fc f8b9 	bl	8000f90 <HAL_GetTick>
 8004e1e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e2e:	d02f      	beq.n	8004e90 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 0220 	bic.w	r2, r2, #32
 8004e3e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	2164      	movs	r1, #100	; 0x64
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 f953 	bl	80050f0 <SPI_EndRxTxTransaction>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d005      	beq.n	8004e5c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e54:	f043 0220 	orr.w	r2, r3, #32
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685a      	ldr	r2, [r3, #4]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 0203 	bic.w	r2, r2, #3
 8004e6a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f7ff ff53 	bl	8004d34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004e8e:	e002      	b.n	8004e96 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f00b f8ff 	bl	8010094 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f7ff ff2e 	bl	8004d0c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004eb0:	bf00      	nop
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004ec6:	68f8      	ldr	r0, [r7, #12]
 8004ec8:	f7ff ff2a 	bl	8004d20 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004ecc:	bf00      	nop
 8004ece:	3710      	adds	r7, #16
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}

08004ed4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ee0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f022 0203 	bic.w	r2, r2, #3
 8004ef0:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef6:	f043 0210 	orr.w	r2, r3, #16
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7ff ff14 	bl	8004d34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4613      	mov	r3, r2
 8004f22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f24:	f7fc f834 	bl	8000f90 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2c:	1a9b      	subs	r3, r3, r2
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	4413      	add	r3, r2
 8004f32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f34:	f7fc f82c 	bl	8000f90 <HAL_GetTick>
 8004f38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f3a:	4b39      	ldr	r3, [pc, #228]	; (8005020 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	015b      	lsls	r3, r3, #5
 8004f40:	0d1b      	lsrs	r3, r3, #20
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	fb02 f303 	mul.w	r3, r2, r3
 8004f48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4a:	e054      	b.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f52:	d050      	beq.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f54:	f7fc f81c 	bl	8000f90 <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	69fa      	ldr	r2, [r7, #28]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d902      	bls.n	8004f6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d13d      	bne.n	8004fe6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f82:	d111      	bne.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8c:	d004      	beq.n	8004f98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f96:	d107      	bne.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fa6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fb0:	d10f      	bne.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fc0:	601a      	str	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e017      	b.n	8005016 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4013      	ands	r3, r2
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	bf0c      	ite	eq
 8005006:	2301      	moveq	r3, #1
 8005008:	2300      	movne	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	461a      	mov	r2, r3
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	429a      	cmp	r2, r3
 8005012:	d19b      	bne.n	8004f4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	20000140 	.word	0x20000140

08005024 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005038:	d111      	bne.n	800505e <SPI_EndRxTransaction+0x3a>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005042:	d004      	beq.n	800504e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800504c:	d107      	bne.n	800505e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800505c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005066:	d12a      	bne.n	80050be <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005070:	d012      	beq.n	8005098 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	2200      	movs	r2, #0
 800507a:	2180      	movs	r1, #128	; 0x80
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f7ff ff49 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d02d      	beq.n	80050e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508c:	f043 0220 	orr.w	r2, r3, #32
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e026      	b.n	80050e6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2200      	movs	r2, #0
 80050a0:	2101      	movs	r1, #1
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f7ff ff36 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d01a      	beq.n	80050e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b2:	f043 0220 	orr.w	r2, r3, #32
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e013      	b.n	80050e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2200      	movs	r2, #0
 80050c6:	2101      	movs	r1, #1
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f7ff ff23 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d8:	f043 0220 	orr.w	r2, r3, #32
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e000      	b.n	80050e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b088      	sub	sp, #32
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050fc:	4b1b      	ldr	r3, [pc, #108]	; (800516c <SPI_EndRxTxTransaction+0x7c>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a1b      	ldr	r2, [pc, #108]	; (8005170 <SPI_EndRxTxTransaction+0x80>)
 8005102:	fba2 2303 	umull	r2, r3, r2, r3
 8005106:	0d5b      	lsrs	r3, r3, #21
 8005108:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800510c:	fb02 f303 	mul.w	r3, r2, r3
 8005110:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800511a:	d112      	bne.n	8005142 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	2200      	movs	r2, #0
 8005124:	2180      	movs	r1, #128	; 0x80
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f7ff fef4 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d016      	beq.n	8005160 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005136:	f043 0220 	orr.w	r2, r3, #32
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e00f      	b.n	8005162 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	3b01      	subs	r3, #1
 800514c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005158:	2b80      	cmp	r3, #128	; 0x80
 800515a:	d0f2      	beq.n	8005142 <SPI_EndRxTxTransaction+0x52>
 800515c:	e000      	b.n	8005160 <SPI_EndRxTxTransaction+0x70>
        break;
 800515e:	bf00      	nop
  }

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20000140 	.word	0x20000140
 8005170:	165e9f81 	.word	0x165e9f81

08005174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e041      	b.n	800520a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f839 	bl	8005212 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3304      	adds	r3, #4
 80051b0:	4619      	mov	r1, r3
 80051b2:	4610      	mov	r0, r2
 80051b4:	f000 fcc6 	bl	8005b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3708      	adds	r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}

08005212 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005212:	b480      	push	{r7}
 8005214:	b083      	sub	sp, #12
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800521a:	bf00      	nop
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
	...

08005228 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b01      	cmp	r3, #1
 800523a:	d001      	beq.n	8005240 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e046      	b.n	80052ce <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a23      	ldr	r2, [pc, #140]	; (80052dc <HAL_TIM_Base_Start+0xb4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d022      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800525a:	d01d      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1f      	ldr	r2, [pc, #124]	; (80052e0 <HAL_TIM_Base_Start+0xb8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d018      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1e      	ldr	r2, [pc, #120]	; (80052e4 <HAL_TIM_Base_Start+0xbc>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d013      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1c      	ldr	r2, [pc, #112]	; (80052e8 <HAL_TIM_Base_Start+0xc0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00e      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1b      	ldr	r2, [pc, #108]	; (80052ec <HAL_TIM_Base_Start+0xc4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d009      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a19      	ldr	r2, [pc, #100]	; (80052f0 <HAL_TIM_Base_Start+0xc8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d004      	beq.n	8005298 <HAL_TIM_Base_Start+0x70>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a18      	ldr	r2, [pc, #96]	; (80052f4 <HAL_TIM_Base_Start+0xcc>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d111      	bne.n	80052bc <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2b06      	cmp	r3, #6
 80052a8:	d010      	beq.n	80052cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f042 0201 	orr.w	r2, r2, #1
 80052b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ba:	e007      	b.n	80052cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0201 	orr.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	40010000 	.word	0x40010000
 80052e0:	40000400 	.word	0x40000400
 80052e4:	40000800 	.word	0x40000800
 80052e8:	40000c00 	.word	0x40000c00
 80052ec:	40010400 	.word	0x40010400
 80052f0:	40014000 	.word	0x40014000
 80052f4:	40001800 	.word	0x40001800

080052f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b085      	sub	sp, #20
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b01      	cmp	r3, #1
 800530a:	d001      	beq.n	8005310 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e04e      	b.n	80053ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2202      	movs	r2, #2
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68da      	ldr	r2, [r3, #12]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a23      	ldr	r2, [pc, #140]	; (80053bc <HAL_TIM_Base_Start_IT+0xc4>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d022      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800533a:	d01d      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a1f      	ldr	r2, [pc, #124]	; (80053c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d018      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a1e      	ldr	r2, [pc, #120]	; (80053c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d013      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a1c      	ldr	r2, [pc, #112]	; (80053c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d00e      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a1b      	ldr	r2, [pc, #108]	; (80053cc <HAL_TIM_Base_Start_IT+0xd4>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d009      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a19      	ldr	r2, [pc, #100]	; (80053d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d004      	beq.n	8005378 <HAL_TIM_Base_Start_IT+0x80>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a18      	ldr	r2, [pc, #96]	; (80053d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d111      	bne.n	800539c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 0307 	and.w	r3, r3, #7
 8005382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2b06      	cmp	r3, #6
 8005388:	d010      	beq.n	80053ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f042 0201 	orr.w	r2, r2, #1
 8005398:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539a:	e007      	b.n	80053ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0201 	orr.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3714      	adds	r7, #20
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	40010000 	.word	0x40010000
 80053c0:	40000400 	.word	0x40000400
 80053c4:	40000800 	.word	0x40000800
 80053c8:	40000c00 	.word	0x40000c00
 80053cc:	40010400 	.word	0x40010400
 80053d0:	40014000 	.word	0x40014000
 80053d4:	40001800 	.word	0x40001800

080053d8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e041      	b.n	800546e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d106      	bne.n	8005404 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f839 	bl	8005476 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3304      	adds	r3, #4
 8005414:	4619      	mov	r1, r3
 8005416:	4610      	mov	r0, r2
 8005418:	f000 fb94 	bl	8005b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005476:	b480      	push	{r7}
 8005478:	b083      	sub	sp, #12
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800547e:	bf00      	nop
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b082      	sub	sp, #8
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d101      	bne.n	800549c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e041      	b.n	8005520 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d106      	bne.n	80054b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f00b ffbf 	bl	8011434 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2202      	movs	r2, #2
 80054ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	3304      	adds	r3, #4
 80054c6:	4619      	mov	r1, r3
 80054c8:	4610      	mov	r0, r2
 80054ca:	f000 fb3b 	bl	8005b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2201      	movs	r2, #1
 80054d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d109      	bne.n	800554c <HAL_TIM_PWM_Start+0x24>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800553e:	b2db      	uxtb	r3, r3
 8005540:	2b01      	cmp	r3, #1
 8005542:	bf14      	ite	ne
 8005544:	2301      	movne	r3, #1
 8005546:	2300      	moveq	r3, #0
 8005548:	b2db      	uxtb	r3, r3
 800554a:	e022      	b.n	8005592 <HAL_TIM_PWM_Start+0x6a>
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	2b04      	cmp	r3, #4
 8005550:	d109      	bne.n	8005566 <HAL_TIM_PWM_Start+0x3e>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b01      	cmp	r3, #1
 800555c:	bf14      	ite	ne
 800555e:	2301      	movne	r3, #1
 8005560:	2300      	moveq	r3, #0
 8005562:	b2db      	uxtb	r3, r3
 8005564:	e015      	b.n	8005592 <HAL_TIM_PWM_Start+0x6a>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	2b08      	cmp	r3, #8
 800556a:	d109      	bne.n	8005580 <HAL_TIM_PWM_Start+0x58>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b01      	cmp	r3, #1
 8005576:	bf14      	ite	ne
 8005578:	2301      	movne	r3, #1
 800557a:	2300      	moveq	r3, #0
 800557c:	b2db      	uxtb	r3, r3
 800557e:	e008      	b.n	8005592 <HAL_TIM_PWM_Start+0x6a>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b01      	cmp	r3, #1
 800558a:	bf14      	ite	ne
 800558c:	2301      	movne	r3, #1
 800558e:	2300      	moveq	r3, #0
 8005590:	b2db      	uxtb	r3, r3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e07c      	b.n	8005694 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d104      	bne.n	80055aa <HAL_TIM_PWM_Start+0x82>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2202      	movs	r2, #2
 80055a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055a8:	e013      	b.n	80055d2 <HAL_TIM_PWM_Start+0xaa>
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d104      	bne.n	80055ba <HAL_TIM_PWM_Start+0x92>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2202      	movs	r2, #2
 80055b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b8:	e00b      	b.n	80055d2 <HAL_TIM_PWM_Start+0xaa>
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	2b08      	cmp	r3, #8
 80055be:	d104      	bne.n	80055ca <HAL_TIM_PWM_Start+0xa2>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055c8:	e003      	b.n	80055d2 <HAL_TIM_PWM_Start+0xaa>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2202      	movs	r2, #2
 80055ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2201      	movs	r2, #1
 80055d8:	6839      	ldr	r1, [r7, #0]
 80055da:	4618      	mov	r0, r3
 80055dc:	f000 fd02 	bl	8005fe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a2d      	ldr	r2, [pc, #180]	; (800569c <HAL_TIM_PWM_Start+0x174>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d004      	beq.n	80055f4 <HAL_TIM_PWM_Start+0xcc>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a2c      	ldr	r2, [pc, #176]	; (80056a0 <HAL_TIM_PWM_Start+0x178>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d101      	bne.n	80055f8 <HAL_TIM_PWM_Start+0xd0>
 80055f4:	2301      	movs	r3, #1
 80055f6:	e000      	b.n	80055fa <HAL_TIM_PWM_Start+0xd2>
 80055f8:	2300      	movs	r3, #0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d007      	beq.n	800560e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800560c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a22      	ldr	r2, [pc, #136]	; (800569c <HAL_TIM_PWM_Start+0x174>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d022      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005620:	d01d      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a1f      	ldr	r2, [pc, #124]	; (80056a4 <HAL_TIM_PWM_Start+0x17c>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d018      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a1d      	ldr	r2, [pc, #116]	; (80056a8 <HAL_TIM_PWM_Start+0x180>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d013      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a1c      	ldr	r2, [pc, #112]	; (80056ac <HAL_TIM_PWM_Start+0x184>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00e      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a16      	ldr	r2, [pc, #88]	; (80056a0 <HAL_TIM_PWM_Start+0x178>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d009      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a18      	ldr	r2, [pc, #96]	; (80056b0 <HAL_TIM_PWM_Start+0x188>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d004      	beq.n	800565e <HAL_TIM_PWM_Start+0x136>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a16      	ldr	r2, [pc, #88]	; (80056b4 <HAL_TIM_PWM_Start+0x18c>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d111      	bne.n	8005682 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2b06      	cmp	r3, #6
 800566e:	d010      	beq.n	8005692 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005680:	e007      	b.n	8005692 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0201 	orr.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005692:	2300      	movs	r3, #0
}
 8005694:	4618      	mov	r0, r3
 8005696:	3710      	adds	r7, #16
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	40010000 	.word	0x40010000
 80056a0:	40010400 	.word	0x40010400
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40014000 	.word	0x40014000
 80056b4:	40001800 	.word	0x40001800

080056b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d122      	bne.n	8005714 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d11b      	bne.n	8005714 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f06f 0202 	mvn.w	r2, #2
 80056e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	f003 0303 	and.w	r3, r3, #3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fa04 	bl	8005b08 <HAL_TIM_IC_CaptureCallback>
 8005700:	e005      	b.n	800570e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f9f6 	bl	8005af4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 fa07 	bl	8005b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	f003 0304 	and.w	r3, r3, #4
 800571e:	2b04      	cmp	r3, #4
 8005720:	d122      	bne.n	8005768 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b04      	cmp	r3, #4
 800572e:	d11b      	bne.n	8005768 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0204 	mvn.w	r2, #4
 8005738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2202      	movs	r2, #2
 800573e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800574a:	2b00      	cmp	r3, #0
 800574c:	d003      	beq.n	8005756 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f9da 	bl	8005b08 <HAL_TIM_IC_CaptureCallback>
 8005754:	e005      	b.n	8005762 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 f9cc 	bl	8005af4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f9dd 	bl	8005b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0308 	and.w	r3, r3, #8
 8005772:	2b08      	cmp	r3, #8
 8005774:	d122      	bne.n	80057bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f003 0308 	and.w	r3, r3, #8
 8005780:	2b08      	cmp	r3, #8
 8005782:	d11b      	bne.n	80057bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f06f 0208 	mvn.w	r2, #8
 800578c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2204      	movs	r2, #4
 8005792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	69db      	ldr	r3, [r3, #28]
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f9b0 	bl	8005b08 <HAL_TIM_IC_CaptureCallback>
 80057a8:	e005      	b.n	80057b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f9a2 	bl	8005af4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f9b3 	bl	8005b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	f003 0310 	and.w	r3, r3, #16
 80057c6:	2b10      	cmp	r3, #16
 80057c8:	d122      	bne.n	8005810 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	f003 0310 	and.w	r3, r3, #16
 80057d4:	2b10      	cmp	r3, #16
 80057d6:	d11b      	bne.n	8005810 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f06f 0210 	mvn.w	r2, #16
 80057e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2208      	movs	r2, #8
 80057e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	69db      	ldr	r3, [r3, #28]
 80057ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f000 f986 	bl	8005b08 <HAL_TIM_IC_CaptureCallback>
 80057fc:	e005      	b.n	800580a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f978 	bl	8005af4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f989 	bl	8005b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	f003 0301 	and.w	r3, r3, #1
 800581a:	2b01      	cmp	r3, #1
 800581c:	d10e      	bne.n	800583c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b01      	cmp	r3, #1
 800582a:	d107      	bne.n	800583c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f06f 0201 	mvn.w	r2, #1
 8005834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f00b fb44 	bl	8010ec4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005846:	2b80      	cmp	r3, #128	; 0x80
 8005848:	d10e      	bne.n	8005868 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005854:	2b80      	cmp	r3, #128	; 0x80
 8005856:	d107      	bne.n	8005868 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fc6a 	bl	800613c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005872:	2b40      	cmp	r3, #64	; 0x40
 8005874:	d10e      	bne.n	8005894 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005880:	2b40      	cmp	r3, #64	; 0x40
 8005882:	d107      	bne.n	8005894 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800588c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f000 f94e 	bl	8005b30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	2b20      	cmp	r3, #32
 80058a0:	d10e      	bne.n	80058c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	f003 0320 	and.w	r3, r3, #32
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d107      	bne.n	80058c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f06f 0220 	mvn.w	r2, #32
 80058b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 fc34 	bl	8006128 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058c0:	bf00      	nop
 80058c2:	3708      	adds	r7, #8
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	60f8      	str	r0, [r7, #12]
 80058d0:	60b9      	str	r1, [r7, #8]
 80058d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d101      	bne.n	80058e2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80058de:	2302      	movs	r3, #2
 80058e0:	e046      	b.n	8005970 <HAL_TIM_OC_ConfigChannel+0xa8>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2b0c      	cmp	r3, #12
 80058ee:	d839      	bhi.n	8005964 <HAL_TIM_OC_ConfigChannel+0x9c>
 80058f0:	a201      	add	r2, pc, #4	; (adr r2, 80058f8 <HAL_TIM_OC_ConfigChannel+0x30>)
 80058f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f6:	bf00      	nop
 80058f8:	0800592d 	.word	0x0800592d
 80058fc:	08005965 	.word	0x08005965
 8005900:	08005965 	.word	0x08005965
 8005904:	08005965 	.word	0x08005965
 8005908:	0800593b 	.word	0x0800593b
 800590c:	08005965 	.word	0x08005965
 8005910:	08005965 	.word	0x08005965
 8005914:	08005965 	.word	0x08005965
 8005918:	08005949 	.word	0x08005949
 800591c:	08005965 	.word	0x08005965
 8005920:	08005965 	.word	0x08005965
 8005924:	08005965 	.word	0x08005965
 8005928:	08005957 	.word	0x08005957
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68b9      	ldr	r1, [r7, #8]
 8005932:	4618      	mov	r0, r3
 8005934:	f000 f9a6 	bl	8005c84 <TIM_OC1_SetConfig>
      break;
 8005938:	e015      	b.n	8005966 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	68b9      	ldr	r1, [r7, #8]
 8005940:	4618      	mov	r0, r3
 8005942:	f000 fa0f 	bl	8005d64 <TIM_OC2_SetConfig>
      break;
 8005946:	e00e      	b.n	8005966 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	4618      	mov	r0, r3
 8005950:	f000 fa7e 	bl	8005e50 <TIM_OC3_SetConfig>
      break;
 8005954:	e007      	b.n	8005966 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	68b9      	ldr	r1, [r7, #8]
 800595c:	4618      	mov	r0, r3
 800595e:	f000 faeb 	bl	8005f38 <TIM_OC4_SetConfig>
      break;
 8005962:	e000      	b.n	8005966 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8005964:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800598a:	2b01      	cmp	r3, #1
 800598c:	d101      	bne.n	8005992 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800598e:	2302      	movs	r3, #2
 8005990:	e0ac      	b.n	8005aec <HAL_TIM_PWM_ConfigChannel+0x174>
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2201      	movs	r2, #1
 8005996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b0c      	cmp	r3, #12
 800599e:	f200 809f 	bhi.w	8005ae0 <HAL_TIM_PWM_ConfigChannel+0x168>
 80059a2:	a201      	add	r2, pc, #4	; (adr r2, 80059a8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80059a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059a8:	080059dd 	.word	0x080059dd
 80059ac:	08005ae1 	.word	0x08005ae1
 80059b0:	08005ae1 	.word	0x08005ae1
 80059b4:	08005ae1 	.word	0x08005ae1
 80059b8:	08005a1d 	.word	0x08005a1d
 80059bc:	08005ae1 	.word	0x08005ae1
 80059c0:	08005ae1 	.word	0x08005ae1
 80059c4:	08005ae1 	.word	0x08005ae1
 80059c8:	08005a5f 	.word	0x08005a5f
 80059cc:	08005ae1 	.word	0x08005ae1
 80059d0:	08005ae1 	.word	0x08005ae1
 80059d4:	08005ae1 	.word	0x08005ae1
 80059d8:	08005a9f 	.word	0x08005a9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68b9      	ldr	r1, [r7, #8]
 80059e2:	4618      	mov	r0, r3
 80059e4:	f000 f94e 	bl	8005c84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	699a      	ldr	r2, [r3, #24]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0208 	orr.w	r2, r2, #8
 80059f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	699a      	ldr	r2, [r3, #24]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f022 0204 	bic.w	r2, r2, #4
 8005a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	6999      	ldr	r1, [r3, #24]
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	691a      	ldr	r2, [r3, #16]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	430a      	orrs	r2, r1
 8005a18:	619a      	str	r2, [r3, #24]
      break;
 8005a1a:	e062      	b.n	8005ae2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68b9      	ldr	r1, [r7, #8]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f000 f99e 	bl	8005d64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	699a      	ldr	r2, [r3, #24]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	699a      	ldr	r2, [r3, #24]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6999      	ldr	r1, [r3, #24]
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	021a      	lsls	r2, r3, #8
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	619a      	str	r2, [r3, #24]
      break;
 8005a5c:	e041      	b.n	8005ae2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68b9      	ldr	r1, [r7, #8]
 8005a64:	4618      	mov	r0, r3
 8005a66:	f000 f9f3 	bl	8005e50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69da      	ldr	r2, [r3, #28]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f042 0208 	orr.w	r2, r2, #8
 8005a78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	69da      	ldr	r2, [r3, #28]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0204 	bic.w	r2, r2, #4
 8005a88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	69d9      	ldr	r1, [r3, #28]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	691a      	ldr	r2, [r3, #16]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	61da      	str	r2, [r3, #28]
      break;
 8005a9c:	e021      	b.n	8005ae2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68b9      	ldr	r1, [r7, #8]
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	f000 fa47 	bl	8005f38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	69da      	ldr	r2, [r3, #28]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ab8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	69da      	ldr	r2, [r3, #28]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ac8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	69d9      	ldr	r1, [r3, #28]
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	021a      	lsls	r2, r3, #8
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	61da      	str	r2, [r3, #28]
      break;
 8005ade:	e000      	b.n	8005ae2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005ae0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005afc:	bf00      	nop
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr

08005b08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a40      	ldr	r2, [pc, #256]	; (8005c58 <TIM_Base_SetConfig+0x114>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d013      	beq.n	8005b84 <TIM_Base_SetConfig+0x40>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b62:	d00f      	beq.n	8005b84 <TIM_Base_SetConfig+0x40>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a3d      	ldr	r2, [pc, #244]	; (8005c5c <TIM_Base_SetConfig+0x118>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d00b      	beq.n	8005b84 <TIM_Base_SetConfig+0x40>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a3c      	ldr	r2, [pc, #240]	; (8005c60 <TIM_Base_SetConfig+0x11c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d007      	beq.n	8005b84 <TIM_Base_SetConfig+0x40>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a3b      	ldr	r2, [pc, #236]	; (8005c64 <TIM_Base_SetConfig+0x120>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d003      	beq.n	8005b84 <TIM_Base_SetConfig+0x40>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a3a      	ldr	r2, [pc, #232]	; (8005c68 <TIM_Base_SetConfig+0x124>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d108      	bne.n	8005b96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a2f      	ldr	r2, [pc, #188]	; (8005c58 <TIM_Base_SetConfig+0x114>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d02b      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba4:	d027      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a2c      	ldr	r2, [pc, #176]	; (8005c5c <TIM_Base_SetConfig+0x118>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d023      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a2b      	ldr	r2, [pc, #172]	; (8005c60 <TIM_Base_SetConfig+0x11c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d01f      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a2a      	ldr	r2, [pc, #168]	; (8005c64 <TIM_Base_SetConfig+0x120>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d01b      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a29      	ldr	r2, [pc, #164]	; (8005c68 <TIM_Base_SetConfig+0x124>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d017      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a28      	ldr	r2, [pc, #160]	; (8005c6c <TIM_Base_SetConfig+0x128>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d013      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a27      	ldr	r2, [pc, #156]	; (8005c70 <TIM_Base_SetConfig+0x12c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d00f      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	4a26      	ldr	r2, [pc, #152]	; (8005c74 <TIM_Base_SetConfig+0x130>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d00b      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a25      	ldr	r2, [pc, #148]	; (8005c78 <TIM_Base_SetConfig+0x134>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d007      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4a24      	ldr	r2, [pc, #144]	; (8005c7c <TIM_Base_SetConfig+0x138>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d003      	beq.n	8005bf6 <TIM_Base_SetConfig+0xb2>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a23      	ldr	r2, [pc, #140]	; (8005c80 <TIM_Base_SetConfig+0x13c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d108      	bne.n	8005c08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	695b      	ldr	r3, [r3, #20]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689a      	ldr	r2, [r3, #8]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a0a      	ldr	r2, [pc, #40]	; (8005c58 <TIM_Base_SetConfig+0x114>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d003      	beq.n	8005c3c <TIM_Base_SetConfig+0xf8>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a0c      	ldr	r2, [pc, #48]	; (8005c68 <TIM_Base_SetConfig+0x124>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d103      	bne.n	8005c44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	691a      	ldr	r2, [r3, #16]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	615a      	str	r2, [r3, #20]
}
 8005c4a:	bf00      	nop
 8005c4c:	3714      	adds	r7, #20
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	40010000 	.word	0x40010000
 8005c5c:	40000400 	.word	0x40000400
 8005c60:	40000800 	.word	0x40000800
 8005c64:	40000c00 	.word	0x40000c00
 8005c68:	40010400 	.word	0x40010400
 8005c6c:	40014000 	.word	0x40014000
 8005c70:	40014400 	.word	0x40014400
 8005c74:	40014800 	.word	0x40014800
 8005c78:	40001800 	.word	0x40001800
 8005c7c:	40001c00 	.word	0x40001c00
 8005c80:	40002000 	.word	0x40002000

08005c84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	f023 0201 	bic.w	r2, r3, #1
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f023 0303 	bic.w	r3, r3, #3
 8005cba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f023 0302 	bic.w	r3, r3, #2
 8005ccc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	697a      	ldr	r2, [r7, #20]
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a20      	ldr	r2, [pc, #128]	; (8005d5c <TIM_OC1_SetConfig+0xd8>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d003      	beq.n	8005ce8 <TIM_OC1_SetConfig+0x64>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a1f      	ldr	r2, [pc, #124]	; (8005d60 <TIM_OC1_SetConfig+0xdc>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d10c      	bne.n	8005d02 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f023 0308 	bic.w	r3, r3, #8
 8005cee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	68db      	ldr	r3, [r3, #12]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	f023 0304 	bic.w	r3, r3, #4
 8005d00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a15      	ldr	r2, [pc, #84]	; (8005d5c <TIM_OC1_SetConfig+0xd8>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d003      	beq.n	8005d12 <TIM_OC1_SetConfig+0x8e>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a14      	ldr	r2, [pc, #80]	; (8005d60 <TIM_OC1_SetConfig+0xdc>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d111      	bne.n	8005d36 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	695b      	ldr	r3, [r3, #20]
 8005d26:	693a      	ldr	r2, [r7, #16]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	621a      	str	r2, [r3, #32]
}
 8005d50:	bf00      	nop
 8005d52:	371c      	adds	r7, #28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	40010000 	.word	0x40010000
 8005d60:	40010400 	.word	0x40010400

08005d64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	f023 0210 	bic.w	r2, r3, #16
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	021b      	lsls	r3, r3, #8
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f023 0320 	bic.w	r3, r3, #32
 8005dae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	011b      	lsls	r3, r3, #4
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a22      	ldr	r2, [pc, #136]	; (8005e48 <TIM_OC2_SetConfig+0xe4>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d003      	beq.n	8005dcc <TIM_OC2_SetConfig+0x68>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a21      	ldr	r2, [pc, #132]	; (8005e4c <TIM_OC2_SetConfig+0xe8>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d10d      	bne.n	8005de8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	011b      	lsls	r3, r3, #4
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005de6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a17      	ldr	r2, [pc, #92]	; (8005e48 <TIM_OC2_SetConfig+0xe4>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d003      	beq.n	8005df8 <TIM_OC2_SetConfig+0x94>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a16      	ldr	r2, [pc, #88]	; (8005e4c <TIM_OC2_SetConfig+0xe8>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d113      	bne.n	8005e20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dfe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685a      	ldr	r2, [r3, #4]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	621a      	str	r2, [r3, #32]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40010400 	.word	0x40010400

08005e50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b087      	sub	sp, #28
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a1b      	ldr	r3, [r3, #32]
 8005e5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	69db      	ldr	r3, [r3, #28]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0303 	bic.w	r3, r3, #3
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	021b      	lsls	r3, r3, #8
 8005ea0:	697a      	ldr	r2, [r7, #20]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a21      	ldr	r2, [pc, #132]	; (8005f30 <TIM_OC3_SetConfig+0xe0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d003      	beq.n	8005eb6 <TIM_OC3_SetConfig+0x66>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a20      	ldr	r2, [pc, #128]	; (8005f34 <TIM_OC3_SetConfig+0xe4>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d10d      	bne.n	8005ed2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	68db      	ldr	r3, [r3, #12]
 8005ec2:	021b      	lsls	r3, r3, #8
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a16      	ldr	r2, [pc, #88]	; (8005f30 <TIM_OC3_SetConfig+0xe0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d003      	beq.n	8005ee2 <TIM_OC3_SetConfig+0x92>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a15      	ldr	r2, [pc, #84]	; (8005f34 <TIM_OC3_SetConfig+0xe4>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d113      	bne.n	8005f0a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	011b      	lsls	r3, r3, #4
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	699b      	ldr	r3, [r3, #24]
 8005f02:	011b      	lsls	r3, r3, #4
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	621a      	str	r2, [r3, #32]
}
 8005f24:	bf00      	nop
 8005f26:	371c      	adds	r7, #28
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr
 8005f30:	40010000 	.word	0x40010000
 8005f34:	40010400 	.word	0x40010400

08005f38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b087      	sub	sp, #28
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a1b      	ldr	r3, [r3, #32]
 8005f46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	021b      	lsls	r3, r3, #8
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	031b      	lsls	r3, r3, #12
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a12      	ldr	r2, [pc, #72]	; (8005fdc <TIM_OC4_SetConfig+0xa4>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d003      	beq.n	8005fa0 <TIM_OC4_SetConfig+0x68>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a11      	ldr	r2, [pc, #68]	; (8005fe0 <TIM_OC4_SetConfig+0xa8>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d109      	bne.n	8005fb4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fa6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	695b      	ldr	r3, [r3, #20]
 8005fac:	019b      	lsls	r3, r3, #6
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	621a      	str	r2, [r3, #32]
}
 8005fce:	bf00      	nop
 8005fd0:	371c      	adds	r7, #28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40010000 	.word	0x40010000
 8005fe0:	40010400 	.word	0x40010400

08005fe4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	60b9      	str	r1, [r7, #8]
 8005fee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	f003 031f 	and.w	r3, r3, #31
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6a1a      	ldr	r2, [r3, #32]
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	43db      	mvns	r3, r3
 8006006:	401a      	ands	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	6a1a      	ldr	r2, [r3, #32]
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	f003 031f 	and.w	r3, r3, #31
 8006016:	6879      	ldr	r1, [r7, #4]
 8006018:	fa01 f303 	lsl.w	r3, r1, r3
 800601c:	431a      	orrs	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	621a      	str	r2, [r3, #32]
}
 8006022:	bf00      	nop
 8006024:	371c      	adds	r7, #28
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
	...

08006030 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006040:	2b01      	cmp	r3, #1
 8006042:	d101      	bne.n	8006048 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006044:	2302      	movs	r3, #2
 8006046:	e05a      	b.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a21      	ldr	r2, [pc, #132]	; (800610c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d022      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006094:	d01d      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a1d      	ldr	r2, [pc, #116]	; (8006110 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d018      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a1b      	ldr	r2, [pc, #108]	; (8006114 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d013      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a1a      	ldr	r2, [pc, #104]	; (8006118 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d00e      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a18      	ldr	r2, [pc, #96]	; (800611c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d009      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a17      	ldr	r2, [pc, #92]	; (8006120 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d004      	beq.n	80060d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a15      	ldr	r2, [pc, #84]	; (8006124 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d10c      	bne.n	80060ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80060fc:	2300      	movs	r3, #0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3714      	adds	r7, #20
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40010000 	.word	0x40010000
 8006110:	40000400 	.word	0x40000400
 8006114:	40000800 	.word	0x40000800
 8006118:	40000c00 	.word	0x40000c00
 800611c:	40010400 	.word	0x40010400
 8006120:	40014000 	.word	0x40014000
 8006124:	40001800 	.word	0x40001800

08006128 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e03f      	b.n	80061e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d106      	bne.n	800617c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f00b fa2e 	bl	80115d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2224      	movs	r2, #36	; 0x24
 8006180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68da      	ldr	r2, [r3, #12]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006192:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f000 fa35 	bl	8006604 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	691a      	ldr	r2, [r3, #16]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	695a      	ldr	r2, [r3, #20]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68da      	ldr	r2, [r3, #12]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80061c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3708      	adds	r7, #8
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}

080061ea <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b084      	sub	sp, #16
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	60b9      	str	r1, [r7, #8]
 80061f4:	4613      	mov	r3, r2
 80061f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b20      	cmp	r3, #32
 8006202:	d11d      	bne.n	8006240 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <HAL_UART_Receive_DMA+0x26>
 800620a:	88fb      	ldrh	r3, [r7, #6]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d101      	bne.n	8006214 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e016      	b.n	8006242 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800621a:	2b01      	cmp	r3, #1
 800621c:	d101      	bne.n	8006222 <HAL_UART_Receive_DMA+0x38>
 800621e:	2302      	movs	r3, #2
 8006220:	e00f      	b.n	8006242 <HAL_UART_Receive_DMA+0x58>
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8006230:	88fb      	ldrh	r3, [r7, #6]
 8006232:	461a      	mov	r2, r3
 8006234:	68b9      	ldr	r1, [r7, #8]
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 f93c 	bl	80064b4 <UART_Start_Receive_DMA>
 800623c:	4603      	mov	r3, r0
 800623e:	e000      	b.n	8006242 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006240:	2302      	movs	r3, #2
  }
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b084      	sub	sp, #16
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006252:	2300      	movs	r3, #0
 8006254:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006260:	2b80      	cmp	r3, #128	; 0x80
 8006262:	bf0c      	ite	eq
 8006264:	2301      	moveq	r3, #1
 8006266:	2300      	movne	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b21      	cmp	r3, #33	; 0x21
 8006276:	d116      	bne.n	80062a6 <HAL_UART_DMAStop+0x5c>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d013      	beq.n	80062a6 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	695a      	ldr	r2, [r3, #20]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800628c:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006292:	2b00      	cmp	r3, #0
 8006294:	d004      	beq.n	80062a0 <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629a:	4618      	mov	r0, r3
 800629c:	f7fb ff2d 	bl	80020fa <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 f96b 	bl	800657c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	695b      	ldr	r3, [r3, #20]
 80062ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b0:	2b40      	cmp	r3, #64	; 0x40
 80062b2:	bf0c      	ite	eq
 80062b4:	2301      	moveq	r3, #1
 80062b6:	2300      	movne	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b22      	cmp	r3, #34	; 0x22
 80062c6:	d116      	bne.n	80062f6 <HAL_UART_DMAStop+0xac>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d013      	beq.n	80062f6 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	695a      	ldr	r2, [r3, #20]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062dc:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d004      	beq.n	80062f0 <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fb ff05 	bl	80020fa <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 f959 	bl	80065a8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80062f6:	2300      	movs	r3, #0
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3710      	adds	r7, #16
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800631c:	bf00      	nop
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	460b      	mov	r3, r1
 8006346:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006360:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800636c:	2b00      	cmp	r3, #0
 800636e:	d12a      	bne.n	80063c6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68da      	ldr	r2, [r3, #12]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006384:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	695a      	ldr	r2, [r3, #20]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f022 0201 	bic.w	r2, r2, #1
 8006394:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	695a      	ldr	r2, [r3, #20]
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063a4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2220      	movs	r2, #32
 80063aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d107      	bne.n	80063c6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0210 	bic.w	r2, r2, #16
 80063c4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d106      	bne.n	80063dc <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063d2:	4619      	mov	r1, r3
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f7ff ffb1 	bl	800633c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063da:	e002      	b.n	80063e2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f7ff ff8f 	bl	8006300 <HAL_UART_RxCpltCallback>
}
 80063e2:	bf00      	nop
 80063e4:	3710      	adds	r7, #16
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}

080063ea <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b084      	sub	sp, #16
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d108      	bne.n	8006412 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006404:	085b      	lsrs	r3, r3, #1
 8006406:	b29b      	uxth	r3, r3
 8006408:	4619      	mov	r1, r3
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f7ff ff96 	bl	800633c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006410:	e002      	b.n	8006418 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8006412:	68f8      	ldr	r0, [r7, #12]
 8006414:	f7ff ff7e 	bl	8006314 <HAL_UART_RxHalfCpltCallback>
}
 8006418:	bf00      	nop
 800641a:	3710      	adds	r7, #16
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006428:	2300      	movs	r3, #0
 800642a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006430:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800643c:	2b80      	cmp	r3, #128	; 0x80
 800643e:	bf0c      	ite	eq
 8006440:	2301      	moveq	r3, #1
 8006442:	2300      	movne	r3, #0
 8006444:	b2db      	uxtb	r3, r3
 8006446:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800644e:	b2db      	uxtb	r3, r3
 8006450:	2b21      	cmp	r3, #33	; 0x21
 8006452:	d108      	bne.n	8006466 <UART_DMAError+0x46>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	2200      	movs	r2, #0
 800645e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006460:	68b8      	ldr	r0, [r7, #8]
 8006462:	f000 f88b 	bl	800657c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006470:	2b40      	cmp	r3, #64	; 0x40
 8006472:	bf0c      	ite	eq
 8006474:	2301      	moveq	r3, #1
 8006476:	2300      	movne	r3, #0
 8006478:	b2db      	uxtb	r3, r3
 800647a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b22      	cmp	r3, #34	; 0x22
 8006486:	d108      	bne.n	800649a <UART_DMAError+0x7a>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d005      	beq.n	800649a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	2200      	movs	r2, #0
 8006492:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006494:	68b8      	ldr	r0, [r7, #8]
 8006496:	f000 f887 	bl	80065a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649e:	f043 0210 	orr.w	r2, r3, #16
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064a6:	68b8      	ldr	r0, [r7, #8]
 80064a8:	f7ff ff3e 	bl	8006328 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064ac:	bf00      	nop
 80064ae:	3710      	adds	r7, #16
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b086      	sub	sp, #24
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	4613      	mov	r3, r2
 80064c0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80064c2:	68ba      	ldr	r2, [r7, #8]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	88fa      	ldrh	r2, [r7, #6]
 80064cc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2222      	movs	r2, #34	; 0x22
 80064d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e0:	4a23      	ldr	r2, [pc, #140]	; (8006570 <UART_Start_Receive_DMA+0xbc>)
 80064e2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e8:	4a22      	ldr	r2, [pc, #136]	; (8006574 <UART_Start_Receive_DMA+0xc0>)
 80064ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f0:	4a21      	ldr	r2, [pc, #132]	; (8006578 <UART_Start_Receive_DMA+0xc4>)
 80064f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f8:	2200      	movs	r2, #0
 80064fa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80064fc:	f107 0308 	add.w	r3, r7, #8
 8006500:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	3304      	adds	r3, #4
 800650c:	4619      	mov	r1, r3
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	88fb      	ldrh	r3, [r7, #6]
 8006514:	f7fb fd99 	bl	800204a <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006518:	2300      	movs	r3, #0
 800651a:	613b      	str	r3, [r7, #16]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	613b      	str	r3, [r7, #16]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	613b      	str	r3, [r7, #16]
 800652c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006544:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695a      	ldr	r2, [r3, #20]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f042 0201 	orr.w	r2, r2, #1
 8006554:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695a      	ldr	r2, [r3, #20]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006564:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	08006355 	.word	0x08006355
 8006574:	080063eb 	.word	0x080063eb
 8006578:	08006421 	.word	0x08006421

0800657c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68da      	ldr	r2, [r3, #12]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006592:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2220      	movs	r2, #32
 8006598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr

080065a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b083      	sub	sp, #12
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065be:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	695a      	ldr	r2, [r3, #20]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f022 0201 	bic.w	r2, r2, #1
 80065ce:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d107      	bne.n	80065e8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68da      	ldr	r2, [r3, #12]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f022 0210 	bic.w	r2, r2, #16
 80065e6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2220      	movs	r2, #32
 80065ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80065f6:	bf00      	nop
 80065f8:	370c      	adds	r7, #12
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
	...

08006604 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006608:	b09f      	sub	sp, #124	; 0x7c
 800660a:	af00      	add	r7, sp, #0
 800660c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800660e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800661a:	68d9      	ldr	r1, [r3, #12]
 800661c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	ea40 0301 	orr.w	r3, r0, r1
 8006624:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006628:	689a      	ldr	r2, [r3, #8]
 800662a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800662c:	691b      	ldr	r3, [r3, #16]
 800662e:	431a      	orrs	r2, r3
 8006630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	431a      	orrs	r2, r3
 8006636:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	4313      	orrs	r3, r2
 800663c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800663e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006648:	f021 010c 	bic.w	r1, r1, #12
 800664c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006652:	430b      	orrs	r3, r1
 8006654:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006656:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006662:	6999      	ldr	r1, [r3, #24]
 8006664:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	ea40 0301 	orr.w	r3, r0, r1
 800666c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800666e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	4bc5      	ldr	r3, [pc, #788]	; (8006988 <UART_SetConfig+0x384>)
 8006674:	429a      	cmp	r2, r3
 8006676:	d004      	beq.n	8006682 <UART_SetConfig+0x7e>
 8006678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	4bc3      	ldr	r3, [pc, #780]	; (800698c <UART_SetConfig+0x388>)
 800667e:	429a      	cmp	r2, r3
 8006680:	d103      	bne.n	800668a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006682:	f7fd ffc5 	bl	8004610 <HAL_RCC_GetPCLK2Freq>
 8006686:	6778      	str	r0, [r7, #116]	; 0x74
 8006688:	e002      	b.n	8006690 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800668a:	f7fd ffad 	bl	80045e8 <HAL_RCC_GetPCLK1Freq>
 800668e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006690:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006692:	69db      	ldr	r3, [r3, #28]
 8006694:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006698:	f040 80b6 	bne.w	8006808 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800669c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800669e:	461c      	mov	r4, r3
 80066a0:	f04f 0500 	mov.w	r5, #0
 80066a4:	4622      	mov	r2, r4
 80066a6:	462b      	mov	r3, r5
 80066a8:	1891      	adds	r1, r2, r2
 80066aa:	6439      	str	r1, [r7, #64]	; 0x40
 80066ac:	415b      	adcs	r3, r3
 80066ae:	647b      	str	r3, [r7, #68]	; 0x44
 80066b0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066b4:	1912      	adds	r2, r2, r4
 80066b6:	eb45 0303 	adc.w	r3, r5, r3
 80066ba:	f04f 0000 	mov.w	r0, #0
 80066be:	f04f 0100 	mov.w	r1, #0
 80066c2:	00d9      	lsls	r1, r3, #3
 80066c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80066c8:	00d0      	lsls	r0, r2, #3
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	1911      	adds	r1, r2, r4
 80066d0:	6639      	str	r1, [r7, #96]	; 0x60
 80066d2:	416b      	adcs	r3, r5
 80066d4:	667b      	str	r3, [r7, #100]	; 0x64
 80066d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	461a      	mov	r2, r3
 80066dc:	f04f 0300 	mov.w	r3, #0
 80066e0:	1891      	adds	r1, r2, r2
 80066e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80066e4:	415b      	adcs	r3, r3
 80066e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80066ec:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80066f0:	f7fa fa9c 	bl	8000c2c <__aeabi_uldivmod>
 80066f4:	4602      	mov	r2, r0
 80066f6:	460b      	mov	r3, r1
 80066f8:	4ba5      	ldr	r3, [pc, #660]	; (8006990 <UART_SetConfig+0x38c>)
 80066fa:	fba3 2302 	umull	r2, r3, r3, r2
 80066fe:	095b      	lsrs	r3, r3, #5
 8006700:	011e      	lsls	r6, r3, #4
 8006702:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006704:	461c      	mov	r4, r3
 8006706:	f04f 0500 	mov.w	r5, #0
 800670a:	4622      	mov	r2, r4
 800670c:	462b      	mov	r3, r5
 800670e:	1891      	adds	r1, r2, r2
 8006710:	6339      	str	r1, [r7, #48]	; 0x30
 8006712:	415b      	adcs	r3, r3
 8006714:	637b      	str	r3, [r7, #52]	; 0x34
 8006716:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800671a:	1912      	adds	r2, r2, r4
 800671c:	eb45 0303 	adc.w	r3, r5, r3
 8006720:	f04f 0000 	mov.w	r0, #0
 8006724:	f04f 0100 	mov.w	r1, #0
 8006728:	00d9      	lsls	r1, r3, #3
 800672a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800672e:	00d0      	lsls	r0, r2, #3
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	1911      	adds	r1, r2, r4
 8006736:	65b9      	str	r1, [r7, #88]	; 0x58
 8006738:	416b      	adcs	r3, r5
 800673a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800673c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	461a      	mov	r2, r3
 8006742:	f04f 0300 	mov.w	r3, #0
 8006746:	1891      	adds	r1, r2, r2
 8006748:	62b9      	str	r1, [r7, #40]	; 0x28
 800674a:	415b      	adcs	r3, r3
 800674c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800674e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006752:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006756:	f7fa fa69 	bl	8000c2c <__aeabi_uldivmod>
 800675a:	4602      	mov	r2, r0
 800675c:	460b      	mov	r3, r1
 800675e:	4b8c      	ldr	r3, [pc, #560]	; (8006990 <UART_SetConfig+0x38c>)
 8006760:	fba3 1302 	umull	r1, r3, r3, r2
 8006764:	095b      	lsrs	r3, r3, #5
 8006766:	2164      	movs	r1, #100	; 0x64
 8006768:	fb01 f303 	mul.w	r3, r1, r3
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	00db      	lsls	r3, r3, #3
 8006770:	3332      	adds	r3, #50	; 0x32
 8006772:	4a87      	ldr	r2, [pc, #540]	; (8006990 <UART_SetConfig+0x38c>)
 8006774:	fba2 2303 	umull	r2, r3, r2, r3
 8006778:	095b      	lsrs	r3, r3, #5
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006780:	441e      	add	r6, r3
 8006782:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006784:	4618      	mov	r0, r3
 8006786:	f04f 0100 	mov.w	r1, #0
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	1894      	adds	r4, r2, r2
 8006790:	623c      	str	r4, [r7, #32]
 8006792:	415b      	adcs	r3, r3
 8006794:	627b      	str	r3, [r7, #36]	; 0x24
 8006796:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800679a:	1812      	adds	r2, r2, r0
 800679c:	eb41 0303 	adc.w	r3, r1, r3
 80067a0:	f04f 0400 	mov.w	r4, #0
 80067a4:	f04f 0500 	mov.w	r5, #0
 80067a8:	00dd      	lsls	r5, r3, #3
 80067aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80067ae:	00d4      	lsls	r4, r2, #3
 80067b0:	4622      	mov	r2, r4
 80067b2:	462b      	mov	r3, r5
 80067b4:	1814      	adds	r4, r2, r0
 80067b6:	653c      	str	r4, [r7, #80]	; 0x50
 80067b8:	414b      	adcs	r3, r1
 80067ba:	657b      	str	r3, [r7, #84]	; 0x54
 80067bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	461a      	mov	r2, r3
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	1891      	adds	r1, r2, r2
 80067c8:	61b9      	str	r1, [r7, #24]
 80067ca:	415b      	adcs	r3, r3
 80067cc:	61fb      	str	r3, [r7, #28]
 80067ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067d2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80067d6:	f7fa fa29 	bl	8000c2c <__aeabi_uldivmod>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	4b6c      	ldr	r3, [pc, #432]	; (8006990 <UART_SetConfig+0x38c>)
 80067e0:	fba3 1302 	umull	r1, r3, r3, r2
 80067e4:	095b      	lsrs	r3, r3, #5
 80067e6:	2164      	movs	r1, #100	; 0x64
 80067e8:	fb01 f303 	mul.w	r3, r1, r3
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	00db      	lsls	r3, r3, #3
 80067f0:	3332      	adds	r3, #50	; 0x32
 80067f2:	4a67      	ldr	r2, [pc, #412]	; (8006990 <UART_SetConfig+0x38c>)
 80067f4:	fba2 2303 	umull	r2, r3, r2, r3
 80067f8:	095b      	lsrs	r3, r3, #5
 80067fa:	f003 0207 	and.w	r2, r3, #7
 80067fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4432      	add	r2, r6
 8006804:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006806:	e0b9      	b.n	800697c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800680a:	461c      	mov	r4, r3
 800680c:	f04f 0500 	mov.w	r5, #0
 8006810:	4622      	mov	r2, r4
 8006812:	462b      	mov	r3, r5
 8006814:	1891      	adds	r1, r2, r2
 8006816:	6139      	str	r1, [r7, #16]
 8006818:	415b      	adcs	r3, r3
 800681a:	617b      	str	r3, [r7, #20]
 800681c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006820:	1912      	adds	r2, r2, r4
 8006822:	eb45 0303 	adc.w	r3, r5, r3
 8006826:	f04f 0000 	mov.w	r0, #0
 800682a:	f04f 0100 	mov.w	r1, #0
 800682e:	00d9      	lsls	r1, r3, #3
 8006830:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006834:	00d0      	lsls	r0, r2, #3
 8006836:	4602      	mov	r2, r0
 8006838:	460b      	mov	r3, r1
 800683a:	eb12 0804 	adds.w	r8, r2, r4
 800683e:	eb43 0905 	adc.w	r9, r3, r5
 8006842:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	4618      	mov	r0, r3
 8006848:	f04f 0100 	mov.w	r1, #0
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	008b      	lsls	r3, r1, #2
 8006856:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800685a:	0082      	lsls	r2, r0, #2
 800685c:	4640      	mov	r0, r8
 800685e:	4649      	mov	r1, r9
 8006860:	f7fa f9e4 	bl	8000c2c <__aeabi_uldivmod>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	4b49      	ldr	r3, [pc, #292]	; (8006990 <UART_SetConfig+0x38c>)
 800686a:	fba3 2302 	umull	r2, r3, r3, r2
 800686e:	095b      	lsrs	r3, r3, #5
 8006870:	011e      	lsls	r6, r3, #4
 8006872:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006874:	4618      	mov	r0, r3
 8006876:	f04f 0100 	mov.w	r1, #0
 800687a:	4602      	mov	r2, r0
 800687c:	460b      	mov	r3, r1
 800687e:	1894      	adds	r4, r2, r2
 8006880:	60bc      	str	r4, [r7, #8]
 8006882:	415b      	adcs	r3, r3
 8006884:	60fb      	str	r3, [r7, #12]
 8006886:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800688a:	1812      	adds	r2, r2, r0
 800688c:	eb41 0303 	adc.w	r3, r1, r3
 8006890:	f04f 0400 	mov.w	r4, #0
 8006894:	f04f 0500 	mov.w	r5, #0
 8006898:	00dd      	lsls	r5, r3, #3
 800689a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800689e:	00d4      	lsls	r4, r2, #3
 80068a0:	4622      	mov	r2, r4
 80068a2:	462b      	mov	r3, r5
 80068a4:	1814      	adds	r4, r2, r0
 80068a6:	64bc      	str	r4, [r7, #72]	; 0x48
 80068a8:	414b      	adcs	r3, r1
 80068aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	4618      	mov	r0, r3
 80068b2:	f04f 0100 	mov.w	r1, #0
 80068b6:	f04f 0200 	mov.w	r2, #0
 80068ba:	f04f 0300 	mov.w	r3, #0
 80068be:	008b      	lsls	r3, r1, #2
 80068c0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068c4:	0082      	lsls	r2, r0, #2
 80068c6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80068ca:	f7fa f9af 	bl	8000c2c <__aeabi_uldivmod>
 80068ce:	4602      	mov	r2, r0
 80068d0:	460b      	mov	r3, r1
 80068d2:	4b2f      	ldr	r3, [pc, #188]	; (8006990 <UART_SetConfig+0x38c>)
 80068d4:	fba3 1302 	umull	r1, r3, r3, r2
 80068d8:	095b      	lsrs	r3, r3, #5
 80068da:	2164      	movs	r1, #100	; 0x64
 80068dc:	fb01 f303 	mul.w	r3, r1, r3
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	3332      	adds	r3, #50	; 0x32
 80068e6:	4a2a      	ldr	r2, [pc, #168]	; (8006990 <UART_SetConfig+0x38c>)
 80068e8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ec:	095b      	lsrs	r3, r3, #5
 80068ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068f2:	441e      	add	r6, r3
 80068f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068f6:	4618      	mov	r0, r3
 80068f8:	f04f 0100 	mov.w	r1, #0
 80068fc:	4602      	mov	r2, r0
 80068fe:	460b      	mov	r3, r1
 8006900:	1894      	adds	r4, r2, r2
 8006902:	603c      	str	r4, [r7, #0]
 8006904:	415b      	adcs	r3, r3
 8006906:	607b      	str	r3, [r7, #4]
 8006908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800690c:	1812      	adds	r2, r2, r0
 800690e:	eb41 0303 	adc.w	r3, r1, r3
 8006912:	f04f 0400 	mov.w	r4, #0
 8006916:	f04f 0500 	mov.w	r5, #0
 800691a:	00dd      	lsls	r5, r3, #3
 800691c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006920:	00d4      	lsls	r4, r2, #3
 8006922:	4622      	mov	r2, r4
 8006924:	462b      	mov	r3, r5
 8006926:	eb12 0a00 	adds.w	sl, r2, r0
 800692a:	eb43 0b01 	adc.w	fp, r3, r1
 800692e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	4618      	mov	r0, r3
 8006934:	f04f 0100 	mov.w	r1, #0
 8006938:	f04f 0200 	mov.w	r2, #0
 800693c:	f04f 0300 	mov.w	r3, #0
 8006940:	008b      	lsls	r3, r1, #2
 8006942:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006946:	0082      	lsls	r2, r0, #2
 8006948:	4650      	mov	r0, sl
 800694a:	4659      	mov	r1, fp
 800694c:	f7fa f96e 	bl	8000c2c <__aeabi_uldivmod>
 8006950:	4602      	mov	r2, r0
 8006952:	460b      	mov	r3, r1
 8006954:	4b0e      	ldr	r3, [pc, #56]	; (8006990 <UART_SetConfig+0x38c>)
 8006956:	fba3 1302 	umull	r1, r3, r3, r2
 800695a:	095b      	lsrs	r3, r3, #5
 800695c:	2164      	movs	r1, #100	; 0x64
 800695e:	fb01 f303 	mul.w	r3, r1, r3
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	011b      	lsls	r3, r3, #4
 8006966:	3332      	adds	r3, #50	; 0x32
 8006968:	4a09      	ldr	r2, [pc, #36]	; (8006990 <UART_SetConfig+0x38c>)
 800696a:	fba2 2303 	umull	r2, r3, r2, r3
 800696e:	095b      	lsrs	r3, r3, #5
 8006970:	f003 020f 	and.w	r2, r3, #15
 8006974:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4432      	add	r2, r6
 800697a:	609a      	str	r2, [r3, #8]
}
 800697c:	bf00      	nop
 800697e:	377c      	adds	r7, #124	; 0x7c
 8006980:	46bd      	mov	sp, r7
 8006982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006986:	bf00      	nop
 8006988:	40011000 	.word	0x40011000
 800698c:	40011400 	.word	0x40011400
 8006990:	51eb851f 	.word	0x51eb851f

08006994 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006994:	b084      	sub	sp, #16
 8006996:	b580      	push	{r7, lr}
 8006998:	b084      	sub	sp, #16
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	f107 001c 	add.w	r0, r7, #28
 80069a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d122      	bne.n	80069f2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80069c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80069d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d105      	bne.n	80069e6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f001 fac6 	bl	8007f78 <USB_CoreReset>
 80069ec:	4603      	mov	r3, r0
 80069ee:	73fb      	strb	r3, [r7, #15]
 80069f0:	e01a      	b.n	8006a28 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f001 faba 	bl	8007f78 <USB_CoreReset>
 8006a04:	4603      	mov	r3, r0
 8006a06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006a08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d106      	bne.n	8006a1c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	639a      	str	r2, [r3, #56]	; 0x38
 8006a1a:	e005      	b.n	8006a28 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d10b      	bne.n	8006a46 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f043 0206 	orr.w	r2, r3, #6
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	f043 0220 	orr.w	r2, r3, #32
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a52:	b004      	add	sp, #16
 8006a54:	4770      	bx	lr
	...

08006a58 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b087      	sub	sp, #28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	4613      	mov	r3, r2
 8006a64:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006a66:	79fb      	ldrb	r3, [r7, #7]
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d165      	bne.n	8006b38 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	4a41      	ldr	r2, [pc, #260]	; (8006b74 <USB_SetTurnaroundTime+0x11c>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d906      	bls.n	8006a82 <USB_SetTurnaroundTime+0x2a>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	4a40      	ldr	r2, [pc, #256]	; (8006b78 <USB_SetTurnaroundTime+0x120>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d202      	bcs.n	8006a82 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006a7c:	230f      	movs	r3, #15
 8006a7e:	617b      	str	r3, [r7, #20]
 8006a80:	e062      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	4a3c      	ldr	r2, [pc, #240]	; (8006b78 <USB_SetTurnaroundTime+0x120>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d306      	bcc.n	8006a98 <USB_SetTurnaroundTime+0x40>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	4a3b      	ldr	r2, [pc, #236]	; (8006b7c <USB_SetTurnaroundTime+0x124>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d202      	bcs.n	8006a98 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006a92:	230e      	movs	r3, #14
 8006a94:	617b      	str	r3, [r7, #20]
 8006a96:	e057      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	4a38      	ldr	r2, [pc, #224]	; (8006b7c <USB_SetTurnaroundTime+0x124>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d306      	bcc.n	8006aae <USB_SetTurnaroundTime+0x56>
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	4a37      	ldr	r2, [pc, #220]	; (8006b80 <USB_SetTurnaroundTime+0x128>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d202      	bcs.n	8006aae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006aa8:	230d      	movs	r3, #13
 8006aaa:	617b      	str	r3, [r7, #20]
 8006aac:	e04c      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	4a33      	ldr	r2, [pc, #204]	; (8006b80 <USB_SetTurnaroundTime+0x128>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d306      	bcc.n	8006ac4 <USB_SetTurnaroundTime+0x6c>
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	4a32      	ldr	r2, [pc, #200]	; (8006b84 <USB_SetTurnaroundTime+0x12c>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d802      	bhi.n	8006ac4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006abe:	230c      	movs	r3, #12
 8006ac0:	617b      	str	r3, [r7, #20]
 8006ac2:	e041      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	4a2f      	ldr	r2, [pc, #188]	; (8006b84 <USB_SetTurnaroundTime+0x12c>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d906      	bls.n	8006ada <USB_SetTurnaroundTime+0x82>
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	4a2e      	ldr	r2, [pc, #184]	; (8006b88 <USB_SetTurnaroundTime+0x130>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d802      	bhi.n	8006ada <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006ad4:	230b      	movs	r3, #11
 8006ad6:	617b      	str	r3, [r7, #20]
 8006ad8:	e036      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	4a2a      	ldr	r2, [pc, #168]	; (8006b88 <USB_SetTurnaroundTime+0x130>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d906      	bls.n	8006af0 <USB_SetTurnaroundTime+0x98>
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	4a29      	ldr	r2, [pc, #164]	; (8006b8c <USB_SetTurnaroundTime+0x134>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d802      	bhi.n	8006af0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006aea:	230a      	movs	r3, #10
 8006aec:	617b      	str	r3, [r7, #20]
 8006aee:	e02b      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	4a26      	ldr	r2, [pc, #152]	; (8006b8c <USB_SetTurnaroundTime+0x134>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d906      	bls.n	8006b06 <USB_SetTurnaroundTime+0xae>
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	4a25      	ldr	r2, [pc, #148]	; (8006b90 <USB_SetTurnaroundTime+0x138>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d202      	bcs.n	8006b06 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006b00:	2309      	movs	r3, #9
 8006b02:	617b      	str	r3, [r7, #20]
 8006b04:	e020      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	4a21      	ldr	r2, [pc, #132]	; (8006b90 <USB_SetTurnaroundTime+0x138>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d306      	bcc.n	8006b1c <USB_SetTurnaroundTime+0xc4>
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	4a20      	ldr	r2, [pc, #128]	; (8006b94 <USB_SetTurnaroundTime+0x13c>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d802      	bhi.n	8006b1c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006b16:	2308      	movs	r3, #8
 8006b18:	617b      	str	r3, [r7, #20]
 8006b1a:	e015      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4a1d      	ldr	r2, [pc, #116]	; (8006b94 <USB_SetTurnaroundTime+0x13c>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d906      	bls.n	8006b32 <USB_SetTurnaroundTime+0xda>
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	4a1c      	ldr	r2, [pc, #112]	; (8006b98 <USB_SetTurnaroundTime+0x140>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d202      	bcs.n	8006b32 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006b2c:	2307      	movs	r3, #7
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	e00a      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006b32:	2306      	movs	r3, #6
 8006b34:	617b      	str	r3, [r7, #20]
 8006b36:	e007      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006b38:	79fb      	ldrb	r3, [r7, #7]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d102      	bne.n	8006b44 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006b3e:	2309      	movs	r3, #9
 8006b40:	617b      	str	r3, [r7, #20]
 8006b42:	e001      	b.n	8006b48 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006b44:	2309      	movs	r3, #9
 8006b46:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	68da      	ldr	r2, [r3, #12]
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	029b      	lsls	r3, r3, #10
 8006b5c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006b60:	431a      	orrs	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b66:	2300      	movs	r3, #0
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	371c      	adds	r7, #28
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr
 8006b74:	00d8acbf 	.word	0x00d8acbf
 8006b78:	00e4e1c0 	.word	0x00e4e1c0
 8006b7c:	00f42400 	.word	0x00f42400
 8006b80:	01067380 	.word	0x01067380
 8006b84:	011a499f 	.word	0x011a499f
 8006b88:	01312cff 	.word	0x01312cff
 8006b8c:	014ca43f 	.word	0x014ca43f
 8006b90:	016e3600 	.word	0x016e3600
 8006b94:	01a6ab1f 	.word	0x01a6ab1f
 8006b98:	01e84800 	.word	0x01e84800

08006b9c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f043 0201 	orr.w	r2, r3, #1
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	370c      	adds	r7, #12
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr

08006bbe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006bbe:	b480      	push	{r7}
 8006bc0:	b083      	sub	sp, #12
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f023 0201 	bic.w	r2, r3, #1
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	460b      	mov	r3, r1
 8006bea:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d106      	bne.n	8006c0c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	60da      	str	r2, [r3, #12]
 8006c0a:	e00b      	b.n	8006c24 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d106      	bne.n	8006c20 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68db      	ldr	r3, [r3, #12]
 8006c16:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	60da      	str	r2, [r3, #12]
 8006c1e:	e001      	b.n	8006c24 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e003      	b.n	8006c2c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006c24:	2032      	movs	r0, #50	; 0x32
 8006c26:	f7fa f9bf 	bl	8000fa8 <HAL_Delay>

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006c34:	b084      	sub	sp, #16
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b086      	sub	sp, #24
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006c46:	2300      	movs	r3, #0
 8006c48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006c4e:	2300      	movs	r3, #0
 8006c50:	613b      	str	r3, [r7, #16]
 8006c52:	e009      	b.n	8006c68 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	3340      	adds	r3, #64	; 0x40
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	4413      	add	r3, r2
 8006c5e:	2200      	movs	r2, #0
 8006c60:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	3301      	adds	r3, #1
 8006c66:	613b      	str	r3, [r7, #16]
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	2b0e      	cmp	r3, #14
 8006c6c:	d9f2      	bls.n	8006c54 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006c6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d11c      	bne.n	8006cae <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006c82:	f043 0302 	orr.w	r3, r3, #2
 8006c86:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c8c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c98:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	639a      	str	r2, [r3, #56]	; 0x38
 8006cac:	e00b      	b.n	8006cc6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cbe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006ccc:	461a      	mov	r2, r3
 8006cce:	2300      	movs	r3, #0
 8006cd0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd8:	4619      	mov	r1, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	680b      	ldr	r3, [r1, #0]
 8006ce4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d10c      	bne.n	8006d06 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d104      	bne.n	8006cfc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006cf2:	2100      	movs	r1, #0
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f949 	bl	8006f8c <USB_SetDevSpeed>
 8006cfa:	e008      	b.n	8006d0e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006cfc:	2101      	movs	r1, #1
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 f944 	bl	8006f8c <USB_SetDevSpeed>
 8006d04:	e003      	b.n	8006d0e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006d06:	2103      	movs	r1, #3
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 f93f 	bl	8006f8c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006d0e:	2110      	movs	r1, #16
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 f8f3 	bl	8006efc <USB_FlushTxFifo>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f911 	bl	8006f48 <USB_FlushRxFifo>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d001      	beq.n	8006d30 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d36:	461a      	mov	r2, r3
 8006d38:	2300      	movs	r3, #0
 8006d3a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d42:	461a      	mov	r2, r3
 8006d44:	2300      	movs	r3, #0
 8006d46:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d4e:	461a      	mov	r2, r3
 8006d50:	2300      	movs	r3, #0
 8006d52:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d54:	2300      	movs	r3, #0
 8006d56:	613b      	str	r3, [r7, #16]
 8006d58:	e043      	b.n	8006de2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	015a      	lsls	r2, r3, #5
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	4413      	add	r3, r2
 8006d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d70:	d118      	bne.n	8006da4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10a      	bne.n	8006d8e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	015a      	lsls	r2, r3, #5
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d84:	461a      	mov	r2, r3
 8006d86:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d8a:	6013      	str	r3, [r2, #0]
 8006d8c:	e013      	b.n	8006db6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006da0:	6013      	str	r3, [r2, #0]
 8006da2:	e008      	b.n	8006db6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	015a      	lsls	r2, r3, #5
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	4413      	add	r3, r2
 8006dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006db0:	461a      	mov	r2, r3
 8006db2:	2300      	movs	r3, #0
 8006db4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	015a      	lsls	r2, r3, #5
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	015a      	lsls	r2, r3, #5
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4413      	add	r3, r2
 8006dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006dda:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	3301      	adds	r3, #1
 8006de0:	613b      	str	r3, [r7, #16]
 8006de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d3b7      	bcc.n	8006d5a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dea:	2300      	movs	r3, #0
 8006dec:	613b      	str	r3, [r7, #16]
 8006dee:	e043      	b.n	8006e78 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	015a      	lsls	r2, r3, #5
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	4413      	add	r3, r2
 8006df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e06:	d118      	bne.n	8006e3a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006e08:	693b      	ldr	r3, [r7, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d10a      	bne.n	8006e24 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006e0e:	693b      	ldr	r3, [r7, #16]
 8006e10:	015a      	lsls	r2, r3, #5
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006e20:	6013      	str	r3, [r2, #0]
 8006e22:	e013      	b.n	8006e4c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	015a      	lsls	r2, r3, #5
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e30:	461a      	mov	r2, r3
 8006e32:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006e36:	6013      	str	r3, [r2, #0]
 8006e38:	e008      	b.n	8006e4c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006e3a:	693b      	ldr	r3, [r7, #16]
 8006e3c:	015a      	lsls	r2, r3, #5
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	4413      	add	r3, r2
 8006e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e46:	461a      	mov	r2, r3
 8006e48:	2300      	movs	r3, #0
 8006e4a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	015a      	lsls	r2, r3, #5
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	4413      	add	r3, r2
 8006e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e58:	461a      	mov	r2, r3
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	015a      	lsls	r2, r3, #5
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4413      	add	r3, r2
 8006e66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006e70:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	3301      	adds	r3, #1
 8006e76:	613b      	str	r3, [r7, #16]
 8006e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d3b7      	bcc.n	8006df0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e92:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006ea0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d105      	bne.n	8006eb4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	f043 0210 	orr.w	r2, r3, #16
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	699a      	ldr	r2, [r3, #24]
 8006eb8:	4b0f      	ldr	r3, [pc, #60]	; (8006ef8 <USB_DevInit+0x2c4>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d005      	beq.n	8006ed2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	699b      	ldr	r3, [r3, #24]
 8006eca:	f043 0208 	orr.w	r2, r3, #8
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d107      	bne.n	8006ee8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	699b      	ldr	r3, [r3, #24]
 8006edc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ee0:	f043 0304 	orr.w	r3, r3, #4
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ef4:	b004      	add	sp, #16
 8006ef6:	4770      	bx	lr
 8006ef8:	803c3800 	.word	0x803c3800

08006efc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	019b      	lsls	r3, r3, #6
 8006f0e:	f043 0220 	orr.w	r2, r3, #32
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	60fb      	str	r3, [r7, #12]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	4a09      	ldr	r2, [pc, #36]	; (8006f44 <USB_FlushTxFifo+0x48>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d901      	bls.n	8006f28 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e006      	b.n	8006f36 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	f003 0320 	and.w	r3, r3, #32
 8006f30:	2b20      	cmp	r3, #32
 8006f32:	d0f0      	beq.n	8006f16 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
 8006f42:	bf00      	nop
 8006f44:	00030d40 	.word	0x00030d40

08006f48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006f50:	2300      	movs	r3, #0
 8006f52:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2210      	movs	r2, #16
 8006f58:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	3301      	adds	r3, #1
 8006f5e:	60fb      	str	r3, [r7, #12]
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	4a09      	ldr	r2, [pc, #36]	; (8006f88 <USB_FlushRxFifo+0x40>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d901      	bls.n	8006f6c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006f68:	2303      	movs	r3, #3
 8006f6a:	e006      	b.n	8006f7a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	f003 0310 	and.w	r3, r3, #16
 8006f74:	2b10      	cmp	r3, #16
 8006f76:	d0f0      	beq.n	8006f5a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	00030d40 	.word	0x00030d40

08006f8c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
 8006f94:	460b      	mov	r3, r1
 8006f96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	78fb      	ldrb	r3, [r7, #3]
 8006fa6:	68f9      	ldr	r1, [r7, #12]
 8006fa8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fac:	4313      	orrs	r3, r2
 8006fae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3714      	adds	r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbc:	4770      	bx	lr

08006fbe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b087      	sub	sp, #28
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f003 0306 	and.w	r3, r3, #6
 8006fd6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d102      	bne.n	8006fe4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	75fb      	strb	r3, [r7, #23]
 8006fe2:	e00a      	b.n	8006ffa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d002      	beq.n	8006ff0 <USB_GetDevSpeed+0x32>
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2b06      	cmp	r3, #6
 8006fee:	d102      	bne.n	8006ff6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006ff0:	2302      	movs	r3, #2
 8006ff2:	75fb      	strb	r3, [r7, #23]
 8006ff4:	e001      	b.n	8006ffa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006ff6:	230f      	movs	r3, #15
 8006ff8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	371c      	adds	r7, #28
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	781b      	ldrb	r3, [r3, #0]
 800701a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d13a      	bne.n	800709a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800702a:	69da      	ldr	r2, [r3, #28]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	f003 030f 	and.w	r3, r3, #15
 8007034:	2101      	movs	r1, #1
 8007036:	fa01 f303 	lsl.w	r3, r1, r3
 800703a:	b29b      	uxth	r3, r3
 800703c:	68f9      	ldr	r1, [r7, #12]
 800703e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007042:	4313      	orrs	r3, r2
 8007044:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4413      	add	r3, r2
 800704e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d155      	bne.n	8007108 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	015a      	lsls	r2, r3, #5
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4413      	add	r3, r2
 8007064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	78db      	ldrb	r3, [r3, #3]
 8007076:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007078:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	059b      	lsls	r3, r3, #22
 800707e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007080:	4313      	orrs	r3, r2
 8007082:	68ba      	ldr	r2, [r7, #8]
 8007084:	0151      	lsls	r1, r2, #5
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	440a      	add	r2, r1
 800708a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800708e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007096:	6013      	str	r3, [r2, #0]
 8007098:	e036      	b.n	8007108 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070a0:	69da      	ldr	r2, [r3, #28]
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	f003 030f 	and.w	r3, r3, #15
 80070aa:	2101      	movs	r1, #1
 80070ac:	fa01 f303 	lsl.w	r3, r1, r3
 80070b0:	041b      	lsls	r3, r3, #16
 80070b2:	68f9      	ldr	r1, [r7, #12]
 80070b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070b8:	4313      	orrs	r3, r2
 80070ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	015a      	lsls	r2, r3, #5
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	4413      	add	r3, r2
 80070c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d11a      	bne.n	8007108 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	015a      	lsls	r2, r3, #5
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	4413      	add	r3, r2
 80070da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	78db      	ldrb	r3, [r3, #3]
 80070ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80070ee:	430b      	orrs	r3, r1
 80070f0:	4313      	orrs	r3, r2
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	0151      	lsls	r1, r2, #5
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	440a      	add	r2, r1
 80070fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007106:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr
	...

08007118 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	785b      	ldrb	r3, [r3, #1]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d161      	bne.n	80071f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	015a      	lsls	r2, r3, #5
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	4413      	add	r3, r2
 800713c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007146:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800714a:	d11f      	bne.n	800718c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	015a      	lsls	r2, r3, #5
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4413      	add	r3, r2
 8007154:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	0151      	lsls	r1, r2, #5
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	440a      	add	r2, r1
 8007162:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007166:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800716a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	0151      	lsls	r1, r2, #5
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	440a      	add	r2, r1
 8007182:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007186:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800718a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	f003 030f 	and.w	r3, r3, #15
 800719c:	2101      	movs	r1, #1
 800719e:	fa01 f303 	lsl.w	r3, r1, r3
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	43db      	mvns	r3, r3
 80071a6:	68f9      	ldr	r1, [r7, #12]
 80071a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071ac:	4013      	ands	r3, r2
 80071ae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071b6:	69da      	ldr	r2, [r3, #28]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	f003 030f 	and.w	r3, r3, #15
 80071c0:	2101      	movs	r1, #1
 80071c2:	fa01 f303 	lsl.w	r3, r1, r3
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	43db      	mvns	r3, r3
 80071ca:	68f9      	ldr	r1, [r7, #12]
 80071cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071d0:	4013      	ands	r3, r2
 80071d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	0159      	lsls	r1, r3, #5
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	440b      	add	r3, r1
 80071ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071ee:	4619      	mov	r1, r3
 80071f0:	4b35      	ldr	r3, [pc, #212]	; (80072c8 <USB_DeactivateEndpoint+0x1b0>)
 80071f2:	4013      	ands	r3, r2
 80071f4:	600b      	str	r3, [r1, #0]
 80071f6:	e060      	b.n	80072ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	015a      	lsls	r2, r3, #5
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	4413      	add	r3, r2
 8007200:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800720a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800720e:	d11f      	bne.n	8007250 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	015a      	lsls	r2, r3, #5
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	4413      	add	r3, r2
 8007218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	68ba      	ldr	r2, [r7, #8]
 8007220:	0151      	lsls	r1, r2, #5
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	440a      	add	r2, r1
 8007226:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800722a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800722e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68ba      	ldr	r2, [r7, #8]
 8007240:	0151      	lsls	r1, r2, #5
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	440a      	add	r2, r1
 8007246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800724a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800724e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007256:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	f003 030f 	and.w	r3, r3, #15
 8007260:	2101      	movs	r1, #1
 8007262:	fa01 f303 	lsl.w	r3, r1, r3
 8007266:	041b      	lsls	r3, r3, #16
 8007268:	43db      	mvns	r3, r3
 800726a:	68f9      	ldr	r1, [r7, #12]
 800726c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007270:	4013      	ands	r3, r2
 8007272:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800727a:	69da      	ldr	r2, [r3, #28]
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	f003 030f 	and.w	r3, r3, #15
 8007284:	2101      	movs	r1, #1
 8007286:	fa01 f303 	lsl.w	r3, r1, r3
 800728a:	041b      	lsls	r3, r3, #16
 800728c:	43db      	mvns	r3, r3
 800728e:	68f9      	ldr	r1, [r7, #12]
 8007290:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007294:	4013      	ands	r3, r2
 8007296:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	0159      	lsls	r1, r3, #5
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	440b      	add	r3, r1
 80072ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b2:	4619      	mov	r1, r3
 80072b4:	4b05      	ldr	r3, [pc, #20]	; (80072cc <USB_DeactivateEndpoint+0x1b4>)
 80072b6:	4013      	ands	r3, r2
 80072b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3714      	adds	r7, #20
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	ec337800 	.word	0xec337800
 80072cc:	eff37800 	.word	0xeff37800

080072d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b08a      	sub	sp, #40	; 0x28
 80072d4:	af02      	add	r7, sp, #8
 80072d6:	60f8      	str	r0, [r7, #12]
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	4613      	mov	r3, r2
 80072dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	785b      	ldrb	r3, [r3, #1]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	f040 815c 	bne.w	80075aa <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d132      	bne.n	8007360 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	015a      	lsls	r2, r3, #5
 80072fe:	69fb      	ldr	r3, [r7, #28]
 8007300:	4413      	add	r3, r2
 8007302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	0151      	lsls	r1, r2, #5
 800730c:	69fa      	ldr	r2, [r7, #28]
 800730e:	440a      	add	r2, r1
 8007310:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007314:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007318:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800731c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	4413      	add	r3, r2
 8007326:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800732a:	691b      	ldr	r3, [r3, #16]
 800732c:	69ba      	ldr	r2, [r7, #24]
 800732e:	0151      	lsls	r1, r2, #5
 8007330:	69fa      	ldr	r2, [r7, #28]
 8007332:	440a      	add	r2, r1
 8007334:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007338:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800733c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	4413      	add	r3, r2
 8007346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	0151      	lsls	r1, r2, #5
 8007350:	69fa      	ldr	r2, [r7, #28]
 8007352:	440a      	add	r2, r1
 8007354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007358:	0cdb      	lsrs	r3, r3, #19
 800735a:	04db      	lsls	r3, r3, #19
 800735c:	6113      	str	r3, [r2, #16]
 800735e:	e074      	b.n	800744a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007360:	69bb      	ldr	r3, [r7, #24]
 8007362:	015a      	lsls	r2, r3, #5
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	4413      	add	r3, r2
 8007368:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	69ba      	ldr	r2, [r7, #24]
 8007370:	0151      	lsls	r1, r2, #5
 8007372:	69fa      	ldr	r2, [r7, #28]
 8007374:	440a      	add	r2, r1
 8007376:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800737a:	0cdb      	lsrs	r3, r3, #19
 800737c:	04db      	lsls	r3, r3, #19
 800737e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	015a      	lsls	r2, r3, #5
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	4413      	add	r3, r2
 8007388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	69ba      	ldr	r2, [r7, #24]
 8007390:	0151      	lsls	r1, r2, #5
 8007392:	69fa      	ldr	r2, [r7, #28]
 8007394:	440a      	add	r2, r1
 8007396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800739a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800739e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80073a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073b0:	691a      	ldr	r2, [r3, #16]
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	6959      	ldr	r1, [r3, #20]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	440b      	add	r3, r1
 80073bc:	1e59      	subs	r1, r3, #1
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80073c6:	04d9      	lsls	r1, r3, #19
 80073c8:	4b9d      	ldr	r3, [pc, #628]	; (8007640 <USB_EPStartXfer+0x370>)
 80073ca:	400b      	ands	r3, r1
 80073cc:	69b9      	ldr	r1, [r7, #24]
 80073ce:	0148      	lsls	r0, r1, #5
 80073d0:	69f9      	ldr	r1, [r7, #28]
 80073d2:	4401      	add	r1, r0
 80073d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80073d8:	4313      	orrs	r3, r2
 80073da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	015a      	lsls	r2, r3, #5
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	4413      	add	r3, r2
 80073e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e8:	691a      	ldr	r2, [r3, #16]
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073f2:	69b9      	ldr	r1, [r7, #24]
 80073f4:	0148      	lsls	r0, r1, #5
 80073f6:	69f9      	ldr	r1, [r7, #28]
 80073f8:	4401      	add	r1, r0
 80073fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80073fe:	4313      	orrs	r3, r2
 8007400:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	78db      	ldrb	r3, [r3, #3]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d11f      	bne.n	800744a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	015a      	lsls	r2, r3, #5
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	4413      	add	r3, r2
 8007412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	0151      	lsls	r1, r2, #5
 800741c:	69fa      	ldr	r2, [r7, #28]
 800741e:	440a      	add	r2, r1
 8007420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007424:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007428:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800742a:	69bb      	ldr	r3, [r7, #24]
 800742c:	015a      	lsls	r2, r3, #5
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	4413      	add	r3, r2
 8007432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	69ba      	ldr	r2, [r7, #24]
 800743a:	0151      	lsls	r1, r2, #5
 800743c:	69fa      	ldr	r2, [r7, #28]
 800743e:	440a      	add	r2, r1
 8007440:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007444:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007448:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800744a:	79fb      	ldrb	r3, [r7, #7]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d14b      	bne.n	80074e8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	691b      	ldr	r3, [r3, #16]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d009      	beq.n	800746c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007458:	69bb      	ldr	r3, [r7, #24]
 800745a:	015a      	lsls	r2, r3, #5
 800745c:	69fb      	ldr	r3, [r7, #28]
 800745e:	4413      	add	r3, r2
 8007460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007464:	461a      	mov	r2, r3
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	78db      	ldrb	r3, [r3, #3]
 8007470:	2b01      	cmp	r3, #1
 8007472:	d128      	bne.n	80074c6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007480:	2b00      	cmp	r3, #0
 8007482:	d110      	bne.n	80074a6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	015a      	lsls	r2, r3, #5
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	4413      	add	r3, r2
 800748c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	69ba      	ldr	r2, [r7, #24]
 8007494:	0151      	lsls	r1, r2, #5
 8007496:	69fa      	ldr	r2, [r7, #28]
 8007498:	440a      	add	r2, r1
 800749a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800749e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80074a2:	6013      	str	r3, [r2, #0]
 80074a4:	e00f      	b.n	80074c6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	015a      	lsls	r2, r3, #5
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	4413      	add	r3, r2
 80074ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	69ba      	ldr	r2, [r7, #24]
 80074b6:	0151      	lsls	r1, r2, #5
 80074b8:	69fa      	ldr	r2, [r7, #28]
 80074ba:	440a      	add	r2, r1
 80074bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074c4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	015a      	lsls	r2, r3, #5
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	4413      	add	r3, r2
 80074ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	69ba      	ldr	r2, [r7, #24]
 80074d6:	0151      	lsls	r1, r2, #5
 80074d8:	69fa      	ldr	r2, [r7, #28]
 80074da:	440a      	add	r2, r1
 80074dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80074e4:	6013      	str	r3, [r2, #0]
 80074e6:	e12f      	b.n	8007748 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	015a      	lsls	r2, r3, #5
 80074ec:	69fb      	ldr	r3, [r7, #28]
 80074ee:	4413      	add	r3, r2
 80074f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	69ba      	ldr	r2, [r7, #24]
 80074f8:	0151      	lsls	r1, r2, #5
 80074fa:	69fa      	ldr	r2, [r7, #28]
 80074fc:	440a      	add	r2, r1
 80074fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007502:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007506:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	78db      	ldrb	r3, [r3, #3]
 800750c:	2b01      	cmp	r3, #1
 800750e:	d015      	beq.n	800753c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	695b      	ldr	r3, [r3, #20]
 8007514:	2b00      	cmp	r3, #0
 8007516:	f000 8117 	beq.w	8007748 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007520:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	f003 030f 	and.w	r3, r3, #15
 800752a:	2101      	movs	r1, #1
 800752c:	fa01 f303 	lsl.w	r3, r1, r3
 8007530:	69f9      	ldr	r1, [r7, #28]
 8007532:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007536:	4313      	orrs	r3, r2
 8007538:	634b      	str	r3, [r1, #52]	; 0x34
 800753a:	e105      	b.n	8007748 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007548:	2b00      	cmp	r3, #0
 800754a:	d110      	bne.n	800756e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	69ba      	ldr	r2, [r7, #24]
 800755c:	0151      	lsls	r1, r2, #5
 800755e:	69fa      	ldr	r2, [r7, #28]
 8007560:	440a      	add	r2, r1
 8007562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007566:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800756a:	6013      	str	r3, [r2, #0]
 800756c:	e00f      	b.n	800758e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800756e:	69bb      	ldr	r3, [r7, #24]
 8007570:	015a      	lsls	r2, r3, #5
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	4413      	add	r3, r2
 8007576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	69ba      	ldr	r2, [r7, #24]
 800757e:	0151      	lsls	r1, r2, #5
 8007580:	69fa      	ldr	r2, [r7, #28]
 8007582:	440a      	add	r2, r1
 8007584:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800758c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800758e:	68bb      	ldr	r3, [r7, #8]
 8007590:	68d9      	ldr	r1, [r3, #12]
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	781a      	ldrb	r2, [r3, #0]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	695b      	ldr	r3, [r3, #20]
 800759a:	b298      	uxth	r0, r3
 800759c:	79fb      	ldrb	r3, [r7, #7]
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	4603      	mov	r3, r0
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 fa2b 	bl	80079fe <USB_WritePacket>
 80075a8:	e0ce      	b.n	8007748 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	015a      	lsls	r2, r3, #5
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	0151      	lsls	r1, r2, #5
 80075bc:	69fa      	ldr	r2, [r7, #28]
 80075be:	440a      	add	r2, r1
 80075c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075c4:	0cdb      	lsrs	r3, r3, #19
 80075c6:	04db      	lsls	r3, r3, #19
 80075c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	015a      	lsls	r2, r3, #5
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	4413      	add	r3, r2
 80075d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d6:	691b      	ldr	r3, [r3, #16]
 80075d8:	69ba      	ldr	r2, [r7, #24]
 80075da:	0151      	lsls	r1, r2, #5
 80075dc:	69fa      	ldr	r2, [r7, #28]
 80075de:	440a      	add	r2, r1
 80075e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80075e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80075ec:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	695b      	ldr	r3, [r3, #20]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d126      	bne.n	8007644 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007602:	691a      	ldr	r2, [r3, #16]
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800760c:	69b9      	ldr	r1, [r7, #24]
 800760e:	0148      	lsls	r0, r1, #5
 8007610:	69f9      	ldr	r1, [r7, #28]
 8007612:	4401      	add	r1, r0
 8007614:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007618:	4313      	orrs	r3, r2
 800761a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	015a      	lsls	r2, r3, #5
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	4413      	add	r3, r2
 8007624:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	69ba      	ldr	r2, [r7, #24]
 800762c:	0151      	lsls	r1, r2, #5
 800762e:	69fa      	ldr	r2, [r7, #28]
 8007630:	440a      	add	r2, r1
 8007632:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007636:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800763a:	6113      	str	r3, [r2, #16]
 800763c:	e036      	b.n	80076ac <USB_EPStartXfer+0x3dc>
 800763e:	bf00      	nop
 8007640:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	695a      	ldr	r2, [r3, #20]
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	4413      	add	r3, r2
 800764e:	1e5a      	subs	r2, r3, #1
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	fbb2 f3f3 	udiv	r3, r2, r3
 8007658:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800765a:	69bb      	ldr	r3, [r7, #24]
 800765c:	015a      	lsls	r2, r3, #5
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	4413      	add	r3, r2
 8007662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007666:	691a      	ldr	r2, [r3, #16]
 8007668:	8afb      	ldrh	r3, [r7, #22]
 800766a:	04d9      	lsls	r1, r3, #19
 800766c:	4b39      	ldr	r3, [pc, #228]	; (8007754 <USB_EPStartXfer+0x484>)
 800766e:	400b      	ands	r3, r1
 8007670:	69b9      	ldr	r1, [r7, #24]
 8007672:	0148      	lsls	r0, r1, #5
 8007674:	69f9      	ldr	r1, [r7, #28]
 8007676:	4401      	add	r1, r0
 8007678:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800767c:	4313      	orrs	r3, r2
 800767e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	015a      	lsls	r2, r3, #5
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	4413      	add	r3, r2
 8007688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800768c:	691a      	ldr	r2, [r3, #16]
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	8af9      	ldrh	r1, [r7, #22]
 8007694:	fb01 f303 	mul.w	r3, r1, r3
 8007698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800769c:	69b9      	ldr	r1, [r7, #24]
 800769e:	0148      	lsls	r0, r1, #5
 80076a0:	69f9      	ldr	r1, [r7, #28]
 80076a2:	4401      	add	r1, r0
 80076a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80076a8:	4313      	orrs	r3, r2
 80076aa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d10d      	bne.n	80076ce <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d009      	beq.n	80076ce <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	68d9      	ldr	r1, [r3, #12]
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ca:	460a      	mov	r2, r1
 80076cc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	78db      	ldrb	r3, [r3, #3]
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d128      	bne.n	8007728 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076d6:	69fb      	ldr	r3, [r7, #28]
 80076d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d110      	bne.n	8007708 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	015a      	lsls	r2, r3, #5
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	4413      	add	r3, r2
 80076ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	69ba      	ldr	r2, [r7, #24]
 80076f6:	0151      	lsls	r1, r2, #5
 80076f8:	69fa      	ldr	r2, [r7, #28]
 80076fa:	440a      	add	r2, r1
 80076fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007700:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007704:	6013      	str	r3, [r2, #0]
 8007706:	e00f      	b.n	8007728 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	015a      	lsls	r2, r3, #5
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	4413      	add	r3, r2
 8007710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	69ba      	ldr	r2, [r7, #24]
 8007718:	0151      	lsls	r1, r2, #5
 800771a:	69fa      	ldr	r2, [r7, #28]
 800771c:	440a      	add	r2, r1
 800771e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007726:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	015a      	lsls	r2, r3, #5
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	4413      	add	r3, r2
 8007730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	69ba      	ldr	r2, [r7, #24]
 8007738:	0151      	lsls	r1, r2, #5
 800773a:	69fa      	ldr	r2, [r7, #28]
 800773c:	440a      	add	r2, r1
 800773e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007742:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007746:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	3720      	adds	r7, #32
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	1ff80000 	.word	0x1ff80000

08007758 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	4613      	mov	r3, r2
 8007764:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	785b      	ldrb	r3, [r3, #1]
 8007774:	2b01      	cmp	r3, #1
 8007776:	f040 80cd 	bne.w	8007914 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d132      	bne.n	80077e8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	015a      	lsls	r2, r3, #5
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800778e:	691b      	ldr	r3, [r3, #16]
 8007790:	693a      	ldr	r2, [r7, #16]
 8007792:	0151      	lsls	r1, r2, #5
 8007794:	697a      	ldr	r2, [r7, #20]
 8007796:	440a      	add	r2, r1
 8007798:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800779c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80077a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077b2:	691b      	ldr	r3, [r3, #16]
 80077b4:	693a      	ldr	r2, [r7, #16]
 80077b6:	0151      	lsls	r1, r2, #5
 80077b8:	697a      	ldr	r2, [r7, #20]
 80077ba:	440a      	add	r2, r1
 80077bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	015a      	lsls	r2, r3, #5
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	4413      	add	r3, r2
 80077ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	693a      	ldr	r2, [r7, #16]
 80077d6:	0151      	lsls	r1, r2, #5
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	440a      	add	r2, r1
 80077dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077e0:	0cdb      	lsrs	r3, r3, #19
 80077e2:	04db      	lsls	r3, r3, #19
 80077e4:	6113      	str	r3, [r2, #16]
 80077e6:	e04e      	b.n	8007886 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	015a      	lsls	r2, r3, #5
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	4413      	add	r3, r2
 80077f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	693a      	ldr	r2, [r7, #16]
 80077f8:	0151      	lsls	r1, r2, #5
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	440a      	add	r2, r1
 80077fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007802:	0cdb      	lsrs	r3, r3, #19
 8007804:	04db      	lsls	r3, r3, #19
 8007806:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	4413      	add	r3, r2
 8007810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	693a      	ldr	r2, [r7, #16]
 8007818:	0151      	lsls	r1, r2, #5
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	440a      	add	r2, r1
 800781e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007822:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007826:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800782a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	695a      	ldr	r2, [r3, #20]
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	429a      	cmp	r2, r3
 8007836:	d903      	bls.n	8007840 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	689a      	ldr	r2, [r3, #8]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	015a      	lsls	r2, r3, #5
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	4413      	add	r3, r2
 8007848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	693a      	ldr	r2, [r7, #16]
 8007850:	0151      	lsls	r1, r2, #5
 8007852:	697a      	ldr	r2, [r7, #20]
 8007854:	440a      	add	r2, r1
 8007856:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800785a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800785e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	015a      	lsls	r2, r3, #5
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	4413      	add	r3, r2
 8007868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800786c:	691a      	ldr	r2, [r3, #16]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007876:	6939      	ldr	r1, [r7, #16]
 8007878:	0148      	lsls	r0, r1, #5
 800787a:	6979      	ldr	r1, [r7, #20]
 800787c:	4401      	add	r1, r0
 800787e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007882:	4313      	orrs	r3, r2
 8007884:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007886:	79fb      	ldrb	r3, [r7, #7]
 8007888:	2b01      	cmp	r3, #1
 800788a:	d11e      	bne.n	80078ca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d009      	beq.n	80078a8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007894:	693b      	ldr	r3, [r7, #16]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078a0:	461a      	mov	r2, r3
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	015a      	lsls	r2, r3, #5
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	4413      	add	r3, r2
 80078b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	693a      	ldr	r2, [r7, #16]
 80078b8:	0151      	lsls	r1, r2, #5
 80078ba:	697a      	ldr	r2, [r7, #20]
 80078bc:	440a      	add	r2, r1
 80078be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80078c6:	6013      	str	r3, [r2, #0]
 80078c8:	e092      	b.n	80079f0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	015a      	lsls	r2, r3, #5
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	4413      	add	r3, r2
 80078d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	0151      	lsls	r1, r2, #5
 80078dc:	697a      	ldr	r2, [r7, #20]
 80078de:	440a      	add	r2, r1
 80078e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078e4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80078e8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d07e      	beq.n	80079f0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	781b      	ldrb	r3, [r3, #0]
 80078fe:	f003 030f 	and.w	r3, r3, #15
 8007902:	2101      	movs	r1, #1
 8007904:	fa01 f303 	lsl.w	r3, r1, r3
 8007908:	6979      	ldr	r1, [r7, #20]
 800790a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800790e:	4313      	orrs	r3, r2
 8007910:	634b      	str	r3, [r1, #52]	; 0x34
 8007912:	e06d      	b.n	80079f0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	4413      	add	r3, r2
 800791c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	693a      	ldr	r2, [r7, #16]
 8007924:	0151      	lsls	r1, r2, #5
 8007926:	697a      	ldr	r2, [r7, #20]
 8007928:	440a      	add	r2, r1
 800792a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800792e:	0cdb      	lsrs	r3, r3, #19
 8007930:	04db      	lsls	r3, r3, #19
 8007932:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	4413      	add	r3, r2
 800793c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	693a      	ldr	r2, [r7, #16]
 8007944:	0151      	lsls	r1, r2, #5
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	440a      	add	r2, r1
 800794a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800794e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007952:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007956:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	695b      	ldr	r3, [r3, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	689a      	ldr	r2, [r3, #8]
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	015a      	lsls	r2, r3, #5
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	4413      	add	r3, r2
 8007970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	0151      	lsls	r1, r2, #5
 800797a:	697a      	ldr	r2, [r7, #20]
 800797c:	440a      	add	r2, r1
 800797e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007982:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007986:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	4413      	add	r3, r2
 8007990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007994:	691a      	ldr	r2, [r3, #16]
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800799e:	6939      	ldr	r1, [r7, #16]
 80079a0:	0148      	lsls	r0, r1, #5
 80079a2:	6979      	ldr	r1, [r7, #20]
 80079a4:	4401      	add	r1, r0
 80079a6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80079aa:	4313      	orrs	r3, r2
 80079ac:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80079ae:	79fb      	ldrb	r3, [r7, #7]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d10d      	bne.n	80079d0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d009      	beq.n	80079d0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	68d9      	ldr	r1, [r3, #12]
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	015a      	lsls	r2, r3, #5
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	4413      	add	r3, r2
 80079c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079cc:	460a      	mov	r2, r1
 80079ce:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	015a      	lsls	r2, r3, #5
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	4413      	add	r3, r2
 80079d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	693a      	ldr	r2, [r7, #16]
 80079e0:	0151      	lsls	r1, r2, #5
 80079e2:	697a      	ldr	r2, [r7, #20]
 80079e4:	440a      	add	r2, r1
 80079e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80079ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	371c      	adds	r7, #28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b089      	sub	sp, #36	; 0x24
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	60f8      	str	r0, [r7, #12]
 8007a06:	60b9      	str	r1, [r7, #8]
 8007a08:	4611      	mov	r1, r2
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	460b      	mov	r3, r1
 8007a0e:	71fb      	strb	r3, [r7, #7]
 8007a10:	4613      	mov	r3, r2
 8007a12:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007a1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d11a      	bne.n	8007a5a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a24:	88bb      	ldrh	r3, [r7, #4]
 8007a26:	3303      	adds	r3, #3
 8007a28:	089b      	lsrs	r3, r3, #2
 8007a2a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	61bb      	str	r3, [r7, #24]
 8007a30:	e00f      	b.n	8007a52 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a32:	79fb      	ldrb	r3, [r7, #7]
 8007a34:	031a      	lsls	r2, r3, #12
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a3e:	461a      	mov	r2, r3
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007a46:	69fb      	ldr	r3, [r7, #28]
 8007a48:	3304      	adds	r3, #4
 8007a4a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	61bb      	str	r3, [r7, #24]
 8007a52:	69ba      	ldr	r2, [r7, #24]
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d3eb      	bcc.n	8007a32 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3724      	adds	r7, #36	; 0x24
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b089      	sub	sp, #36	; 0x24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	60f8      	str	r0, [r7, #12]
 8007a70:	60b9      	str	r1, [r7, #8]
 8007a72:	4613      	mov	r3, r2
 8007a74:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007a7e:	88fb      	ldrh	r3, [r7, #6]
 8007a80:	3303      	adds	r3, #3
 8007a82:	089b      	lsrs	r3, r3, #2
 8007a84:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8007a86:	2300      	movs	r3, #0
 8007a88:	61bb      	str	r3, [r7, #24]
 8007a8a:	e00b      	b.n	8007aa4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	601a      	str	r2, [r3, #0]
    pDest++;
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007a9e:	69bb      	ldr	r3, [r7, #24]
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	61bb      	str	r3, [r7, #24]
 8007aa4:	69ba      	ldr	r2, [r7, #24]
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d3ef      	bcc.n	8007a8c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007aac:	69fb      	ldr	r3, [r7, #28]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3724      	adds	r7, #36	; 0x24
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr

08007aba <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b085      	sub	sp, #20
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
 8007ac2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	785b      	ldrb	r3, [r3, #1]
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d12c      	bne.n	8007b30 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	015a      	lsls	r2, r3, #5
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	4413      	add	r3, r2
 8007ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	db12      	blt.n	8007b0e <USB_EPSetStall+0x54>
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00f      	beq.n	8007b0e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	015a      	lsls	r2, r3, #5
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4413      	add	r3, r2
 8007af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	0151      	lsls	r1, r2, #5
 8007b00:	68fa      	ldr	r2, [r7, #12]
 8007b02:	440a      	add	r2, r1
 8007b04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b0c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	015a      	lsls	r2, r3, #5
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	4413      	add	r3, r2
 8007b16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68ba      	ldr	r2, [r7, #8]
 8007b1e:	0151      	lsls	r1, r2, #5
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	440a      	add	r2, r1
 8007b24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b2c:	6013      	str	r3, [r2, #0]
 8007b2e:	e02b      	b.n	8007b88 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	015a      	lsls	r2, r3, #5
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	4413      	add	r3, r2
 8007b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	db12      	blt.n	8007b68 <USB_EPSetStall+0xae>
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00f      	beq.n	8007b68 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	015a      	lsls	r2, r3, #5
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	4413      	add	r3, r2
 8007b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	68ba      	ldr	r2, [r7, #8]
 8007b58:	0151      	lsls	r1, r2, #5
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	440a      	add	r2, r1
 8007b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b62:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007b66:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	015a      	lsls	r2, r3, #5
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	0151      	lsls	r1, r2, #5
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	440a      	add	r2, r1
 8007b7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007b82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007b86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007b96:	b480      	push	{r7}
 8007b98:	b085      	sub	sp, #20
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
 8007b9e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	781b      	ldrb	r3, [r3, #0]
 8007ba8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	785b      	ldrb	r3, [r3, #1]
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	d128      	bne.n	8007c04 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	015a      	lsls	r2, r3, #5
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	4413      	add	r3, r2
 8007bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	0151      	lsls	r1, r2, #5
 8007bc4:	68fa      	ldr	r2, [r7, #12]
 8007bc6:	440a      	add	r2, r1
 8007bc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bcc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007bd0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	78db      	ldrb	r3, [r3, #3]
 8007bd6:	2b03      	cmp	r3, #3
 8007bd8:	d003      	beq.n	8007be2 <USB_EPClearStall+0x4c>
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	78db      	ldrb	r3, [r3, #3]
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d138      	bne.n	8007c54 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	015a      	lsls	r2, r3, #5
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	4413      	add	r3, r2
 8007bea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	0151      	lsls	r1, r2, #5
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	440a      	add	r2, r1
 8007bf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c00:	6013      	str	r3, [r2, #0]
 8007c02:	e027      	b.n	8007c54 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	015a      	lsls	r2, r3, #5
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68ba      	ldr	r2, [r7, #8]
 8007c14:	0151      	lsls	r1, r2, #5
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	440a      	add	r2, r1
 8007c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c22:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	78db      	ldrb	r3, [r3, #3]
 8007c28:	2b03      	cmp	r3, #3
 8007c2a:	d003      	beq.n	8007c34 <USB_EPClearStall+0x9e>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	78db      	ldrb	r3, [r3, #3]
 8007c30:	2b02      	cmp	r3, #2
 8007c32:	d10f      	bne.n	8007c54 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	015a      	lsls	r2, r3, #5
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	0151      	lsls	r1, r2, #5
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	440a      	add	r2, r1
 8007c4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c52:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007c54:	2300      	movs	r3, #0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3714      	adds	r7, #20
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c60:	4770      	bx	lr

08007c62 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007c62:	b480      	push	{r7}
 8007c64:	b085      	sub	sp, #20
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	68fa      	ldr	r2, [r7, #12]
 8007c7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c80:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007c84:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	78fb      	ldrb	r3, [r7, #3]
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007c96:	68f9      	ldr	r1, [r7, #12]
 8007c98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3714      	adds	r7, #20
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr

08007cae <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007cae:	b480      	push	{r7}
 8007cb0:	b085      	sub	sp, #20
 8007cb2:	af00      	add	r7, sp, #0
 8007cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007cc8:	f023 0303 	bic.w	r3, r3, #3
 8007ccc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007cdc:	f023 0302 	bic.w	r3, r3, #2
 8007ce0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b085      	sub	sp, #20
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007d0a:	f023 0303 	bic.w	r3, r3, #3
 8007d0e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d1e:	f043 0302 	orr.w	r3, r3, #2
 8007d22:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007d32:	b480      	push	{r7}
 8007d34:	b085      	sub	sp, #20
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	699b      	ldr	r3, [r3, #24]
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	4013      	ands	r3, r2
 8007d48:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3714      	adds	r7, #20
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr

08007d58 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d6a:	699b      	ldr	r3, [r3, #24]
 8007d6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	68ba      	ldr	r2, [r7, #8]
 8007d78:	4013      	ands	r3, r2
 8007d7a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	0c1b      	lsrs	r3, r3, #16
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3714      	adds	r7, #20
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007da8:	69db      	ldr	r3, [r3, #28]
 8007daa:	68ba      	ldr	r2, [r7, #8]
 8007dac:	4013      	ands	r3, r2
 8007dae:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	b29b      	uxth	r3, r3
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b085      	sub	sp, #20
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
 8007dc8:	460b      	mov	r3, r1
 8007dca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007dd0:	78fb      	ldrb	r3, [r7, #3]
 8007dd2:	015a      	lsls	r2, r3, #5
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	4413      	add	r3, r2
 8007dd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ddc:	689b      	ldr	r3, [r3, #8]
 8007dde:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007de6:	695b      	ldr	r3, [r3, #20]
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	4013      	ands	r3, r2
 8007dec:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007dee:	68bb      	ldr	r3, [r7, #8]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3714      	adds	r7, #20
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	460b      	mov	r3, r1
 8007e06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e1e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007e20:	78fb      	ldrb	r3, [r7, #3]
 8007e22:	f003 030f 	and.w	r3, r3, #15
 8007e26:	68fa      	ldr	r2, [r7, #12]
 8007e28:	fa22 f303 	lsr.w	r3, r2, r3
 8007e2c:	01db      	lsls	r3, r3, #7
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	693a      	ldr	r2, [r7, #16]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007e36:	78fb      	ldrb	r3, [r7, #3]
 8007e38:	015a      	lsls	r2, r3, #5
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	4413      	add	r3, r2
 8007e3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	693a      	ldr	r2, [r7, #16]
 8007e46:	4013      	ands	r3, r2
 8007e48:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007e4a:	68bb      	ldr	r3, [r7, #8]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	371c      	adds	r7, #28
 8007e50:	46bd      	mov	sp, r7
 8007e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b083      	sub	sp, #12
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	695b      	ldr	r3, [r3, #20]
 8007e64:	f003 0301 	and.w	r3, r3, #1
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	370c      	adds	r7, #12
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e72:	4770      	bx	lr

08007e74 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b085      	sub	sp, #20
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007e8e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007e92:	f023 0307 	bic.w	r3, r3, #7
 8007e96:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eaa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
	...

08007ebc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b087      	sub	sp, #28
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	607a      	str	r2, [r7, #4]
 8007ec8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	333c      	adds	r3, #60	; 0x3c
 8007ed2:	3304      	adds	r3, #4
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	4a26      	ldr	r2, [pc, #152]	; (8007f74 <USB_EP0_OutStart+0xb8>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d90a      	bls.n	8007ef6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007eec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007ef0:	d101      	bne.n	8007ef6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e037      	b.n	8007f66 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007efc:	461a      	mov	r2, r3
 8007efe:	2300      	movs	r3, #0
 8007f00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	697a      	ldr	r2, [r7, #20]
 8007f0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	697a      	ldr	r2, [r7, #20]
 8007f20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f24:	f043 0318 	orr.w	r3, r3, #24
 8007f28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	697a      	ldr	r2, [r7, #20]
 8007f34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f38:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007f3c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007f3e:	7afb      	ldrb	r3, [r7, #11]
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d10f      	bne.n	8007f64 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007f5e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007f62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	371c      	adds	r7, #28
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	4f54300a 	.word	0x4f54300a

08007f78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b085      	sub	sp, #20
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007f80:	2300      	movs	r3, #0
 8007f82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	3301      	adds	r3, #1
 8007f88:	60fb      	str	r3, [r7, #12]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	4a13      	ldr	r2, [pc, #76]	; (8007fdc <USB_CoreReset+0x64>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d901      	bls.n	8007f96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e01b      	b.n	8007fce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	daf2      	bge.n	8007f84 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	691b      	ldr	r3, [r3, #16]
 8007fa6:	f043 0201 	orr.w	r2, r3, #1
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	4a09      	ldr	r2, [pc, #36]	; (8007fdc <USB_CoreReset+0x64>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d901      	bls.n	8007fc0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e006      	b.n	8007fce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	f003 0301 	and.w	r3, r3, #1
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d0f0      	beq.n	8007fae <USB_CoreReset+0x36>

  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3714      	adds	r7, #20
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop
 8007fdc:	00030d40 	.word	0x00030d40

08007fe0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
 8007fe8:	460b      	mov	r3, r1
 8007fea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007fec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007ff0:	f009 ffb2 	bl	8011f58 <USBD_static_malloc>
 8007ff4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d105      	bne.n	8008008 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008004:	2302      	movs	r3, #2
 8008006:	e066      	b.n	80080d6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	7c1b      	ldrb	r3, [r3, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d119      	bne.n	800804c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008018:	f44f 7300 	mov.w	r3, #512	; 0x200
 800801c:	2202      	movs	r2, #2
 800801e:	2181      	movs	r1, #129	; 0x81
 8008020:	6878      	ldr	r0, [r7, #4]
 8008022:	f009 fe76 	bl	8011d12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800802c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008030:	2202      	movs	r2, #2
 8008032:	2101      	movs	r1, #1
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f009 fe6c 	bl	8011d12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2210      	movs	r2, #16
 8008046:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800804a:	e016      	b.n	800807a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800804c:	2340      	movs	r3, #64	; 0x40
 800804e:	2202      	movs	r2, #2
 8008050:	2181      	movs	r1, #129	; 0x81
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f009 fe5d 	bl	8011d12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800805e:	2340      	movs	r3, #64	; 0x40
 8008060:	2202      	movs	r2, #2
 8008062:	2101      	movs	r1, #1
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f009 fe54 	bl	8011d12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2210      	movs	r2, #16
 8008076:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800807a:	2308      	movs	r3, #8
 800807c:	2203      	movs	r2, #3
 800807e:	2182      	movs	r1, #130	; 0x82
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f009 fe46 	bl	8011d12 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2201      	movs	r2, #1
 800808a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	7c1b      	ldrb	r3, [r3, #16]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d109      	bne.n	80080c4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80080b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080ba:	2101      	movs	r1, #1
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f009 ff17 	bl	8011ef0 <USBD_LL_PrepareReceive>
 80080c2:	e007      	b.n	80080d4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80080ca:	2340      	movs	r3, #64	; 0x40
 80080cc:	2101      	movs	r1, #1
 80080ce:	6878      	ldr	r0, [r7, #4]
 80080d0:	f009 ff0e 	bl	8011ef0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80080d4:	2300      	movs	r3, #0
}
 80080d6:	4618      	mov	r0, r3
 80080d8:	3710      	adds	r7, #16
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b082      	sub	sp, #8
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
 80080e6:	460b      	mov	r3, r1
 80080e8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80080ea:	2181      	movs	r1, #129	; 0x81
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f009 fe36 	bl	8011d5e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80080f8:	2101      	movs	r1, #1
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f009 fe2f 	bl	8011d5e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008108:	2182      	movs	r1, #130	; 0x82
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f009 fe27 	bl	8011d5e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00e      	beq.n	8008148 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800813a:	4618      	mov	r0, r3
 800813c:	f009 ff1a 	bl	8011f74 <USBD_static_free>
    pdev->pClassData = NULL;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3708      	adds	r7, #8
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b086      	sub	sp, #24
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008164:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008166:	2300      	movs	r3, #0
 8008168:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800816a:	2300      	movs	r3, #0
 800816c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800816e:	2300      	movs	r3, #0
 8008170:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8008178:	2303      	movs	r3, #3
 800817a:	e0af      	b.n	80082dc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008184:	2b00      	cmp	r3, #0
 8008186:	d03f      	beq.n	8008208 <USBD_CDC_Setup+0xb4>
 8008188:	2b20      	cmp	r3, #32
 800818a:	f040 809f 	bne.w	80082cc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	88db      	ldrh	r3, [r3, #6]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d02e      	beq.n	80081f4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	781b      	ldrb	r3, [r3, #0]
 800819a:	b25b      	sxtb	r3, r3
 800819c:	2b00      	cmp	r3, #0
 800819e:	da16      	bge.n	80081ce <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081a6:	689b      	ldr	r3, [r3, #8]
 80081a8:	683a      	ldr	r2, [r7, #0]
 80081aa:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80081ac:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081ae:	683a      	ldr	r2, [r7, #0]
 80081b0:	88d2      	ldrh	r2, [r2, #6]
 80081b2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	88db      	ldrh	r3, [r3, #6]
 80081b8:	2b07      	cmp	r3, #7
 80081ba:	bf28      	it	cs
 80081bc:	2307      	movcs	r3, #7
 80081be:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	89fa      	ldrh	r2, [r7, #14]
 80081c4:	4619      	mov	r1, r3
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f001 fb19 	bl	80097fe <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80081cc:	e085      	b.n	80082da <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	785a      	ldrb	r2, [r3, #1]
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	88db      	ldrh	r3, [r3, #6]
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80081e4:	6939      	ldr	r1, [r7, #16]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	88db      	ldrh	r3, [r3, #6]
 80081ea:	461a      	mov	r2, r3
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f001 fb32 	bl	8009856 <USBD_CtlPrepareRx>
      break;
 80081f2:	e072      	b.n	80082da <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081fa:	689b      	ldr	r3, [r3, #8]
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	7850      	ldrb	r0, [r2, #1]
 8008200:	2200      	movs	r2, #0
 8008202:	6839      	ldr	r1, [r7, #0]
 8008204:	4798      	blx	r3
      break;
 8008206:	e068      	b.n	80082da <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	785b      	ldrb	r3, [r3, #1]
 800820c:	2b0b      	cmp	r3, #11
 800820e:	d852      	bhi.n	80082b6 <USBD_CDC_Setup+0x162>
 8008210:	a201      	add	r2, pc, #4	; (adr r2, 8008218 <USBD_CDC_Setup+0xc4>)
 8008212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008216:	bf00      	nop
 8008218:	08008249 	.word	0x08008249
 800821c:	080082c5 	.word	0x080082c5
 8008220:	080082b7 	.word	0x080082b7
 8008224:	080082b7 	.word	0x080082b7
 8008228:	080082b7 	.word	0x080082b7
 800822c:	080082b7 	.word	0x080082b7
 8008230:	080082b7 	.word	0x080082b7
 8008234:	080082b7 	.word	0x080082b7
 8008238:	080082b7 	.word	0x080082b7
 800823c:	080082b7 	.word	0x080082b7
 8008240:	08008273 	.word	0x08008273
 8008244:	0800829d 	.word	0x0800829d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800824e:	b2db      	uxtb	r3, r3
 8008250:	2b03      	cmp	r3, #3
 8008252:	d107      	bne.n	8008264 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008254:	f107 030a 	add.w	r3, r7, #10
 8008258:	2202      	movs	r2, #2
 800825a:	4619      	mov	r1, r3
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f001 face 	bl	80097fe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008262:	e032      	b.n	80082ca <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008264:	6839      	ldr	r1, [r7, #0]
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f001 fa58 	bl	800971c <USBD_CtlError>
            ret = USBD_FAIL;
 800826c:	2303      	movs	r3, #3
 800826e:	75fb      	strb	r3, [r7, #23]
          break;
 8008270:	e02b      	b.n	80082ca <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008278:	b2db      	uxtb	r3, r3
 800827a:	2b03      	cmp	r3, #3
 800827c:	d107      	bne.n	800828e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800827e:	f107 030d 	add.w	r3, r7, #13
 8008282:	2201      	movs	r2, #1
 8008284:	4619      	mov	r1, r3
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f001 fab9 	bl	80097fe <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800828c:	e01d      	b.n	80082ca <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800828e:	6839      	ldr	r1, [r7, #0]
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 fa43 	bl	800971c <USBD_CtlError>
            ret = USBD_FAIL;
 8008296:	2303      	movs	r3, #3
 8008298:	75fb      	strb	r3, [r7, #23]
          break;
 800829a:	e016      	b.n	80082ca <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	2b03      	cmp	r3, #3
 80082a6:	d00f      	beq.n	80082c8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80082a8:	6839      	ldr	r1, [r7, #0]
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f001 fa36 	bl	800971c <USBD_CtlError>
            ret = USBD_FAIL;
 80082b0:	2303      	movs	r3, #3
 80082b2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80082b4:	e008      	b.n	80082c8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80082b6:	6839      	ldr	r1, [r7, #0]
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f001 fa2f 	bl	800971c <USBD_CtlError>
          ret = USBD_FAIL;
 80082be:	2303      	movs	r3, #3
 80082c0:	75fb      	strb	r3, [r7, #23]
          break;
 80082c2:	e002      	b.n	80082ca <USBD_CDC_Setup+0x176>
          break;
 80082c4:	bf00      	nop
 80082c6:	e008      	b.n	80082da <USBD_CDC_Setup+0x186>
          break;
 80082c8:	bf00      	nop
      }
      break;
 80082ca:	e006      	b.n	80082da <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80082cc:	6839      	ldr	r1, [r7, #0]
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f001 fa24 	bl	800971c <USBD_CtlError>
      ret = USBD_FAIL;
 80082d4:	2303      	movs	r3, #3
 80082d6:	75fb      	strb	r3, [r7, #23]
      break;
 80082d8:	bf00      	nop
  }

  return (uint8_t)ret;
 80082da:	7dfb      	ldrb	r3, [r7, #23]
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3718      	adds	r7, #24
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
 80082ec:	460b      	mov	r3, r1
 80082ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80082f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008302:	2303      	movs	r3, #3
 8008304:	e04f      	b.n	80083a6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800830c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800830e:	78fa      	ldrb	r2, [r7, #3]
 8008310:	6879      	ldr	r1, [r7, #4]
 8008312:	4613      	mov	r3, r2
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	4413      	add	r3, r2
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	440b      	add	r3, r1
 800831c:	3318      	adds	r3, #24
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d029      	beq.n	8008378 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008324:	78fa      	ldrb	r2, [r7, #3]
 8008326:	6879      	ldr	r1, [r7, #4]
 8008328:	4613      	mov	r3, r2
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	009b      	lsls	r3, r3, #2
 8008330:	440b      	add	r3, r1
 8008332:	3318      	adds	r3, #24
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	78f9      	ldrb	r1, [r7, #3]
 8008338:	68f8      	ldr	r0, [r7, #12]
 800833a:	460b      	mov	r3, r1
 800833c:	00db      	lsls	r3, r3, #3
 800833e:	1a5b      	subs	r3, r3, r1
 8008340:	009b      	lsls	r3, r3, #2
 8008342:	4403      	add	r3, r0
 8008344:	3344      	adds	r3, #68	; 0x44
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	fbb2 f1f3 	udiv	r1, r2, r3
 800834c:	fb03 f301 	mul.w	r3, r3, r1
 8008350:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008352:	2b00      	cmp	r3, #0
 8008354:	d110      	bne.n	8008378 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8008356:	78fa      	ldrb	r2, [r7, #3]
 8008358:	6879      	ldr	r1, [r7, #4]
 800835a:	4613      	mov	r3, r2
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	4413      	add	r3, r2
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	440b      	add	r3, r1
 8008364:	3318      	adds	r3, #24
 8008366:	2200      	movs	r2, #0
 8008368:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800836a:	78f9      	ldrb	r1, [r7, #3]
 800836c:	2300      	movs	r3, #0
 800836e:	2200      	movs	r2, #0
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f009 fd9c 	bl	8011eae <USBD_LL_Transmit>
 8008376:	e015      	b.n	80083a4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2200      	movs	r2, #0
 800837c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008386:	691b      	ldr	r3, [r3, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d00b      	beq.n	80083a4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008392:	691b      	ldr	r3, [r3, #16]
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800839a:	68ba      	ldr	r2, [r7, #8]
 800839c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80083a0:	78fa      	ldrb	r2, [r7, #3]
 80083a2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
 80083b6:	460b      	mov	r3, r1
 80083b8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083c0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083cc:	2303      	movs	r3, #3
 80083ce:	e015      	b.n	80083fc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80083d0:	78fb      	ldrb	r3, [r7, #3]
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f009 fdac 	bl	8011f32 <USBD_LL_GetRxDataSize>
 80083da:	4602      	mov	r2, r0
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	68fa      	ldr	r2, [r7, #12]
 80083ec:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80083f0:	68fa      	ldr	r2, [r7, #12]
 80083f2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80083f6:	4611      	mov	r1, r2
 80083f8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80083fa:	2300      	movs	r3, #0
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3710      	adds	r7, #16
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b084      	sub	sp, #16
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008412:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d101      	bne.n	800841e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800841a:	2303      	movs	r3, #3
 800841c:	e01b      	b.n	8008456 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d015      	beq.n	8008454 <USBD_CDC_EP0_RxReady+0x50>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800842e:	2bff      	cmp	r3, #255	; 0xff
 8008430:	d010      	beq.n	8008454 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008438:	689b      	ldr	r3, [r3, #8]
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008440:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008442:	68fa      	ldr	r2, [r7, #12]
 8008444:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008448:	b292      	uxth	r2, r2
 800844a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	22ff      	movs	r2, #255	; 0xff
 8008450:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8008454:	2300      	movs	r3, #0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3710      	adds	r7, #16
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2243      	movs	r2, #67	; 0x43
 800846c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800846e:	4b03      	ldr	r3, [pc, #12]	; (800847c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008470:	4618      	mov	r0, r3
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr
 800847c:	20000090 	.word	0x20000090

08008480 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008480:	b480      	push	{r7}
 8008482:	b083      	sub	sp, #12
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2243      	movs	r2, #67	; 0x43
 800848c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800848e:	4b03      	ldr	r3, [pc, #12]	; (800849c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008490:	4618      	mov	r0, r3
 8008492:	370c      	adds	r7, #12
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	2000004c 	.word	0x2000004c

080084a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80084a0:	b480      	push	{r7}
 80084a2:	b083      	sub	sp, #12
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2243      	movs	r2, #67	; 0x43
 80084ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80084ae:	4b03      	ldr	r3, [pc, #12]	; (80084bc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	370c      	adds	r7, #12
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr
 80084bc:	200000d4 	.word	0x200000d4

080084c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	220a      	movs	r2, #10
 80084cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80084ce:	4b03      	ldr	r3, [pc, #12]	; (80084dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	370c      	adds	r7, #12
 80084d4:	46bd      	mov	sp, r7
 80084d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084da:	4770      	bx	lr
 80084dc:	20000008 	.word	0x20000008

080084e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d101      	bne.n	80084f4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e004      	b.n	80084fe <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	370c      	adds	r7, #12
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr

0800850a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800850a:	b480      	push	{r7}
 800850c:	b087      	sub	sp, #28
 800850e:	af00      	add	r7, sp, #0
 8008510:	60f8      	str	r0, [r7, #12]
 8008512:	60b9      	str	r1, [r7, #8]
 8008514:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800851c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d101      	bne.n	8008528 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008524:	2303      	movs	r3, #3
 8008526:	e008      	b.n	800853a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	68ba      	ldr	r2, [r7, #8]
 800852c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008538:	2300      	movs	r3, #0
}
 800853a:	4618      	mov	r0, r3
 800853c:	371c      	adds	r7, #28
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr

08008546 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008546:	b480      	push	{r7}
 8008548:	b085      	sub	sp, #20
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008556:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d101      	bne.n	8008562 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800855e:	2303      	movs	r3, #3
 8008560:	e004      	b.n	800856c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	683a      	ldr	r2, [r7, #0]
 8008566:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800856a:	2300      	movs	r3, #0
}
 800856c:	4618      	mov	r0, r3
 800856e:	3714      	adds	r7, #20
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008586:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008588:	2301      	movs	r3, #1
 800858a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008596:	2303      	movs	r3, #3
 8008598:	e01a      	b.n	80085d0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d114      	bne.n	80085ce <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80085c2:	2181      	movs	r1, #129	; 0x81
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f009 fc72 	bl	8011eae <USBD_LL_Transmit>

    ret = USBD_OK;
 80085ca:	2300      	movs	r3, #0
 80085cc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80085ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085e6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80085f2:	2303      	movs	r3, #3
 80085f4:	e016      	b.n	8008624 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	7c1b      	ldrb	r3, [r3, #16]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d109      	bne.n	8008612 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008604:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008608:	2101      	movs	r1, #1
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f009 fc70 	bl	8011ef0 <USBD_LL_PrepareReceive>
 8008610:	e007      	b.n	8008622 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008618:	2340      	movs	r3, #64	; 0x40
 800861a:	2101      	movs	r1, #1
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f009 fc67 	bl	8011ef0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008622:	2300      	movs	r3, #0
}
 8008624:	4618      	mov	r0, r3
 8008626:	3710      	adds	r7, #16
 8008628:	46bd      	mov	sp, r7
 800862a:	bd80      	pop	{r7, pc}

0800862c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b086      	sub	sp, #24
 8008630:	af00      	add	r7, sp, #0
 8008632:	60f8      	str	r0, [r7, #12]
 8008634:	60b9      	str	r1, [r7, #8]
 8008636:	4613      	mov	r3, r2
 8008638:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d101      	bne.n	8008644 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008640:	2303      	movs	r3, #3
 8008642:	e01f      	b.n	8008684 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2200      	movs	r2, #0
 8008648:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d003      	beq.n	800866a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	68ba      	ldr	r2, [r7, #8]
 8008666:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2201      	movs	r2, #1
 800866e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	79fa      	ldrb	r2, [r7, #7]
 8008676:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f009 fae3 	bl	8011c44 <USBD_LL_Init>
 800867e:	4603      	mov	r3, r0
 8008680:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008682:	7dfb      	ldrb	r3, [r7, #23]
}
 8008684:	4618      	mov	r0, r3
 8008686:	3718      	adds	r7, #24
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b084      	sub	sp, #16
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008696:	2300      	movs	r3, #0
 8008698:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d101      	bne.n	80086a4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e016      	b.n	80086d2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	683a      	ldr	r2, [r7, #0]
 80086a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d00b      	beq.n	80086d0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c0:	f107 020e 	add.w	r2, r7, #14
 80086c4:	4610      	mov	r0, r2
 80086c6:	4798      	blx	r3
 80086c8:	4602      	mov	r2, r0
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80086d0:	2300      	movs	r3, #0
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	3710      	adds	r7, #16
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}

080086da <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80086da:	b580      	push	{r7, lr}
 80086dc:	b082      	sub	sp, #8
 80086de:	af00      	add	r7, sp, #0
 80086e0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f009 fafa 	bl	8011cdc <USBD_LL_Start>
 80086e8:	4603      	mov	r3, r0
}
 80086ea:	4618      	mov	r0, r3
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80086f2:	b480      	push	{r7}
 80086f4:	b083      	sub	sp, #12
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	370c      	adds	r7, #12
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	460b      	mov	r3, r1
 8008712:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008714:	2303      	movs	r3, #3
 8008716:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800871e:	2b00      	cmp	r3, #0
 8008720:	d009      	beq.n	8008736 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	78fa      	ldrb	r2, [r7, #3]
 800872c:	4611      	mov	r1, r2
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	4798      	blx	r3
 8008732:	4603      	mov	r3, r0
 8008734:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008736:	7bfb      	ldrb	r3, [r7, #15]
}
 8008738:	4618      	mov	r0, r3
 800873a:	3710      	adds	r7, #16
 800873c:	46bd      	mov	sp, r7
 800873e:	bd80      	pop	{r7, pc}

08008740 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b082      	sub	sp, #8
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	460b      	mov	r3, r1
 800874a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008752:	2b00      	cmp	r3, #0
 8008754:	d007      	beq.n	8008766 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	78fa      	ldrb	r2, [r7, #3]
 8008760:	4611      	mov	r1, r2
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	4798      	blx	r3
  }

  return USBD_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3708      	adds	r7, #8
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008780:	6839      	ldr	r1, [r7, #0]
 8008782:	4618      	mov	r0, r3
 8008784:	f000 ff90 	bl	80096a8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008796:	461a      	mov	r2, r3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80087a4:	f003 031f 	and.w	r3, r3, #31
 80087a8:	2b02      	cmp	r3, #2
 80087aa:	d01a      	beq.n	80087e2 <USBD_LL_SetupStage+0x72>
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d822      	bhi.n	80087f6 <USBD_LL_SetupStage+0x86>
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d002      	beq.n	80087ba <USBD_LL_SetupStage+0x4a>
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d00a      	beq.n	80087ce <USBD_LL_SetupStage+0x5e>
 80087b8:	e01d      	b.n	80087f6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80087c0:	4619      	mov	r1, r3
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 fa62 	bl	8008c8c <USBD_StdDevReq>
 80087c8:	4603      	mov	r3, r0
 80087ca:	73fb      	strb	r3, [r7, #15]
      break;
 80087cc:	e020      	b.n	8008810 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80087d4:	4619      	mov	r1, r3
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 fac6 	bl	8008d68 <USBD_StdItfReq>
 80087dc:	4603      	mov	r3, r0
 80087de:	73fb      	strb	r3, [r7, #15]
      break;
 80087e0:	e016      	b.n	8008810 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80087e8:	4619      	mov	r1, r3
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fb05 	bl	8008dfa <USBD_StdEPReq>
 80087f0:	4603      	mov	r3, r0
 80087f2:	73fb      	strb	r3, [r7, #15]
      break;
 80087f4:	e00c      	b.n	8008810 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80087fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008800:	b2db      	uxtb	r3, r3
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f009 fac9 	bl	8011d9c <USBD_LL_StallEP>
 800880a:	4603      	mov	r3, r0
 800880c:	73fb      	strb	r3, [r7, #15]
      break;
 800880e:	bf00      	nop
  }

  return ret;
 8008810:	7bfb      	ldrb	r3, [r7, #15]
}
 8008812:	4618      	mov	r0, r3
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b086      	sub	sp, #24
 800881e:	af00      	add	r7, sp, #0
 8008820:	60f8      	str	r0, [r7, #12]
 8008822:	460b      	mov	r3, r1
 8008824:	607a      	str	r2, [r7, #4]
 8008826:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008828:	7afb      	ldrb	r3, [r7, #11]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d138      	bne.n	80088a0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008834:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800883c:	2b03      	cmp	r3, #3
 800883e:	d14a      	bne.n	80088d6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	689a      	ldr	r2, [r3, #8]
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	429a      	cmp	r2, r3
 800884a:	d913      	bls.n	8008874 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	689a      	ldr	r2, [r3, #8]
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	1ad2      	subs	r2, r2, r3
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	68da      	ldr	r2, [r3, #12]
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	4293      	cmp	r3, r2
 8008864:	bf28      	it	cs
 8008866:	4613      	movcs	r3, r2
 8008868:	461a      	mov	r2, r3
 800886a:	6879      	ldr	r1, [r7, #4]
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f001 f80f 	bl	8009890 <USBD_CtlContinueRx>
 8008872:	e030      	b.n	80088d6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800887a:	b2db      	uxtb	r3, r3
 800887c:	2b03      	cmp	r3, #3
 800887e:	d10b      	bne.n	8008898 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d005      	beq.n	8008898 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	68f8      	ldr	r0, [r7, #12]
 8008896:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008898:	68f8      	ldr	r0, [r7, #12]
 800889a:	f001 f80a 	bl	80098b2 <USBD_CtlSendStatus>
 800889e:	e01a      	b.n	80088d6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b03      	cmp	r3, #3
 80088aa:	d114      	bne.n	80088d6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00e      	beq.n	80088d6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	7afa      	ldrb	r2, [r7, #11]
 80088c2:	4611      	mov	r1, r2
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	4798      	blx	r3
 80088c8:	4603      	mov	r3, r0
 80088ca:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80088cc:	7dfb      	ldrb	r3, [r7, #23]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80088d2:	7dfb      	ldrb	r3, [r7, #23]
 80088d4:	e000      	b.n	80088d8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80088d6:	2300      	movs	r3, #0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	3718      	adds	r7, #24
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd80      	pop	{r7, pc}

080088e0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b086      	sub	sp, #24
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	460b      	mov	r3, r1
 80088ea:	607a      	str	r2, [r7, #4]
 80088ec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80088ee:	7afb      	ldrb	r3, [r7, #11]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d16b      	bne.n	80089cc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	3314      	adds	r3, #20
 80088f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008900:	2b02      	cmp	r3, #2
 8008902:	d156      	bne.n	80089b2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	689a      	ldr	r2, [r3, #8]
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	429a      	cmp	r2, r3
 800890e:	d914      	bls.n	800893a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	689a      	ldr	r2, [r3, #8]
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	1ad2      	subs	r2, r2, r3
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	461a      	mov	r2, r3
 8008924:	6879      	ldr	r1, [r7, #4]
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f000 ff84 	bl	8009834 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800892c:	2300      	movs	r3, #0
 800892e:	2200      	movs	r2, #0
 8008930:	2100      	movs	r1, #0
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f009 fadc 	bl	8011ef0 <USBD_LL_PrepareReceive>
 8008938:	e03b      	b.n	80089b2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	68da      	ldr	r2, [r3, #12]
 800893e:	693b      	ldr	r3, [r7, #16]
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	429a      	cmp	r2, r3
 8008944:	d11c      	bne.n	8008980 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	685a      	ldr	r2, [r3, #4]
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800894e:	429a      	cmp	r2, r3
 8008950:	d316      	bcc.n	8008980 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	685a      	ldr	r2, [r3, #4]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800895c:	429a      	cmp	r2, r3
 800895e:	d20f      	bcs.n	8008980 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008960:	2200      	movs	r2, #0
 8008962:	2100      	movs	r1, #0
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	f000 ff65 	bl	8009834 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2200      	movs	r2, #0
 800896e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008972:	2300      	movs	r3, #0
 8008974:	2200      	movs	r2, #0
 8008976:	2100      	movs	r1, #0
 8008978:	68f8      	ldr	r0, [r7, #12]
 800897a:	f009 fab9 	bl	8011ef0 <USBD_LL_PrepareReceive>
 800897e:	e018      	b.n	80089b2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008986:	b2db      	uxtb	r3, r3
 8008988:	2b03      	cmp	r3, #3
 800898a:	d10b      	bne.n	80089a4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008992:	68db      	ldr	r3, [r3, #12]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d005      	beq.n	80089a4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	68f8      	ldr	r0, [r7, #12]
 80089a2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80089a4:	2180      	movs	r1, #128	; 0x80
 80089a6:	68f8      	ldr	r0, [r7, #12]
 80089a8:	f009 f9f8 	bl	8011d9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f000 ff93 	bl	80098d8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d122      	bne.n	8008a02 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f7ff fe98 	bl	80086f2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2200      	movs	r2, #0
 80089c6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80089ca:	e01a      	b.n	8008a02 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	2b03      	cmp	r3, #3
 80089d6:	d114      	bne.n	8008a02 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089de:	695b      	ldr	r3, [r3, #20]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00e      	beq.n	8008a02 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089ea:	695b      	ldr	r3, [r3, #20]
 80089ec:	7afa      	ldrb	r2, [r7, #11]
 80089ee:	4611      	mov	r1, r2
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	4798      	blx	r3
 80089f4:	4603      	mov	r3, r0
 80089f6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80089f8:	7dfb      	ldrb	r3, [r7, #23]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d001      	beq.n	8008a02 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80089fe:	7dfb      	ldrb	r3, [r7, #23]
 8008a00:	e000      	b.n	8008a04 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008a02:	2300      	movs	r3, #0
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3718      	adds	r7, #24
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d101      	bne.n	8008a40 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	e02f      	b.n	8008aa0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00f      	beq.n	8008a6a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d009      	beq.n	8008a6a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	687a      	ldr	r2, [r7, #4]
 8008a60:	6852      	ldr	r2, [r2, #4]
 8008a62:	b2d2      	uxtb	r2, r2
 8008a64:	4611      	mov	r1, r2
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a6a:	2340      	movs	r3, #64	; 0x40
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	2100      	movs	r1, #0
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f009 f94e 	bl	8011d12 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2240      	movs	r2, #64	; 0x40
 8008a82:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008a86:	2340      	movs	r3, #64	; 0x40
 8008a88:	2200      	movs	r2, #0
 8008a8a:	2180      	movs	r1, #128	; 0x80
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f009 f940 	bl	8011d12 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2201      	movs	r2, #1
 8008a96:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2240      	movs	r2, #64	; 0x40
 8008a9c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008a9e:	2300      	movs	r3, #0
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3708      	adds	r7, #8
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	460b      	mov	r3, r1
 8008ab2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	78fa      	ldrb	r2, [r7, #3]
 8008ab8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	370c      	adds	r7, #12
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr

08008ac8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ad6:	b2da      	uxtb	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2204      	movs	r2, #4
 8008ae2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008ae6:	2300      	movs	r3, #0
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	370c      	adds	r7, #12
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b04      	cmp	r3, #4
 8008b06:	d106      	bne.n	8008b16 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008b0e:	b2da      	uxtb	r2, r3
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008b16:	2300      	movs	r3, #0
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	370c      	adds	r7, #12
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8008b36:	2303      	movs	r3, #3
 8008b38:	e012      	b.n	8008b60 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	2b03      	cmp	r3, #3
 8008b44:	d10b      	bne.n	8008b5e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b4c:	69db      	ldr	r3, [r3, #28]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d005      	beq.n	8008b5e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3708      	adds	r7, #8
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	460b      	mov	r3, r1
 8008b72:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d101      	bne.n	8008b82 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008b7e:	2303      	movs	r3, #3
 8008b80:	e014      	b.n	8008bac <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b03      	cmp	r3, #3
 8008b8c:	d10d      	bne.n	8008baa <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b94:	6a1b      	ldr	r3, [r3, #32]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d007      	beq.n	8008baa <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ba0:	6a1b      	ldr	r3, [r3, #32]
 8008ba2:	78fa      	ldrb	r2, [r7, #3]
 8008ba4:	4611      	mov	r1, r2
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008baa:	2300      	movs	r3, #0
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3708      	adds	r7, #8
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e014      	b.n	8008bf8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	2b03      	cmp	r3, #3
 8008bd8:	d10d      	bne.n	8008bf6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d007      	beq.n	8008bf6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bee:	78fa      	ldrb	r2, [r7, #3]
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008bf6:	2300      	movs	r3, #0
}
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	3708      	adds	r7, #8
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bd80      	pop	{r7, pc}

08008c00 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008c00:	b480      	push	{r7}
 8008c02:	b083      	sub	sp, #12
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	370c      	adds	r7, #12
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b082      	sub	sp, #8
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d009      	beq.n	8008c44 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	6852      	ldr	r2, [r2, #4]
 8008c3c:	b2d2      	uxtb	r2, r2
 8008c3e:	4611      	mov	r1, r2
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	4798      	blx	r3
  }

  return USBD_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008c4e:	b480      	push	{r7}
 8008c50:	b087      	sub	sp, #28
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	3301      	adds	r3, #1
 8008c64:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008c6c:	8a3b      	ldrh	r3, [r7, #16]
 8008c6e:	021b      	lsls	r3, r3, #8
 8008c70:	b21a      	sxth	r2, r3
 8008c72:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	b21b      	sxth	r3, r3
 8008c7a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008c7c:	89fb      	ldrh	r3, [r7, #14]
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	371c      	adds	r7, #28
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
	...

08008c8c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b084      	sub	sp, #16
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c96:	2300      	movs	r3, #0
 8008c98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	781b      	ldrb	r3, [r3, #0]
 8008c9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ca2:	2b40      	cmp	r3, #64	; 0x40
 8008ca4:	d005      	beq.n	8008cb2 <USBD_StdDevReq+0x26>
 8008ca6:	2b40      	cmp	r3, #64	; 0x40
 8008ca8:	d853      	bhi.n	8008d52 <USBD_StdDevReq+0xc6>
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00b      	beq.n	8008cc6 <USBD_StdDevReq+0x3a>
 8008cae:	2b20      	cmp	r3, #32
 8008cb0:	d14f      	bne.n	8008d52 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	4798      	blx	r3
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	73fb      	strb	r3, [r7, #15]
      break;
 8008cc4:	e04a      	b.n	8008d5c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	785b      	ldrb	r3, [r3, #1]
 8008cca:	2b09      	cmp	r3, #9
 8008ccc:	d83b      	bhi.n	8008d46 <USBD_StdDevReq+0xba>
 8008cce:	a201      	add	r2, pc, #4	; (adr r2, 8008cd4 <USBD_StdDevReq+0x48>)
 8008cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cd4:	08008d29 	.word	0x08008d29
 8008cd8:	08008d3d 	.word	0x08008d3d
 8008cdc:	08008d47 	.word	0x08008d47
 8008ce0:	08008d33 	.word	0x08008d33
 8008ce4:	08008d47 	.word	0x08008d47
 8008ce8:	08008d07 	.word	0x08008d07
 8008cec:	08008cfd 	.word	0x08008cfd
 8008cf0:	08008d47 	.word	0x08008d47
 8008cf4:	08008d1f 	.word	0x08008d1f
 8008cf8:	08008d11 	.word	0x08008d11
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008cfc:	6839      	ldr	r1, [r7, #0]
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 f9de 	bl	80090c0 <USBD_GetDescriptor>
          break;
 8008d04:	e024      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d06:	6839      	ldr	r1, [r7, #0]
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 fb43 	bl	8009394 <USBD_SetAddress>
          break;
 8008d0e:	e01f      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008d10:	6839      	ldr	r1, [r7, #0]
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f000 fb82 	bl	800941c <USBD_SetConfig>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	73fb      	strb	r3, [r7, #15]
          break;
 8008d1c:	e018      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008d1e:	6839      	ldr	r1, [r7, #0]
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 fc21 	bl	8009568 <USBD_GetConfig>
          break;
 8008d26:	e013      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008d28:	6839      	ldr	r1, [r7, #0]
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 fc52 	bl	80095d4 <USBD_GetStatus>
          break;
 8008d30:	e00e      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008d32:	6839      	ldr	r1, [r7, #0]
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 fc81 	bl	800963c <USBD_SetFeature>
          break;
 8008d3a:	e009      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008d3c:	6839      	ldr	r1, [r7, #0]
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fc90 	bl	8009664 <USBD_ClrFeature>
          break;
 8008d44:	e004      	b.n	8008d50 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8008d46:	6839      	ldr	r1, [r7, #0]
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f000 fce7 	bl	800971c <USBD_CtlError>
          break;
 8008d4e:	bf00      	nop
      }
      break;
 8008d50:	e004      	b.n	8008d5c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008d52:	6839      	ldr	r1, [r7, #0]
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 fce1 	bl	800971c <USBD_CtlError>
      break;
 8008d5a:	bf00      	nop
  }

  return ret;
 8008d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop

08008d68 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
 8008d70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d72:	2300      	movs	r3, #0
 8008d74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d7e:	2b40      	cmp	r3, #64	; 0x40
 8008d80:	d005      	beq.n	8008d8e <USBD_StdItfReq+0x26>
 8008d82:	2b40      	cmp	r3, #64	; 0x40
 8008d84:	d82f      	bhi.n	8008de6 <USBD_StdItfReq+0x7e>
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <USBD_StdItfReq+0x26>
 8008d8a:	2b20      	cmp	r3, #32
 8008d8c:	d12b      	bne.n	8008de6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	3b01      	subs	r3, #1
 8008d98:	2b02      	cmp	r3, #2
 8008d9a:	d81d      	bhi.n	8008dd8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	889b      	ldrh	r3, [r3, #4]
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d813      	bhi.n	8008dce <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	6839      	ldr	r1, [r7, #0]
 8008db0:	6878      	ldr	r0, [r7, #4]
 8008db2:	4798      	blx	r3
 8008db4:	4603      	mov	r3, r0
 8008db6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	88db      	ldrh	r3, [r3, #6]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d110      	bne.n	8008de2 <USBD_StdItfReq+0x7a>
 8008dc0:	7bfb      	ldrb	r3, [r7, #15]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d10d      	bne.n	8008de2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 fd73 	bl	80098b2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008dcc:	e009      	b.n	8008de2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008dce:	6839      	ldr	r1, [r7, #0]
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 fca3 	bl	800971c <USBD_CtlError>
          break;
 8008dd6:	e004      	b.n	8008de2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008dd8:	6839      	ldr	r1, [r7, #0]
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fc9e 	bl	800971c <USBD_CtlError>
          break;
 8008de0:	e000      	b.n	8008de4 <USBD_StdItfReq+0x7c>
          break;
 8008de2:	bf00      	nop
      }
      break;
 8008de4:	e004      	b.n	8008df0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008de6:	6839      	ldr	r1, [r7, #0]
 8008de8:	6878      	ldr	r0, [r7, #4]
 8008dea:	f000 fc97 	bl	800971c <USBD_CtlError>
      break;
 8008dee:	bf00      	nop
  }

  return ret;
 8008df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3710      	adds	r7, #16
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}

08008dfa <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dfa:	b580      	push	{r7, lr}
 8008dfc:	b084      	sub	sp, #16
 8008dfe:	af00      	add	r7, sp, #0
 8008e00:	6078      	str	r0, [r7, #4]
 8008e02:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008e04:	2300      	movs	r3, #0
 8008e06:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	889b      	ldrh	r3, [r3, #4]
 8008e0c:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008e16:	2b40      	cmp	r3, #64	; 0x40
 8008e18:	d007      	beq.n	8008e2a <USBD_StdEPReq+0x30>
 8008e1a:	2b40      	cmp	r3, #64	; 0x40
 8008e1c:	f200 8145 	bhi.w	80090aa <USBD_StdEPReq+0x2b0>
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d00c      	beq.n	8008e3e <USBD_StdEPReq+0x44>
 8008e24:	2b20      	cmp	r3, #32
 8008e26:	f040 8140 	bne.w	80090aa <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	6839      	ldr	r1, [r7, #0]
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	4798      	blx	r3
 8008e38:	4603      	mov	r3, r0
 8008e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e3c:	e13a      	b.n	80090b4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	785b      	ldrb	r3, [r3, #1]
 8008e42:	2b03      	cmp	r3, #3
 8008e44:	d007      	beq.n	8008e56 <USBD_StdEPReq+0x5c>
 8008e46:	2b03      	cmp	r3, #3
 8008e48:	f300 8129 	bgt.w	800909e <USBD_StdEPReq+0x2a4>
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d07f      	beq.n	8008f50 <USBD_StdEPReq+0x156>
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d03c      	beq.n	8008ece <USBD_StdEPReq+0xd4>
 8008e54:	e123      	b.n	800909e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	2b02      	cmp	r3, #2
 8008e60:	d002      	beq.n	8008e68 <USBD_StdEPReq+0x6e>
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d016      	beq.n	8008e94 <USBD_StdEPReq+0x9a>
 8008e66:	e02c      	b.n	8008ec2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008e68:	7bbb      	ldrb	r3, [r7, #14]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00d      	beq.n	8008e8a <USBD_StdEPReq+0x90>
 8008e6e:	7bbb      	ldrb	r3, [r7, #14]
 8008e70:	2b80      	cmp	r3, #128	; 0x80
 8008e72:	d00a      	beq.n	8008e8a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e74:	7bbb      	ldrb	r3, [r7, #14]
 8008e76:	4619      	mov	r1, r3
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f008 ff8f 	bl	8011d9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e7e:	2180      	movs	r1, #128	; 0x80
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f008 ff8b 	bl	8011d9c <USBD_LL_StallEP>
 8008e86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008e88:	e020      	b.n	8008ecc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008e8a:	6839      	ldr	r1, [r7, #0]
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 fc45 	bl	800971c <USBD_CtlError>
              break;
 8008e92:	e01b      	b.n	8008ecc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	885b      	ldrh	r3, [r3, #2]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d10e      	bne.n	8008eba <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00b      	beq.n	8008eba <USBD_StdEPReq+0xc0>
 8008ea2:	7bbb      	ldrb	r3, [r7, #14]
 8008ea4:	2b80      	cmp	r3, #128	; 0x80
 8008ea6:	d008      	beq.n	8008eba <USBD_StdEPReq+0xc0>
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	88db      	ldrh	r3, [r3, #6]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d104      	bne.n	8008eba <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008eb0:	7bbb      	ldrb	r3, [r7, #14]
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f008 ff71 	bl	8011d9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 fcf9 	bl	80098b2 <USBD_CtlSendStatus>

              break;
 8008ec0:	e004      	b.n	8008ecc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008ec2:	6839      	ldr	r1, [r7, #0]
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 fc29 	bl	800971c <USBD_CtlError>
              break;
 8008eca:	bf00      	nop
          }
          break;
 8008ecc:	e0ec      	b.n	80090a8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	2b02      	cmp	r3, #2
 8008ed8:	d002      	beq.n	8008ee0 <USBD_StdEPReq+0xe6>
 8008eda:	2b03      	cmp	r3, #3
 8008edc:	d016      	beq.n	8008f0c <USBD_StdEPReq+0x112>
 8008ede:	e030      	b.n	8008f42 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ee0:	7bbb      	ldrb	r3, [r7, #14]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d00d      	beq.n	8008f02 <USBD_StdEPReq+0x108>
 8008ee6:	7bbb      	ldrb	r3, [r7, #14]
 8008ee8:	2b80      	cmp	r3, #128	; 0x80
 8008eea:	d00a      	beq.n	8008f02 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008eec:	7bbb      	ldrb	r3, [r7, #14]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f008 ff53 	bl	8011d9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008ef6:	2180      	movs	r1, #128	; 0x80
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f008 ff4f 	bl	8011d9c <USBD_LL_StallEP>
 8008efe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f00:	e025      	b.n	8008f4e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008f02:	6839      	ldr	r1, [r7, #0]
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fc09 	bl	800971c <USBD_CtlError>
              break;
 8008f0a:	e020      	b.n	8008f4e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	885b      	ldrh	r3, [r3, #2]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d11b      	bne.n	8008f4c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008f14:	7bbb      	ldrb	r3, [r7, #14]
 8008f16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d004      	beq.n	8008f28 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008f1e:	7bbb      	ldrb	r3, [r7, #14]
 8008f20:	4619      	mov	r1, r3
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f008 ff59 	bl	8011dda <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f000 fcc2 	bl	80098b2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	6839      	ldr	r1, [r7, #0]
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	4798      	blx	r3
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008f40:	e004      	b.n	8008f4c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008f42:	6839      	ldr	r1, [r7, #0]
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 fbe9 	bl	800971c <USBD_CtlError>
              break;
 8008f4a:	e000      	b.n	8008f4e <USBD_StdEPReq+0x154>
              break;
 8008f4c:	bf00      	nop
          }
          break;
 8008f4e:	e0ab      	b.n	80090a8 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b02      	cmp	r3, #2
 8008f5a:	d002      	beq.n	8008f62 <USBD_StdEPReq+0x168>
 8008f5c:	2b03      	cmp	r3, #3
 8008f5e:	d032      	beq.n	8008fc6 <USBD_StdEPReq+0x1cc>
 8008f60:	e097      	b.n	8009092 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f62:	7bbb      	ldrb	r3, [r7, #14]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d007      	beq.n	8008f78 <USBD_StdEPReq+0x17e>
 8008f68:	7bbb      	ldrb	r3, [r7, #14]
 8008f6a:	2b80      	cmp	r3, #128	; 0x80
 8008f6c:	d004      	beq.n	8008f78 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008f6e:	6839      	ldr	r1, [r7, #0]
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 fbd3 	bl	800971c <USBD_CtlError>
                break;
 8008f76:	e091      	b.n	800909c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	da0b      	bge.n	8008f98 <USBD_StdEPReq+0x19e>
 8008f80:	7bbb      	ldrb	r3, [r7, #14]
 8008f82:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008f86:	4613      	mov	r3, r2
 8008f88:	009b      	lsls	r3, r3, #2
 8008f8a:	4413      	add	r3, r2
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	3310      	adds	r3, #16
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	4413      	add	r3, r2
 8008f94:	3304      	adds	r3, #4
 8008f96:	e00b      	b.n	8008fb0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008f98:	7bbb      	ldrb	r3, [r7, #14]
 8008f9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f9e:	4613      	mov	r3, r2
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4413      	add	r3, r2
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008faa:	687a      	ldr	r2, [r7, #4]
 8008fac:	4413      	add	r3, r2
 8008fae:	3304      	adds	r3, #4
 8008fb0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	2202      	movs	r2, #2
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 fc1d 	bl	80097fe <USBD_CtlSendData>
              break;
 8008fc4:	e06a      	b.n	800909c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008fc6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	da11      	bge.n	8008ff2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008fce:	7bbb      	ldrb	r3, [r7, #14]
 8008fd0:	f003 020f 	and.w	r2, r3, #15
 8008fd4:	6879      	ldr	r1, [r7, #4]
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	009b      	lsls	r3, r3, #2
 8008fda:	4413      	add	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	440b      	add	r3, r1
 8008fe0:	3324      	adds	r3, #36	; 0x24
 8008fe2:	881b      	ldrh	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d117      	bne.n	8009018 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008fe8:	6839      	ldr	r1, [r7, #0]
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 fb96 	bl	800971c <USBD_CtlError>
                  break;
 8008ff0:	e054      	b.n	800909c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008ff2:	7bbb      	ldrb	r3, [r7, #14]
 8008ff4:	f003 020f 	and.w	r2, r3, #15
 8008ff8:	6879      	ldr	r1, [r7, #4]
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	440b      	add	r3, r1
 8009004:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d104      	bne.n	8009018 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800900e:	6839      	ldr	r1, [r7, #0]
 8009010:	6878      	ldr	r0, [r7, #4]
 8009012:	f000 fb83 	bl	800971c <USBD_CtlError>
                  break;
 8009016:	e041      	b.n	800909c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009018:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800901c:	2b00      	cmp	r3, #0
 800901e:	da0b      	bge.n	8009038 <USBD_StdEPReq+0x23e>
 8009020:	7bbb      	ldrb	r3, [r7, #14]
 8009022:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009026:	4613      	mov	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	4413      	add	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	3310      	adds	r3, #16
 8009030:	687a      	ldr	r2, [r7, #4]
 8009032:	4413      	add	r3, r2
 8009034:	3304      	adds	r3, #4
 8009036:	e00b      	b.n	8009050 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009038:	7bbb      	ldrb	r3, [r7, #14]
 800903a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800903e:	4613      	mov	r3, r2
 8009040:	009b      	lsls	r3, r3, #2
 8009042:	4413      	add	r3, r2
 8009044:	009b      	lsls	r3, r3, #2
 8009046:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800904a:	687a      	ldr	r2, [r7, #4]
 800904c:	4413      	add	r3, r2
 800904e:	3304      	adds	r3, #4
 8009050:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009052:	7bbb      	ldrb	r3, [r7, #14]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d002      	beq.n	800905e <USBD_StdEPReq+0x264>
 8009058:	7bbb      	ldrb	r3, [r7, #14]
 800905a:	2b80      	cmp	r3, #128	; 0x80
 800905c:	d103      	bne.n	8009066 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	2200      	movs	r2, #0
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	e00e      	b.n	8009084 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009066:	7bbb      	ldrb	r3, [r7, #14]
 8009068:	4619      	mov	r1, r3
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f008 fed4 	bl	8011e18 <USBD_LL_IsStallEP>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d003      	beq.n	800907e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	2201      	movs	r2, #1
 800907a:	601a      	str	r2, [r3, #0]
 800907c:	e002      	b.n	8009084 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	2200      	movs	r2, #0
 8009082:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	2202      	movs	r2, #2
 8009088:	4619      	mov	r1, r3
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 fbb7 	bl	80097fe <USBD_CtlSendData>
              break;
 8009090:	e004      	b.n	800909c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8009092:	6839      	ldr	r1, [r7, #0]
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 fb41 	bl	800971c <USBD_CtlError>
              break;
 800909a:	bf00      	nop
          }
          break;
 800909c:	e004      	b.n	80090a8 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800909e:	6839      	ldr	r1, [r7, #0]
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 fb3b 	bl	800971c <USBD_CtlError>
          break;
 80090a6:	bf00      	nop
      }
      break;
 80090a8:	e004      	b.n	80090b4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80090aa:	6839      	ldr	r1, [r7, #0]
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 fb35 	bl	800971c <USBD_CtlError>
      break;
 80090b2:	bf00      	nop
  }

  return ret;
 80090b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3710      	adds	r7, #16
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
	...

080090c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80090ca:	2300      	movs	r3, #0
 80090cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80090ce:	2300      	movs	r3, #0
 80090d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80090d2:	2300      	movs	r3, #0
 80090d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	885b      	ldrh	r3, [r3, #2]
 80090da:	0a1b      	lsrs	r3, r3, #8
 80090dc:	b29b      	uxth	r3, r3
 80090de:	3b01      	subs	r3, #1
 80090e0:	2b06      	cmp	r3, #6
 80090e2:	f200 8128 	bhi.w	8009336 <USBD_GetDescriptor+0x276>
 80090e6:	a201      	add	r2, pc, #4	; (adr r2, 80090ec <USBD_GetDescriptor+0x2c>)
 80090e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ec:	08009109 	.word	0x08009109
 80090f0:	08009121 	.word	0x08009121
 80090f4:	08009161 	.word	0x08009161
 80090f8:	08009337 	.word	0x08009337
 80090fc:	08009337 	.word	0x08009337
 8009100:	080092d7 	.word	0x080092d7
 8009104:	08009303 	.word	0x08009303
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	7c12      	ldrb	r2, [r2, #16]
 8009114:	f107 0108 	add.w	r1, r7, #8
 8009118:	4610      	mov	r0, r2
 800911a:	4798      	blx	r3
 800911c:	60f8      	str	r0, [r7, #12]
      break;
 800911e:	e112      	b.n	8009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	7c1b      	ldrb	r3, [r3, #16]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d10d      	bne.n	8009144 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800912e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009130:	f107 0208 	add.w	r2, r7, #8
 8009134:	4610      	mov	r0, r2
 8009136:	4798      	blx	r3
 8009138:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	3301      	adds	r3, #1
 800913e:	2202      	movs	r2, #2
 8009140:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009142:	e100      	b.n	8009346 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800914a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914c:	f107 0208 	add.w	r2, r7, #8
 8009150:	4610      	mov	r0, r2
 8009152:	4798      	blx	r3
 8009154:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	3301      	adds	r3, #1
 800915a:	2202      	movs	r2, #2
 800915c:	701a      	strb	r2, [r3, #0]
      break;
 800915e:	e0f2      	b.n	8009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	885b      	ldrh	r3, [r3, #2]
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b05      	cmp	r3, #5
 8009168:	f200 80ac 	bhi.w	80092c4 <USBD_GetDescriptor+0x204>
 800916c:	a201      	add	r2, pc, #4	; (adr r2, 8009174 <USBD_GetDescriptor+0xb4>)
 800916e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009172:	bf00      	nop
 8009174:	0800918d 	.word	0x0800918d
 8009178:	080091c1 	.word	0x080091c1
 800917c:	080091f5 	.word	0x080091f5
 8009180:	08009229 	.word	0x08009229
 8009184:	0800925d 	.word	0x0800925d
 8009188:	08009291 	.word	0x08009291
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00b      	beq.n	80091b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	687a      	ldr	r2, [r7, #4]
 80091a2:	7c12      	ldrb	r2, [r2, #16]
 80091a4:	f107 0108 	add.w	r1, r7, #8
 80091a8:	4610      	mov	r0, r2
 80091aa:	4798      	blx	r3
 80091ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80091ae:	e091      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80091b0:	6839      	ldr	r1, [r7, #0]
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fab2 	bl	800971c <USBD_CtlError>
            err++;
 80091b8:	7afb      	ldrb	r3, [r7, #11]
 80091ba:	3301      	adds	r3, #1
 80091bc:	72fb      	strb	r3, [r7, #11]
          break;
 80091be:	e089      	b.n	80092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d00b      	beq.n	80091e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	7c12      	ldrb	r2, [r2, #16]
 80091d8:	f107 0108 	add.w	r1, r7, #8
 80091dc:	4610      	mov	r0, r2
 80091de:	4798      	blx	r3
 80091e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80091e2:	e077      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f000 fa98 	bl	800971c <USBD_CtlError>
            err++;
 80091ec:	7afb      	ldrb	r3, [r7, #11]
 80091ee:	3301      	adds	r3, #1
 80091f0:	72fb      	strb	r3, [r7, #11]
          break;
 80091f2:	e06f      	b.n	80092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091fa:	68db      	ldr	r3, [r3, #12]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00b      	beq.n	8009218 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	687a      	ldr	r2, [r7, #4]
 800920a:	7c12      	ldrb	r2, [r2, #16]
 800920c:	f107 0108 	add.w	r1, r7, #8
 8009210:	4610      	mov	r0, r2
 8009212:	4798      	blx	r3
 8009214:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009216:	e05d      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 fa7e 	bl	800971c <USBD_CtlError>
            err++;
 8009220:	7afb      	ldrb	r3, [r7, #11]
 8009222:	3301      	adds	r3, #1
 8009224:	72fb      	strb	r3, [r7, #11]
          break;
 8009226:	e055      	b.n	80092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800922e:	691b      	ldr	r3, [r3, #16]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d00b      	beq.n	800924c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	7c12      	ldrb	r2, [r2, #16]
 8009240:	f107 0108 	add.w	r1, r7, #8
 8009244:	4610      	mov	r0, r2
 8009246:	4798      	blx	r3
 8009248:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800924a:	e043      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800924c:	6839      	ldr	r1, [r7, #0]
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 fa64 	bl	800971c <USBD_CtlError>
            err++;
 8009254:	7afb      	ldrb	r3, [r7, #11]
 8009256:	3301      	adds	r3, #1
 8009258:	72fb      	strb	r3, [r7, #11]
          break;
 800925a:	e03b      	b.n	80092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009262:	695b      	ldr	r3, [r3, #20]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00b      	beq.n	8009280 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800926e:	695b      	ldr	r3, [r3, #20]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	7c12      	ldrb	r2, [r2, #16]
 8009274:	f107 0108 	add.w	r1, r7, #8
 8009278:	4610      	mov	r0, r2
 800927a:	4798      	blx	r3
 800927c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800927e:	e029      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009280:	6839      	ldr	r1, [r7, #0]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fa4a 	bl	800971c <USBD_CtlError>
            err++;
 8009288:	7afb      	ldrb	r3, [r7, #11]
 800928a:	3301      	adds	r3, #1
 800928c:	72fb      	strb	r3, [r7, #11]
          break;
 800928e:	e021      	b.n	80092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009296:	699b      	ldr	r3, [r3, #24]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00b      	beq.n	80092b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80092a2:	699b      	ldr	r3, [r3, #24]
 80092a4:	687a      	ldr	r2, [r7, #4]
 80092a6:	7c12      	ldrb	r2, [r2, #16]
 80092a8:	f107 0108 	add.w	r1, r7, #8
 80092ac:	4610      	mov	r0, r2
 80092ae:	4798      	blx	r3
 80092b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092b2:	e00f      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80092b4:	6839      	ldr	r1, [r7, #0]
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 fa30 	bl	800971c <USBD_CtlError>
            err++;
 80092bc:	7afb      	ldrb	r3, [r7, #11]
 80092be:	3301      	adds	r3, #1
 80092c0:	72fb      	strb	r3, [r7, #11]
          break;
 80092c2:	e007      	b.n	80092d4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80092c4:	6839      	ldr	r1, [r7, #0]
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 fa28 	bl	800971c <USBD_CtlError>
          err++;
 80092cc:	7afb      	ldrb	r3, [r7, #11]
 80092ce:	3301      	adds	r3, #1
 80092d0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80092d2:	bf00      	nop
      }
      break;
 80092d4:	e037      	b.n	8009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	7c1b      	ldrb	r3, [r3, #16]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d109      	bne.n	80092f2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092e6:	f107 0208 	add.w	r2, r7, #8
 80092ea:	4610      	mov	r0, r2
 80092ec:	4798      	blx	r3
 80092ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80092f0:	e029      	b.n	8009346 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 fa11 	bl	800971c <USBD_CtlError>
        err++;
 80092fa:	7afb      	ldrb	r3, [r7, #11]
 80092fc:	3301      	adds	r3, #1
 80092fe:	72fb      	strb	r3, [r7, #11]
      break;
 8009300:	e021      	b.n	8009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	7c1b      	ldrb	r3, [r3, #16]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d10d      	bne.n	8009326 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009312:	f107 0208 	add.w	r2, r7, #8
 8009316:	4610      	mov	r0, r2
 8009318:	4798      	blx	r3
 800931a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	3301      	adds	r3, #1
 8009320:	2207      	movs	r2, #7
 8009322:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009324:	e00f      	b.n	8009346 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009326:	6839      	ldr	r1, [r7, #0]
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 f9f7 	bl	800971c <USBD_CtlError>
        err++;
 800932e:	7afb      	ldrb	r3, [r7, #11]
 8009330:	3301      	adds	r3, #1
 8009332:	72fb      	strb	r3, [r7, #11]
      break;
 8009334:	e007      	b.n	8009346 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009336:	6839      	ldr	r1, [r7, #0]
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f9ef 	bl	800971c <USBD_CtlError>
      err++;
 800933e:	7afb      	ldrb	r3, [r7, #11]
 8009340:	3301      	adds	r3, #1
 8009342:	72fb      	strb	r3, [r7, #11]
      break;
 8009344:	bf00      	nop
  }

  if (err != 0U)
 8009346:	7afb      	ldrb	r3, [r7, #11]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d11e      	bne.n	800938a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	88db      	ldrh	r3, [r3, #6]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d016      	beq.n	8009382 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009354:	893b      	ldrh	r3, [r7, #8]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d00e      	beq.n	8009378 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	88da      	ldrh	r2, [r3, #6]
 800935e:	893b      	ldrh	r3, [r7, #8]
 8009360:	4293      	cmp	r3, r2
 8009362:	bf28      	it	cs
 8009364:	4613      	movcs	r3, r2
 8009366:	b29b      	uxth	r3, r3
 8009368:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800936a:	893b      	ldrh	r3, [r7, #8]
 800936c:	461a      	mov	r2, r3
 800936e:	68f9      	ldr	r1, [r7, #12]
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 fa44 	bl	80097fe <USBD_CtlSendData>
 8009376:	e009      	b.n	800938c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009378:	6839      	ldr	r1, [r7, #0]
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f000 f9ce 	bl	800971c <USBD_CtlError>
 8009380:	e004      	b.n	800938c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 fa95 	bl	80098b2 <USBD_CtlSendStatus>
 8009388:	e000      	b.n	800938c <USBD_GetDescriptor+0x2cc>
    return;
 800938a:	bf00      	nop
  }
}
 800938c:	3710      	adds	r7, #16
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop

08009394 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	889b      	ldrh	r3, [r3, #4]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d131      	bne.n	800940a <USBD_SetAddress+0x76>
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	88db      	ldrh	r3, [r3, #6]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d12d      	bne.n	800940a <USBD_SetAddress+0x76>
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	885b      	ldrh	r3, [r3, #2]
 80093b2:	2b7f      	cmp	r3, #127	; 0x7f
 80093b4:	d829      	bhi.n	800940a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	885b      	ldrh	r3, [r3, #2]
 80093ba:	b2db      	uxtb	r3, r3
 80093bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093c8:	b2db      	uxtb	r3, r3
 80093ca:	2b03      	cmp	r3, #3
 80093cc:	d104      	bne.n	80093d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80093ce:	6839      	ldr	r1, [r7, #0]
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 f9a3 	bl	800971c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093d6:	e01d      	b.n	8009414 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	7bfa      	ldrb	r2, [r7, #15]
 80093dc:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80093e0:	7bfb      	ldrb	r3, [r7, #15]
 80093e2:	4619      	mov	r1, r3
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f008 fd43 	bl	8011e70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fa61 	bl	80098b2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80093f0:	7bfb      	ldrb	r3, [r7, #15]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d004      	beq.n	8009400 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2202      	movs	r2, #2
 80093fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093fe:	e009      	b.n	8009414 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009408:	e004      	b.n	8009414 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800940a:	6839      	ldr	r1, [r7, #0]
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 f985 	bl	800971c <USBD_CtlError>
  }
}
 8009412:	bf00      	nop
 8009414:	bf00      	nop
 8009416:	3710      	adds	r7, #16
 8009418:	46bd      	mov	sp, r7
 800941a:	bd80      	pop	{r7, pc}

0800941c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009426:	2300      	movs	r3, #0
 8009428:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	885b      	ldrh	r3, [r3, #2]
 800942e:	b2da      	uxtb	r2, r3
 8009430:	4b4c      	ldr	r3, [pc, #304]	; (8009564 <USBD_SetConfig+0x148>)
 8009432:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009434:	4b4b      	ldr	r3, [pc, #300]	; (8009564 <USBD_SetConfig+0x148>)
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	2b01      	cmp	r3, #1
 800943a:	d905      	bls.n	8009448 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800943c:	6839      	ldr	r1, [r7, #0]
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f96c 	bl	800971c <USBD_CtlError>
    return USBD_FAIL;
 8009444:	2303      	movs	r3, #3
 8009446:	e088      	b.n	800955a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b02      	cmp	r3, #2
 8009452:	d002      	beq.n	800945a <USBD_SetConfig+0x3e>
 8009454:	2b03      	cmp	r3, #3
 8009456:	d025      	beq.n	80094a4 <USBD_SetConfig+0x88>
 8009458:	e071      	b.n	800953e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800945a:	4b42      	ldr	r3, [pc, #264]	; (8009564 <USBD_SetConfig+0x148>)
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d01c      	beq.n	800949c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009462:	4b40      	ldr	r3, [pc, #256]	; (8009564 <USBD_SetConfig+0x148>)
 8009464:	781b      	ldrb	r3, [r3, #0]
 8009466:	461a      	mov	r2, r3
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800946c:	4b3d      	ldr	r3, [pc, #244]	; (8009564 <USBD_SetConfig+0x148>)
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	4619      	mov	r1, r3
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f7ff f948 	bl	8008708 <USBD_SetClassConfig>
 8009478:	4603      	mov	r3, r0
 800947a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800947c:	7bfb      	ldrb	r3, [r7, #15]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d004      	beq.n	800948c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009482:	6839      	ldr	r1, [r7, #0]
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 f949 	bl	800971c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800948a:	e065      	b.n	8009558 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 fa10 	bl	80098b2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2203      	movs	r2, #3
 8009496:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800949a:	e05d      	b.n	8009558 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 fa08 	bl	80098b2 <USBD_CtlSendStatus>
      break;
 80094a2:	e059      	b.n	8009558 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80094a4:	4b2f      	ldr	r3, [pc, #188]	; (8009564 <USBD_SetConfig+0x148>)
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d112      	bne.n	80094d2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2202      	movs	r2, #2
 80094b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80094b4:	4b2b      	ldr	r3, [pc, #172]	; (8009564 <USBD_SetConfig+0x148>)
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	461a      	mov	r2, r3
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80094be:	4b29      	ldr	r3, [pc, #164]	; (8009564 <USBD_SetConfig+0x148>)
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	4619      	mov	r1, r3
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f7ff f93b 	bl	8008740 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 f9f1 	bl	80098b2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80094d0:	e042      	b.n	8009558 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80094d2:	4b24      	ldr	r3, [pc, #144]	; (8009564 <USBD_SetConfig+0x148>)
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d02a      	beq.n	8009536 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	b2db      	uxtb	r3, r3
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f7ff f929 	bl	8008740 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80094ee:	4b1d      	ldr	r3, [pc, #116]	; (8009564 <USBD_SetConfig+0x148>)
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	461a      	mov	r2, r3
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80094f8:	4b1a      	ldr	r3, [pc, #104]	; (8009564 <USBD_SetConfig+0x148>)
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	4619      	mov	r1, r3
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f7ff f902 	bl	8008708 <USBD_SetClassConfig>
 8009504:	4603      	mov	r3, r0
 8009506:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009508:	7bfb      	ldrb	r3, [r7, #15]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d00f      	beq.n	800952e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800950e:	6839      	ldr	r1, [r7, #0]
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f000 f903 	bl	800971c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	b2db      	uxtb	r3, r3
 800951c:	4619      	mov	r1, r3
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f7ff f90e 	bl	8008740 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2202      	movs	r2, #2
 8009528:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800952c:	e014      	b.n	8009558 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 f9bf 	bl	80098b2 <USBD_CtlSendStatus>
      break;
 8009534:	e010      	b.n	8009558 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f9bb 	bl	80098b2 <USBD_CtlSendStatus>
      break;
 800953c:	e00c      	b.n	8009558 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800953e:	6839      	ldr	r1, [r7, #0]
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f000 f8eb 	bl	800971c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009546:	4b07      	ldr	r3, [pc, #28]	; (8009564 <USBD_SetConfig+0x148>)
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	4619      	mov	r1, r3
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f7ff f8f7 	bl	8008740 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009552:	2303      	movs	r3, #3
 8009554:	73fb      	strb	r3, [r7, #15]
      break;
 8009556:	bf00      	nop
  }

  return ret;
 8009558:	7bfb      	ldrb	r3, [r7, #15]
}
 800955a:	4618      	mov	r0, r3
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	2000022c 	.word	0x2000022c

08009568 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b082      	sub	sp, #8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	88db      	ldrh	r3, [r3, #6]
 8009576:	2b01      	cmp	r3, #1
 8009578:	d004      	beq.n	8009584 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800957a:	6839      	ldr	r1, [r7, #0]
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f000 f8cd 	bl	800971c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009582:	e023      	b.n	80095cc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800958a:	b2db      	uxtb	r3, r3
 800958c:	2b02      	cmp	r3, #2
 800958e:	dc02      	bgt.n	8009596 <USBD_GetConfig+0x2e>
 8009590:	2b00      	cmp	r3, #0
 8009592:	dc03      	bgt.n	800959c <USBD_GetConfig+0x34>
 8009594:	e015      	b.n	80095c2 <USBD_GetConfig+0x5a>
 8009596:	2b03      	cmp	r3, #3
 8009598:	d00b      	beq.n	80095b2 <USBD_GetConfig+0x4a>
 800959a:	e012      	b.n	80095c2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	3308      	adds	r3, #8
 80095a6:	2201      	movs	r2, #1
 80095a8:	4619      	mov	r1, r3
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f000 f927 	bl	80097fe <USBD_CtlSendData>
        break;
 80095b0:	e00c      	b.n	80095cc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	3304      	adds	r3, #4
 80095b6:	2201      	movs	r2, #1
 80095b8:	4619      	mov	r1, r3
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f000 f91f 	bl	80097fe <USBD_CtlSendData>
        break;
 80095c0:	e004      	b.n	80095cc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80095c2:	6839      	ldr	r1, [r7, #0]
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f000 f8a9 	bl	800971c <USBD_CtlError>
        break;
 80095ca:	bf00      	nop
}
 80095cc:	bf00      	nop
 80095ce:	3708      	adds	r7, #8
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	3b01      	subs	r3, #1
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d81e      	bhi.n	800962a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	88db      	ldrh	r3, [r3, #6]
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d004      	beq.n	80095fe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80095f4:	6839      	ldr	r1, [r7, #0]
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f000 f890 	bl	800971c <USBD_CtlError>
        break;
 80095fc:	e01a      	b.n	8009634 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	2201      	movs	r2, #1
 8009602:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800960a:	2b00      	cmp	r3, #0
 800960c:	d005      	beq.n	800961a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	f043 0202 	orr.w	r2, r3, #2
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	330c      	adds	r3, #12
 800961e:	2202      	movs	r2, #2
 8009620:	4619      	mov	r1, r3
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	f000 f8eb 	bl	80097fe <USBD_CtlSendData>
      break;
 8009628:	e004      	b.n	8009634 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800962a:	6839      	ldr	r1, [r7, #0]
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 f875 	bl	800971c <USBD_CtlError>
      break;
 8009632:	bf00      	nop
  }
}
 8009634:	bf00      	nop
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	885b      	ldrh	r3, [r3, #2]
 800964a:	2b01      	cmp	r3, #1
 800964c:	d106      	bne.n	800965c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2201      	movs	r2, #1
 8009652:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f000 f92b 	bl	80098b2 <USBD_CtlSendStatus>
  }
}
 800965c:	bf00      	nop
 800965e:	3708      	adds	r7, #8
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}

08009664 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
 800966c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009674:	b2db      	uxtb	r3, r3
 8009676:	3b01      	subs	r3, #1
 8009678:	2b02      	cmp	r3, #2
 800967a:	d80b      	bhi.n	8009694 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	885b      	ldrh	r3, [r3, #2]
 8009680:	2b01      	cmp	r3, #1
 8009682:	d10c      	bne.n	800969e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 f910 	bl	80098b2 <USBD_CtlSendStatus>
      }
      break;
 8009692:	e004      	b.n	800969e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009694:	6839      	ldr	r1, [r7, #0]
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 f840 	bl	800971c <USBD_CtlError>
      break;
 800969c:	e000      	b.n	80096a0 <USBD_ClrFeature+0x3c>
      break;
 800969e:	bf00      	nop
  }
}
 80096a0:	bf00      	nop
 80096a2:	3708      	adds	r7, #8
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	781a      	ldrb	r2, [r3, #0]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	3301      	adds	r3, #1
 80096c2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	781a      	ldrb	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	3301      	adds	r3, #1
 80096d0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80096d2:	68f8      	ldr	r0, [r7, #12]
 80096d4:	f7ff fabb 	bl	8008c4e <SWAPBYTE>
 80096d8:	4603      	mov	r3, r0
 80096da:	461a      	mov	r2, r3
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	3301      	adds	r3, #1
 80096e4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	3301      	adds	r3, #1
 80096ea:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f7ff faae 	bl	8008c4e <SWAPBYTE>
 80096f2:	4603      	mov	r3, r0
 80096f4:	461a      	mov	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	3301      	adds	r3, #1
 80096fe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	3301      	adds	r3, #1
 8009704:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009706:	68f8      	ldr	r0, [r7, #12]
 8009708:	f7ff faa1 	bl	8008c4e <SWAPBYTE>
 800970c:	4603      	mov	r3, r0
 800970e:	461a      	mov	r2, r3
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	80da      	strh	r2, [r3, #6]
}
 8009714:	bf00      	nop
 8009716:	3710      	adds	r7, #16
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009726:	2180      	movs	r1, #128	; 0x80
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f008 fb37 	bl	8011d9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800972e:	2100      	movs	r1, #0
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f008 fb33 	bl	8011d9c <USBD_LL_StallEP>
}
 8009736:	bf00      	nop
 8009738:	3708      	adds	r7, #8
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800973e:	b580      	push	{r7, lr}
 8009740:	b086      	sub	sp, #24
 8009742:	af00      	add	r7, sp, #0
 8009744:	60f8      	str	r0, [r7, #12]
 8009746:	60b9      	str	r1, [r7, #8]
 8009748:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800974a:	2300      	movs	r3, #0
 800974c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d036      	beq.n	80097c2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009758:	6938      	ldr	r0, [r7, #16]
 800975a:	f000 f836 	bl	80097ca <USBD_GetLen>
 800975e:	4603      	mov	r3, r0
 8009760:	3301      	adds	r3, #1
 8009762:	b29b      	uxth	r3, r3
 8009764:	005b      	lsls	r3, r3, #1
 8009766:	b29a      	uxth	r2, r3
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800976c:	7dfb      	ldrb	r3, [r7, #23]
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	4413      	add	r3, r2
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	7812      	ldrb	r2, [r2, #0]
 8009776:	701a      	strb	r2, [r3, #0]
  idx++;
 8009778:	7dfb      	ldrb	r3, [r7, #23]
 800977a:	3301      	adds	r3, #1
 800977c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800977e:	7dfb      	ldrb	r3, [r7, #23]
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	4413      	add	r3, r2
 8009784:	2203      	movs	r2, #3
 8009786:	701a      	strb	r2, [r3, #0]
  idx++;
 8009788:	7dfb      	ldrb	r3, [r7, #23]
 800978a:	3301      	adds	r3, #1
 800978c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800978e:	e013      	b.n	80097b8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009790:	7dfb      	ldrb	r3, [r7, #23]
 8009792:	68ba      	ldr	r2, [r7, #8]
 8009794:	4413      	add	r3, r2
 8009796:	693a      	ldr	r2, [r7, #16]
 8009798:	7812      	ldrb	r2, [r2, #0]
 800979a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	3301      	adds	r3, #1
 80097a0:	613b      	str	r3, [r7, #16]
    idx++;
 80097a2:	7dfb      	ldrb	r3, [r7, #23]
 80097a4:	3301      	adds	r3, #1
 80097a6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80097a8:	7dfb      	ldrb	r3, [r7, #23]
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	4413      	add	r3, r2
 80097ae:	2200      	movs	r2, #0
 80097b0:	701a      	strb	r2, [r3, #0]
    idx++;
 80097b2:	7dfb      	ldrb	r3, [r7, #23]
 80097b4:	3301      	adds	r3, #1
 80097b6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	781b      	ldrb	r3, [r3, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1e7      	bne.n	8009790 <USBD_GetString+0x52>
 80097c0:	e000      	b.n	80097c4 <USBD_GetString+0x86>
    return;
 80097c2:	bf00      	nop
  }
}
 80097c4:	3718      	adds	r7, #24
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}

080097ca <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80097ca:	b480      	push	{r7}
 80097cc:	b085      	sub	sp, #20
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80097d2:	2300      	movs	r3, #0
 80097d4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80097da:	e005      	b.n	80097e8 <USBD_GetLen+0x1e>
  {
    len++;
 80097dc:	7bfb      	ldrb	r3, [r7, #15]
 80097de:	3301      	adds	r3, #1
 80097e0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	3301      	adds	r3, #1
 80097e6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	781b      	ldrb	r3, [r3, #0]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d1f5      	bne.n	80097dc <USBD_GetLen+0x12>
  }

  return len;
 80097f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3714      	adds	r7, #20
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr

080097fe <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80097fe:	b580      	push	{r7, lr}
 8009800:	b084      	sub	sp, #16
 8009802:	af00      	add	r7, sp, #0
 8009804:	60f8      	str	r0, [r7, #12]
 8009806:	60b9      	str	r1, [r7, #8]
 8009808:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2202      	movs	r2, #2
 800980e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	68ba      	ldr	r2, [r7, #8]
 8009822:	2100      	movs	r1, #0
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f008 fb42 	bl	8011eae <USBD_LL_Transmit>

  return USBD_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3710      	adds	r7, #16
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	68ba      	ldr	r2, [r7, #8]
 8009844:	2100      	movs	r1, #0
 8009846:	68f8      	ldr	r0, [r7, #12]
 8009848:	f008 fb31 	bl	8011eae <USBD_LL_Transmit>

  return USBD_OK;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3710      	adds	r7, #16
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b084      	sub	sp, #16
 800985a:	af00      	add	r7, sp, #0
 800985c:	60f8      	str	r0, [r7, #12]
 800985e:	60b9      	str	r1, [r7, #8]
 8009860:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2203      	movs	r2, #3
 8009866:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	68ba      	ldr	r2, [r7, #8]
 800987e:	2100      	movs	r1, #0
 8009880:	68f8      	ldr	r0, [r7, #12]
 8009882:	f008 fb35 	bl	8011ef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009886:	2300      	movs	r3, #0
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	2100      	movs	r1, #0
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f008 fb24 	bl	8011ef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b082      	sub	sp, #8
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2204      	movs	r2, #4
 80098be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80098c2:	2300      	movs	r3, #0
 80098c4:	2200      	movs	r2, #0
 80098c6:	2100      	movs	r1, #0
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f008 faf0 	bl	8011eae <USBD_LL_Transmit>

  return USBD_OK;
 80098ce:	2300      	movs	r3, #0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3708      	adds	r7, #8
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}

080098d8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2205      	movs	r2, #5
 80098e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80098e8:	2300      	movs	r3, #0
 80098ea:	2200      	movs	r2, #0
 80098ec:	2100      	movs	r1, #0
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f008 fafe 	bl	8011ef0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098f4:	2300      	movs	r3, #0
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3708      	adds	r7, #8
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
	...

08009900 <__NVIC_SetPriority>:
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	6039      	str	r1, [r7, #0]
 800990a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800990c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009910:	2b00      	cmp	r3, #0
 8009912:	db0a      	blt.n	800992a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	b2da      	uxtb	r2, r3
 8009918:	490c      	ldr	r1, [pc, #48]	; (800994c <__NVIC_SetPriority+0x4c>)
 800991a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800991e:	0112      	lsls	r2, r2, #4
 8009920:	b2d2      	uxtb	r2, r2
 8009922:	440b      	add	r3, r1
 8009924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009928:	e00a      	b.n	8009940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	b2da      	uxtb	r2, r3
 800992e:	4908      	ldr	r1, [pc, #32]	; (8009950 <__NVIC_SetPriority+0x50>)
 8009930:	79fb      	ldrb	r3, [r7, #7]
 8009932:	f003 030f 	and.w	r3, r3, #15
 8009936:	3b04      	subs	r3, #4
 8009938:	0112      	lsls	r2, r2, #4
 800993a:	b2d2      	uxtb	r2, r2
 800993c:	440b      	add	r3, r1
 800993e:	761a      	strb	r2, [r3, #24]
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	e000e100 	.word	0xe000e100
 8009950:	e000ed00 	.word	0xe000ed00

08009954 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009954:	b580      	push	{r7, lr}
 8009956:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009958:	4b05      	ldr	r3, [pc, #20]	; (8009970 <SysTick_Handler+0x1c>)
 800995a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800995c:	f001 fdaa 	bl	800b4b4 <xTaskGetSchedulerState>
 8009960:	4603      	mov	r3, r0
 8009962:	2b01      	cmp	r3, #1
 8009964:	d001      	beq.n	800996a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009966:	f002 fc6f 	bl	800c248 <xPortSysTickHandler>
  }
}
 800996a:	bf00      	nop
 800996c:	bd80      	pop	{r7, pc}
 800996e:	bf00      	nop
 8009970:	e000e010 	.word	0xe000e010

08009974 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009974:	b580      	push	{r7, lr}
 8009976:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009978:	2100      	movs	r1, #0
 800997a:	f06f 0004 	mvn.w	r0, #4
 800997e:	f7ff ffbf 	bl	8009900 <__NVIC_SetPriority>
#endif
}
 8009982:	bf00      	nop
 8009984:	bd80      	pop	{r7, pc}
	...

08009988 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009988:	b480      	push	{r7}
 800998a:	b083      	sub	sp, #12
 800998c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800998e:	f3ef 8305 	mrs	r3, IPSR
 8009992:	603b      	str	r3, [r7, #0]
  return(result);
 8009994:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009996:	2b00      	cmp	r3, #0
 8009998:	d003      	beq.n	80099a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800999a:	f06f 0305 	mvn.w	r3, #5
 800999e:	607b      	str	r3, [r7, #4]
 80099a0:	e00c      	b.n	80099bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80099a2:	4b0a      	ldr	r3, [pc, #40]	; (80099cc <osKernelInitialize+0x44>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d105      	bne.n	80099b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80099aa:	4b08      	ldr	r3, [pc, #32]	; (80099cc <osKernelInitialize+0x44>)
 80099ac:	2201      	movs	r2, #1
 80099ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	607b      	str	r3, [r7, #4]
 80099b4:	e002      	b.n	80099bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80099b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80099bc:	687b      	ldr	r3, [r7, #4]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	370c      	adds	r7, #12
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr
 80099ca:	bf00      	nop
 80099cc:	20000230 	.word	0x20000230

080099d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80099d6:	f3ef 8305 	mrs	r3, IPSR
 80099da:	603b      	str	r3, [r7, #0]
  return(result);
 80099dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d003      	beq.n	80099ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80099e2:	f06f 0305 	mvn.w	r3, #5
 80099e6:	607b      	str	r3, [r7, #4]
 80099e8:	e010      	b.n	8009a0c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80099ea:	4b0b      	ldr	r3, [pc, #44]	; (8009a18 <osKernelStart+0x48>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d109      	bne.n	8009a06 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80099f2:	f7ff ffbf 	bl	8009974 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80099f6:	4b08      	ldr	r3, [pc, #32]	; (8009a18 <osKernelStart+0x48>)
 80099f8:	2202      	movs	r2, #2
 80099fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80099fc:	f001 f8e6 	bl	800abcc <vTaskStartScheduler>
      stat = osOK;
 8009a00:	2300      	movs	r3, #0
 8009a02:	607b      	str	r3, [r7, #4]
 8009a04:	e002      	b.n	8009a0c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009a06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009a0c:	687b      	ldr	r3, [r7, #4]
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3708      	adds	r7, #8
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	20000230 	.word	0x20000230

08009a1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b08e      	sub	sp, #56	; 0x38
 8009a20:	af04      	add	r7, sp, #16
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a2c:	f3ef 8305 	mrs	r3, IPSR
 8009a30:	617b      	str	r3, [r7, #20]
  return(result);
 8009a32:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d17e      	bne.n	8009b36 <osThreadNew+0x11a>
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d07b      	beq.n	8009b36 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009a3e:	2380      	movs	r3, #128	; 0x80
 8009a40:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009a42:	2318      	movs	r3, #24
 8009a44:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009a46:	2300      	movs	r3, #0
 8009a48:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009a4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009a4e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d045      	beq.n	8009ae2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d002      	beq.n	8009a64 <osThreadNew+0x48>
        name = attr->name;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	699b      	ldr	r3, [r3, #24]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d002      	beq.n	8009a72 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	699b      	ldr	r3, [r3, #24]
 8009a70:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d008      	beq.n	8009a8a <osThreadNew+0x6e>
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	2b38      	cmp	r3, #56	; 0x38
 8009a7c:	d805      	bhi.n	8009a8a <osThreadNew+0x6e>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	f003 0301 	and.w	r3, r3, #1
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d001      	beq.n	8009a8e <osThreadNew+0x72>
        return (NULL);
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	e054      	b.n	8009b38 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	695b      	ldr	r3, [r3, #20]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d003      	beq.n	8009a9e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	695b      	ldr	r3, [r3, #20]
 8009a9a:	089b      	lsrs	r3, r3, #2
 8009a9c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	689b      	ldr	r3, [r3, #8]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d00e      	beq.n	8009ac4 <osThreadNew+0xa8>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	2b5f      	cmp	r3, #95	; 0x5f
 8009aac:	d90a      	bls.n	8009ac4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d006      	beq.n	8009ac4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	695b      	ldr	r3, [r3, #20]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d002      	beq.n	8009ac4 <osThreadNew+0xa8>
        mem = 1;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	61bb      	str	r3, [r7, #24]
 8009ac2:	e010      	b.n	8009ae6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d10c      	bne.n	8009ae6 <osThreadNew+0xca>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d108      	bne.n	8009ae6 <osThreadNew+0xca>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	691b      	ldr	r3, [r3, #16]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d104      	bne.n	8009ae6 <osThreadNew+0xca>
          mem = 0;
 8009adc:	2300      	movs	r3, #0
 8009ade:	61bb      	str	r3, [r7, #24]
 8009ae0:	e001      	b.n	8009ae6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009ae6:	69bb      	ldr	r3, [r7, #24]
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d110      	bne.n	8009b0e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009af0:	687a      	ldr	r2, [r7, #4]
 8009af2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009af4:	9202      	str	r2, [sp, #8]
 8009af6:	9301      	str	r3, [sp, #4]
 8009af8:	69fb      	ldr	r3, [r7, #28]
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	6a3a      	ldr	r2, [r7, #32]
 8009b00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b02:	68f8      	ldr	r0, [r7, #12]
 8009b04:	f000 fe0c 	bl	800a720 <xTaskCreateStatic>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	613b      	str	r3, [r7, #16]
 8009b0c:	e013      	b.n	8009b36 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d110      	bne.n	8009b36 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009b14:	6a3b      	ldr	r3, [r7, #32]
 8009b16:	b29a      	uxth	r2, r3
 8009b18:	f107 0310 	add.w	r3, r7, #16
 8009b1c:	9301      	str	r3, [sp, #4]
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	9300      	str	r3, [sp, #0]
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009b26:	68f8      	ldr	r0, [r7, #12]
 8009b28:	f000 fe57 	bl	800a7da <xTaskCreate>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d001      	beq.n	8009b36 <osThreadNew+0x11a>
            hTask = NULL;
 8009b32:	2300      	movs	r3, #0
 8009b34:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009b36:	693b      	ldr	r3, [r7, #16]
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3728      	adds	r7, #40	; 0x28
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b084      	sub	sp, #16
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b48:	f3ef 8305 	mrs	r3, IPSR
 8009b4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009b4e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d003      	beq.n	8009b5c <osDelay+0x1c>
    stat = osErrorISR;
 8009b54:	f06f 0305 	mvn.w	r3, #5
 8009b58:	60fb      	str	r3, [r7, #12]
 8009b5a:	e007      	b.n	8009b6c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d002      	beq.n	8009b6c <osDelay+0x2c>
      vTaskDelay(ticks);
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 fffc 	bl	800ab64 <vTaskDelay>
    }
  }

  return (stat);
 8009b6c:	68fb      	ldr	r3, [r7, #12]
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
	...

08009b78 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009b78:	b480      	push	{r7}
 8009b7a:	b085      	sub	sp, #20
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	4a07      	ldr	r2, [pc, #28]	; (8009ba4 <vApplicationGetIdleTaskMemory+0x2c>)
 8009b88:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	4a06      	ldr	r2, [pc, #24]	; (8009ba8 <vApplicationGetIdleTaskMemory+0x30>)
 8009b8e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2280      	movs	r2, #128	; 0x80
 8009b94:	601a      	str	r2, [r3, #0]
}
 8009b96:	bf00      	nop
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr
 8009ba2:	bf00      	nop
 8009ba4:	20000234 	.word	0x20000234
 8009ba8:	20000294 	.word	0x20000294

08009bac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	60f8      	str	r0, [r7, #12]
 8009bb4:	60b9      	str	r1, [r7, #8]
 8009bb6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	4a07      	ldr	r2, [pc, #28]	; (8009bd8 <vApplicationGetTimerTaskMemory+0x2c>)
 8009bbc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	4a06      	ldr	r2, [pc, #24]	; (8009bdc <vApplicationGetTimerTaskMemory+0x30>)
 8009bc2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009bca:	601a      	str	r2, [r3, #0]
}
 8009bcc:	bf00      	nop
 8009bce:	3714      	adds	r7, #20
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr
 8009bd8:	20000494 	.word	0x20000494
 8009bdc:	200004f4 	.word	0x200004f4

08009be0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f103 0208 	add.w	r2, r3, #8
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009bf8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f103 0208 	add.w	r2, r3, #8
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f103 0208 	add.w	r2, r3, #8
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009c14:	bf00      	nop
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr

08009c20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009c2e:	bf00      	nop
 8009c30:	370c      	adds	r7, #12
 8009c32:	46bd      	mov	sp, r7
 8009c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c38:	4770      	bx	lr

08009c3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	b085      	sub	sp, #20
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	6078      	str	r0, [r7, #4]
 8009c42:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	689a      	ldr	r2, [r3, #8]
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	683a      	ldr	r2, [r7, #0]
 8009c5e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	683a      	ldr	r2, [r7, #0]
 8009c64:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	601a      	str	r2, [r3, #0]
}
 8009c76:	bf00      	nop
 8009c78:	3714      	adds	r7, #20
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c82:	b480      	push	{r7}
 8009c84:	b085      	sub	sp, #20
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009c8c:	683b      	ldr	r3, [r7, #0]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c98:	d103      	bne.n	8009ca2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	60fb      	str	r3, [r7, #12]
 8009ca0:	e00c      	b.n	8009cbc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	3308      	adds	r3, #8
 8009ca6:	60fb      	str	r3, [r7, #12]
 8009ca8:	e002      	b.n	8009cb0 <vListInsert+0x2e>
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	685b      	ldr	r3, [r3, #4]
 8009cae:	60fb      	str	r3, [r7, #12]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	685b      	ldr	r3, [r3, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	68ba      	ldr	r2, [r7, #8]
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d2f6      	bcs.n	8009caa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	685a      	ldr	r2, [r3, #4]
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	683a      	ldr	r2, [r7, #0]
 8009cca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	68fa      	ldr	r2, [r7, #12]
 8009cd0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	683a      	ldr	r2, [r7, #0]
 8009cd6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	1c5a      	adds	r2, r3, #1
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	601a      	str	r2, [r3, #0]
}
 8009ce8:	bf00      	nop
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	691b      	ldr	r3, [r3, #16]
 8009d00:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	687a      	ldr	r2, [r7, #4]
 8009d08:	6892      	ldr	r2, [r2, #8]
 8009d0a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	689b      	ldr	r3, [r3, #8]
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	6852      	ldr	r2, [r2, #4]
 8009d14:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d103      	bne.n	8009d28 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	689a      	ldr	r2, [r3, #8]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	1e5a      	subs	r2, r3, #1
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d10a      	bne.n	8009d72 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d5c:	f04f 0320 	mov.w	r3, #32
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009d6e:	bf00      	nop
 8009d70:	e7fe      	b.n	8009d70 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009d72:	f002 f9d7 	bl	800c124 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7e:	68f9      	ldr	r1, [r7, #12]
 8009d80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009d82:	fb01 f303 	mul.w	r3, r1, r3
 8009d86:	441a      	add	r2, r3
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681a      	ldr	r2, [r3, #0]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009da2:	3b01      	subs	r3, #1
 8009da4:	68f9      	ldr	r1, [r7, #12]
 8009da6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009da8:	fb01 f303 	mul.w	r3, r1, r3
 8009dac:	441a      	add	r2, r3
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	22ff      	movs	r2, #255	; 0xff
 8009db6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	22ff      	movs	r2, #255	; 0xff
 8009dbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d114      	bne.n	8009df2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	691b      	ldr	r3, [r3, #16]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d01a      	beq.n	8009e06 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	3310      	adds	r3, #16
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f001 f99f 	bl	800b118 <xTaskRemoveFromEventList>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d012      	beq.n	8009e06 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009de0:	4b0c      	ldr	r3, [pc, #48]	; (8009e14 <xQueueGenericReset+0xcc>)
 8009de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009de6:	601a      	str	r2, [r3, #0]
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	e009      	b.n	8009e06 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	3310      	adds	r3, #16
 8009df6:	4618      	mov	r0, r3
 8009df8:	f7ff fef2 	bl	8009be0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	3324      	adds	r3, #36	; 0x24
 8009e00:	4618      	mov	r0, r3
 8009e02:	f7ff feed 	bl	8009be0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009e06:	f002 f9bd 	bl	800c184 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009e0a:	2301      	movs	r3, #1
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3710      	adds	r7, #16
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	e000ed04 	.word	0xe000ed04

08009e18 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009e18:	b580      	push	{r7, lr}
 8009e1a:	b08e      	sub	sp, #56	; 0x38
 8009e1c:	af02      	add	r7, sp, #8
 8009e1e:	60f8      	str	r0, [r7, #12]
 8009e20:	60b9      	str	r1, [r7, #8]
 8009e22:	607a      	str	r2, [r7, #4]
 8009e24:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d10a      	bne.n	8009e42 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009e2c:	f04f 0320 	mov.w	r3, #32
 8009e30:	f383 8811 	msr	BASEPRI, r3
 8009e34:	f3bf 8f6f 	isb	sy
 8009e38:	f3bf 8f4f 	dsb	sy
 8009e3c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e3e:	bf00      	nop
 8009e40:	e7fe      	b.n	8009e40 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d10a      	bne.n	8009e5e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009e48:	f04f 0320 	mov.w	r3, #32
 8009e4c:	f383 8811 	msr	BASEPRI, r3
 8009e50:	f3bf 8f6f 	isb	sy
 8009e54:	f3bf 8f4f 	dsb	sy
 8009e58:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e5a:	bf00      	nop
 8009e5c:	e7fe      	b.n	8009e5c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d002      	beq.n	8009e6a <xQueueGenericCreateStatic+0x52>
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d001      	beq.n	8009e6e <xQueueGenericCreateStatic+0x56>
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e000      	b.n	8009e70 <xQueueGenericCreateStatic+0x58>
 8009e6e:	2300      	movs	r3, #0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10a      	bne.n	8009e8a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009e74:	f04f 0320 	mov.w	r3, #32
 8009e78:	f383 8811 	msr	BASEPRI, r3
 8009e7c:	f3bf 8f6f 	isb	sy
 8009e80:	f3bf 8f4f 	dsb	sy
 8009e84:	623b      	str	r3, [r7, #32]
}
 8009e86:	bf00      	nop
 8009e88:	e7fe      	b.n	8009e88 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d102      	bne.n	8009e96 <xQueueGenericCreateStatic+0x7e>
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d101      	bne.n	8009e9a <xQueueGenericCreateStatic+0x82>
 8009e96:	2301      	movs	r3, #1
 8009e98:	e000      	b.n	8009e9c <xQueueGenericCreateStatic+0x84>
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d10a      	bne.n	8009eb6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009ea0:	f04f 0320 	mov.w	r3, #32
 8009ea4:	f383 8811 	msr	BASEPRI, r3
 8009ea8:	f3bf 8f6f 	isb	sy
 8009eac:	f3bf 8f4f 	dsb	sy
 8009eb0:	61fb      	str	r3, [r7, #28]
}
 8009eb2:	bf00      	nop
 8009eb4:	e7fe      	b.n	8009eb4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009eb6:	2350      	movs	r3, #80	; 0x50
 8009eb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2b50      	cmp	r3, #80	; 0x50
 8009ebe:	d00a      	beq.n	8009ed6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009ec0:	f04f 0320 	mov.w	r3, #32
 8009ec4:	f383 8811 	msr	BASEPRI, r3
 8009ec8:	f3bf 8f6f 	isb	sy
 8009ecc:	f3bf 8f4f 	dsb	sy
 8009ed0:	61bb      	str	r3, [r7, #24]
}
 8009ed2:	bf00      	nop
 8009ed4:	e7fe      	b.n	8009ed4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ed6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d00d      	beq.n	8009efe <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ee4:	2201      	movs	r2, #1
 8009ee6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009eea:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ef0:	9300      	str	r3, [sp, #0]
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	687a      	ldr	r2, [r7, #4]
 8009ef6:	68b9      	ldr	r1, [r7, #8]
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f000 f805 	bl	8009f08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3730      	adds	r7, #48	; 0x30
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b084      	sub	sp, #16
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
 8009f14:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d103      	bne.n	8009f24 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	69ba      	ldr	r2, [r7, #24]
 8009f20:	601a      	str	r2, [r3, #0]
 8009f22:	e002      	b.n	8009f2a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009f24:	69bb      	ldr	r3, [r7, #24]
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	68fa      	ldr	r2, [r7, #12]
 8009f2e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009f36:	2101      	movs	r1, #1
 8009f38:	69b8      	ldr	r0, [r7, #24]
 8009f3a:	f7ff ff05 	bl	8009d48 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009f3e:	69bb      	ldr	r3, [r7, #24]
 8009f40:	78fa      	ldrb	r2, [r7, #3]
 8009f42:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009f46:	bf00      	nop
 8009f48:	3710      	adds	r7, #16
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
	...

08009f50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b08e      	sub	sp, #56	; 0x38
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	607a      	str	r2, [r7, #4]
 8009f5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10a      	bne.n	8009f82 <xQueueGenericSend+0x32>
	__asm volatile
 8009f6c:	f04f 0320 	mov.w	r3, #32
 8009f70:	f383 8811 	msr	BASEPRI, r3
 8009f74:	f3bf 8f6f 	isb	sy
 8009f78:	f3bf 8f4f 	dsb	sy
 8009f7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009f7e:	bf00      	nop
 8009f80:	e7fe      	b.n	8009f80 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d103      	bne.n	8009f90 <xQueueGenericSend+0x40>
 8009f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d101      	bne.n	8009f94 <xQueueGenericSend+0x44>
 8009f90:	2301      	movs	r3, #1
 8009f92:	e000      	b.n	8009f96 <xQueueGenericSend+0x46>
 8009f94:	2300      	movs	r3, #0
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d10a      	bne.n	8009fb0 <xQueueGenericSend+0x60>
	__asm volatile
 8009f9a:	f04f 0320 	mov.w	r3, #32
 8009f9e:	f383 8811 	msr	BASEPRI, r3
 8009fa2:	f3bf 8f6f 	isb	sy
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009fac:	bf00      	nop
 8009fae:	e7fe      	b.n	8009fae <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d103      	bne.n	8009fbe <xQueueGenericSend+0x6e>
 8009fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d101      	bne.n	8009fc2 <xQueueGenericSend+0x72>
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	e000      	b.n	8009fc4 <xQueueGenericSend+0x74>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d10a      	bne.n	8009fde <xQueueGenericSend+0x8e>
	__asm volatile
 8009fc8:	f04f 0320 	mov.w	r3, #32
 8009fcc:	f383 8811 	msr	BASEPRI, r3
 8009fd0:	f3bf 8f6f 	isb	sy
 8009fd4:	f3bf 8f4f 	dsb	sy
 8009fd8:	623b      	str	r3, [r7, #32]
}
 8009fda:	bf00      	nop
 8009fdc:	e7fe      	b.n	8009fdc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009fde:	f001 fa69 	bl	800b4b4 <xTaskGetSchedulerState>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d102      	bne.n	8009fee <xQueueGenericSend+0x9e>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d101      	bne.n	8009ff2 <xQueueGenericSend+0xa2>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e000      	b.n	8009ff4 <xQueueGenericSend+0xa4>
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10a      	bne.n	800a00e <xQueueGenericSend+0xbe>
	__asm volatile
 8009ff8:	f04f 0320 	mov.w	r3, #32
 8009ffc:	f383 8811 	msr	BASEPRI, r3
 800a000:	f3bf 8f6f 	isb	sy
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	61fb      	str	r3, [r7, #28]
}
 800a00a:	bf00      	nop
 800a00c:	e7fe      	b.n	800a00c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a00e:	f002 f889 	bl	800c124 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d302      	bcc.n	800a024 <xQueueGenericSend+0xd4>
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	2b02      	cmp	r3, #2
 800a022:	d129      	bne.n	800a078 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a024:	683a      	ldr	r2, [r7, #0]
 800a026:	68b9      	ldr	r1, [r7, #8]
 800a028:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a02a:	f000 fa0b 	bl	800a444 <prvCopyDataToQueue>
 800a02e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a030:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a034:	2b00      	cmp	r3, #0
 800a036:	d010      	beq.n	800a05a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a03a:	3324      	adds	r3, #36	; 0x24
 800a03c:	4618      	mov	r0, r3
 800a03e:	f001 f86b 	bl	800b118 <xTaskRemoveFromEventList>
 800a042:	4603      	mov	r3, r0
 800a044:	2b00      	cmp	r3, #0
 800a046:	d013      	beq.n	800a070 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a048:	4b3f      	ldr	r3, [pc, #252]	; (800a148 <xQueueGenericSend+0x1f8>)
 800a04a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a04e:	601a      	str	r2, [r3, #0]
 800a050:	f3bf 8f4f 	dsb	sy
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	e00a      	b.n	800a070 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a05a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d007      	beq.n	800a070 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a060:	4b39      	ldr	r3, [pc, #228]	; (800a148 <xQueueGenericSend+0x1f8>)
 800a062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a066:	601a      	str	r2, [r3, #0]
 800a068:	f3bf 8f4f 	dsb	sy
 800a06c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a070:	f002 f888 	bl	800c184 <vPortExitCritical>
				return pdPASS;
 800a074:	2301      	movs	r3, #1
 800a076:	e063      	b.n	800a140 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d103      	bne.n	800a086 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a07e:	f002 f881 	bl	800c184 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a082:	2300      	movs	r3, #0
 800a084:	e05c      	b.n	800a140 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a086:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d106      	bne.n	800a09a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a08c:	f107 0314 	add.w	r3, r7, #20
 800a090:	4618      	mov	r0, r3
 800a092:	f001 f8a5 	bl	800b1e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a096:	2301      	movs	r3, #1
 800a098:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a09a:	f002 f873 	bl	800c184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a09e:	f000 fdfd 	bl	800ac9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a0a2:	f002 f83f 	bl	800c124 <vPortEnterCritical>
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a0ac:	b25b      	sxtb	r3, r3
 800a0ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0b2:	d103      	bne.n	800a0bc <xQueueGenericSend+0x16c>
 800a0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a0c2:	b25b      	sxtb	r3, r3
 800a0c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0c8:	d103      	bne.n	800a0d2 <xQueueGenericSend+0x182>
 800a0ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a0d2:	f002 f857 	bl	800c184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a0d6:	1d3a      	adds	r2, r7, #4
 800a0d8:	f107 0314 	add.w	r3, r7, #20
 800a0dc:	4611      	mov	r1, r2
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f001 f894 	bl	800b20c <xTaskCheckForTimeOut>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d124      	bne.n	800a134 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a0ea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a0ec:	f000 faa2 	bl	800a634 <prvIsQueueFull>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d018      	beq.n	800a128 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a0f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0f8:	3310      	adds	r3, #16
 800a0fa:	687a      	ldr	r2, [r7, #4]
 800a0fc:	4611      	mov	r1, r2
 800a0fe:	4618      	mov	r0, r3
 800a100:	f000 ffba 	bl	800b078 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a104:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a106:	f000 fa2d 	bl	800a564 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a10a:	f000 fdd5 	bl	800acb8 <xTaskResumeAll>
 800a10e:	4603      	mov	r3, r0
 800a110:	2b00      	cmp	r3, #0
 800a112:	f47f af7c 	bne.w	800a00e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a116:	4b0c      	ldr	r3, [pc, #48]	; (800a148 <xQueueGenericSend+0x1f8>)
 800a118:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a11c:	601a      	str	r2, [r3, #0]
 800a11e:	f3bf 8f4f 	dsb	sy
 800a122:	f3bf 8f6f 	isb	sy
 800a126:	e772      	b.n	800a00e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a128:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a12a:	f000 fa1b 	bl	800a564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a12e:	f000 fdc3 	bl	800acb8 <xTaskResumeAll>
 800a132:	e76c      	b.n	800a00e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a134:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a136:	f000 fa15 	bl	800a564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a13a:	f000 fdbd 	bl	800acb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a13e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a140:	4618      	mov	r0, r3
 800a142:	3738      	adds	r7, #56	; 0x38
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}
 800a148:	e000ed04 	.word	0xe000ed04

0800a14c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b090      	sub	sp, #64	; 0x40
 800a150:	af00      	add	r7, sp, #0
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	60b9      	str	r1, [r7, #8]
 800a156:	607a      	str	r2, [r7, #4]
 800a158:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a160:	2b00      	cmp	r3, #0
 800a162:	d10a      	bne.n	800a17a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a164:	f04f 0320 	mov.w	r3, #32
 800a168:	f383 8811 	msr	BASEPRI, r3
 800a16c:	f3bf 8f6f 	isb	sy
 800a170:	f3bf 8f4f 	dsb	sy
 800a174:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a176:	bf00      	nop
 800a178:	e7fe      	b.n	800a178 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d103      	bne.n	800a188 <xQueueGenericSendFromISR+0x3c>
 800a180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a184:	2b00      	cmp	r3, #0
 800a186:	d101      	bne.n	800a18c <xQueueGenericSendFromISR+0x40>
 800a188:	2301      	movs	r3, #1
 800a18a:	e000      	b.n	800a18e <xQueueGenericSendFromISR+0x42>
 800a18c:	2300      	movs	r3, #0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d10a      	bne.n	800a1a8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a192:	f04f 0320 	mov.w	r3, #32
 800a196:	f383 8811 	msr	BASEPRI, r3
 800a19a:	f3bf 8f6f 	isb	sy
 800a19e:	f3bf 8f4f 	dsb	sy
 800a1a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a1a4:	bf00      	nop
 800a1a6:	e7fe      	b.n	800a1a6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d103      	bne.n	800a1b6 <xQueueGenericSendFromISR+0x6a>
 800a1ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1b2:	2b01      	cmp	r3, #1
 800a1b4:	d101      	bne.n	800a1ba <xQueueGenericSendFromISR+0x6e>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	e000      	b.n	800a1bc <xQueueGenericSendFromISR+0x70>
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d10a      	bne.n	800a1d6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a1c0:	f04f 0320 	mov.w	r3, #32
 800a1c4:	f383 8811 	msr	BASEPRI, r3
 800a1c8:	f3bf 8f6f 	isb	sy
 800a1cc:	f3bf 8f4f 	dsb	sy
 800a1d0:	623b      	str	r3, [r7, #32]
}
 800a1d2:	bf00      	nop
 800a1d4:	e7fe      	b.n	800a1d4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1d6:	f002 f887 	bl	800c2e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a1da:	f3ef 8211 	mrs	r2, BASEPRI
 800a1de:	f04f 0320 	mov.w	r3, #32
 800a1e2:	f383 8811 	msr	BASEPRI, r3
 800a1e6:	f3bf 8f6f 	isb	sy
 800a1ea:	f3bf 8f4f 	dsb	sy
 800a1ee:	61fa      	str	r2, [r7, #28]
 800a1f0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a1f2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a1f4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d302      	bcc.n	800a208 <xQueueGenericSendFromISR+0xbc>
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	2b02      	cmp	r3, #2
 800a206:	d12f      	bne.n	800a268 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a20a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a20e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a216:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a218:	683a      	ldr	r2, [r7, #0]
 800a21a:	68b9      	ldr	r1, [r7, #8]
 800a21c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a21e:	f000 f911 	bl	800a444 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a222:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a226:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a22a:	d112      	bne.n	800a252 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a22e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a230:	2b00      	cmp	r3, #0
 800a232:	d016      	beq.n	800a262 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a236:	3324      	adds	r3, #36	; 0x24
 800a238:	4618      	mov	r0, r3
 800a23a:	f000 ff6d 	bl	800b118 <xTaskRemoveFromEventList>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d00e      	beq.n	800a262 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00b      	beq.n	800a262 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2201      	movs	r2, #1
 800a24e:	601a      	str	r2, [r3, #0]
 800a250:	e007      	b.n	800a262 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a252:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a256:	3301      	adds	r3, #1
 800a258:	b2db      	uxtb	r3, r3
 800a25a:	b25a      	sxtb	r2, r3
 800a25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a25e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a262:	2301      	movs	r3, #1
 800a264:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a266:	e001      	b.n	800a26c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a268:	2300      	movs	r3, #0
 800a26a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a26c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a26e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a276:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3740      	adds	r7, #64	; 0x40
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
	...

0800a284 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b08c      	sub	sp, #48	; 0x30
 800a288:	af00      	add	r7, sp, #0
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a290:	2300      	movs	r3, #0
 800a292:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d10a      	bne.n	800a2b4 <xQueueReceive+0x30>
	__asm volatile
 800a29e:	f04f 0320 	mov.w	r3, #32
 800a2a2:	f383 8811 	msr	BASEPRI, r3
 800a2a6:	f3bf 8f6f 	isb	sy
 800a2aa:	f3bf 8f4f 	dsb	sy
 800a2ae:	623b      	str	r3, [r7, #32]
}
 800a2b0:	bf00      	nop
 800a2b2:	e7fe      	b.n	800a2b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d103      	bne.n	800a2c2 <xQueueReceive+0x3e>
 800a2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d101      	bne.n	800a2c6 <xQueueReceive+0x42>
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e000      	b.n	800a2c8 <xQueueReceive+0x44>
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d10a      	bne.n	800a2e2 <xQueueReceive+0x5e>
	__asm volatile
 800a2cc:	f04f 0320 	mov.w	r3, #32
 800a2d0:	f383 8811 	msr	BASEPRI, r3
 800a2d4:	f3bf 8f6f 	isb	sy
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	61fb      	str	r3, [r7, #28]
}
 800a2de:	bf00      	nop
 800a2e0:	e7fe      	b.n	800a2e0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a2e2:	f001 f8e7 	bl	800b4b4 <xTaskGetSchedulerState>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d102      	bne.n	800a2f2 <xQueueReceive+0x6e>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d101      	bne.n	800a2f6 <xQueueReceive+0x72>
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	e000      	b.n	800a2f8 <xQueueReceive+0x74>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d10a      	bne.n	800a312 <xQueueReceive+0x8e>
	__asm volatile
 800a2fc:	f04f 0320 	mov.w	r3, #32
 800a300:	f383 8811 	msr	BASEPRI, r3
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	f3bf 8f4f 	dsb	sy
 800a30c:	61bb      	str	r3, [r7, #24]
}
 800a30e:	bf00      	nop
 800a310:	e7fe      	b.n	800a310 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a312:	f001 ff07 	bl	800c124 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a31a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a31c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d01f      	beq.n	800a362 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a322:	68b9      	ldr	r1, [r7, #8]
 800a324:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a326:	f000 f8f7 	bl	800a518 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a32a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a32c:	1e5a      	subs	r2, r3, #1
 800a32e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a330:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a334:	691b      	ldr	r3, [r3, #16]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00f      	beq.n	800a35a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a33a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a33c:	3310      	adds	r3, #16
 800a33e:	4618      	mov	r0, r3
 800a340:	f000 feea 	bl	800b118 <xTaskRemoveFromEventList>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d007      	beq.n	800a35a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a34a:	4b3d      	ldr	r3, [pc, #244]	; (800a440 <xQueueReceive+0x1bc>)
 800a34c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a350:	601a      	str	r2, [r3, #0]
 800a352:	f3bf 8f4f 	dsb	sy
 800a356:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a35a:	f001 ff13 	bl	800c184 <vPortExitCritical>
				return pdPASS;
 800a35e:	2301      	movs	r3, #1
 800a360:	e069      	b.n	800a436 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d103      	bne.n	800a370 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a368:	f001 ff0c 	bl	800c184 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a36c:	2300      	movs	r3, #0
 800a36e:	e062      	b.n	800a436 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a372:	2b00      	cmp	r3, #0
 800a374:	d106      	bne.n	800a384 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a376:	f107 0310 	add.w	r3, r7, #16
 800a37a:	4618      	mov	r0, r3
 800a37c:	f000 ff30 	bl	800b1e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a380:	2301      	movs	r3, #1
 800a382:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a384:	f001 fefe 	bl	800c184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a388:	f000 fc88 	bl	800ac9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a38c:	f001 feca 	bl	800c124 <vPortEnterCritical>
 800a390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a392:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a396:	b25b      	sxtb	r3, r3
 800a398:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a39c:	d103      	bne.n	800a3a6 <xQueueReceive+0x122>
 800a39e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3a8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3ac:	b25b      	sxtb	r3, r3
 800a3ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3b2:	d103      	bne.n	800a3bc <xQueueReceive+0x138>
 800a3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3bc:	f001 fee2 	bl	800c184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a3c0:	1d3a      	adds	r2, r7, #4
 800a3c2:	f107 0310 	add.w	r3, r7, #16
 800a3c6:	4611      	mov	r1, r2
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	f000 ff1f 	bl	800b20c <xTaskCheckForTimeOut>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d123      	bne.n	800a41c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a3d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3d6:	f000 f917 	bl	800a608 <prvIsQueueEmpty>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d017      	beq.n	800a410 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a3e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e2:	3324      	adds	r3, #36	; 0x24
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	4611      	mov	r1, r2
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f000 fe45 	bl	800b078 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a3ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a3f0:	f000 f8b8 	bl	800a564 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a3f4:	f000 fc60 	bl	800acb8 <xTaskResumeAll>
 800a3f8:	4603      	mov	r3, r0
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d189      	bne.n	800a312 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a3fe:	4b10      	ldr	r3, [pc, #64]	; (800a440 <xQueueReceive+0x1bc>)
 800a400:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a404:	601a      	str	r2, [r3, #0]
 800a406:	f3bf 8f4f 	dsb	sy
 800a40a:	f3bf 8f6f 	isb	sy
 800a40e:	e780      	b.n	800a312 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a410:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a412:	f000 f8a7 	bl	800a564 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a416:	f000 fc4f 	bl	800acb8 <xTaskResumeAll>
 800a41a:	e77a      	b.n	800a312 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a41c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a41e:	f000 f8a1 	bl	800a564 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a422:	f000 fc49 	bl	800acb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a426:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a428:	f000 f8ee 	bl	800a608 <prvIsQueueEmpty>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	f43f af6f 	beq.w	800a312 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a434:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a436:	4618      	mov	r0, r3
 800a438:	3730      	adds	r7, #48	; 0x30
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	e000ed04 	.word	0xe000ed04

0800a444 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b086      	sub	sp, #24
 800a448:	af00      	add	r7, sp, #0
 800a44a:	60f8      	str	r0, [r7, #12]
 800a44c:	60b9      	str	r1, [r7, #8]
 800a44e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a450:	2300      	movs	r3, #0
 800a452:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a458:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d10d      	bne.n	800a47e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d14d      	bne.n	800a506 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	689b      	ldr	r3, [r3, #8]
 800a46e:	4618      	mov	r0, r3
 800a470:	f001 f83e 	bl	800b4f0 <xTaskPriorityDisinherit>
 800a474:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	2200      	movs	r2, #0
 800a47a:	609a      	str	r2, [r3, #8]
 800a47c:	e043      	b.n	800a506 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d119      	bne.n	800a4b8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	6858      	ldr	r0, [r3, #4]
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48c:	461a      	mov	r2, r3
 800a48e:	68b9      	ldr	r1, [r7, #8]
 800a490:	f007 ff04 	bl	801229c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	685a      	ldr	r2, [r3, #4]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a49c:	441a      	add	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	685a      	ldr	r2, [r3, #4]
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	689b      	ldr	r3, [r3, #8]
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d32b      	bcc.n	800a506 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681a      	ldr	r2, [r3, #0]
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	605a      	str	r2, [r3, #4]
 800a4b6:	e026      	b.n	800a506 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	68d8      	ldr	r0, [r3, #12]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	68b9      	ldr	r1, [r7, #8]
 800a4c4:	f007 feea 	bl	801229c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	68da      	ldr	r2, [r3, #12]
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d0:	425b      	negs	r3, r3
 800a4d2:	441a      	add	r2, r3
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	68da      	ldr	r2, [r3, #12]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	429a      	cmp	r2, r3
 800a4e2:	d207      	bcs.n	800a4f4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	689a      	ldr	r2, [r3, #8]
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ec:	425b      	negs	r3, r3
 800a4ee:	441a      	add	r2, r3
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2b02      	cmp	r3, #2
 800a4f8:	d105      	bne.n	800a506 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a4fa:	693b      	ldr	r3, [r7, #16]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d002      	beq.n	800a506 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	3b01      	subs	r3, #1
 800a504:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	1c5a      	adds	r2, r3, #1
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a50e:	697b      	ldr	r3, [r7, #20]
}
 800a510:	4618      	mov	r0, r3
 800a512:	3718      	adds	r7, #24
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a526:	2b00      	cmp	r3, #0
 800a528:	d018      	beq.n	800a55c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	68da      	ldr	r2, [r3, #12]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a532:	441a      	add	r2, r3
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	68da      	ldr	r2, [r3, #12]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	689b      	ldr	r3, [r3, #8]
 800a540:	429a      	cmp	r2, r3
 800a542:	d303      	bcc.n	800a54c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	68d9      	ldr	r1, [r3, #12]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a554:	461a      	mov	r2, r3
 800a556:	6838      	ldr	r0, [r7, #0]
 800a558:	f007 fea0 	bl	801229c <memcpy>
	}
}
 800a55c:	bf00      	nop
 800a55e:	3708      	adds	r7, #8
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a56c:	f001 fdda 	bl	800c124 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a576:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a578:	e011      	b.n	800a59e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d012      	beq.n	800a5a8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	3324      	adds	r3, #36	; 0x24
 800a586:	4618      	mov	r0, r3
 800a588:	f000 fdc6 	bl	800b118 <xTaskRemoveFromEventList>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d001      	beq.n	800a596 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a592:	f000 fe9d 	bl	800b2d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a596:	7bfb      	ldrb	r3, [r7, #15]
 800a598:	3b01      	subs	r3, #1
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a59e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	dce9      	bgt.n	800a57a <prvUnlockQueue+0x16>
 800a5a6:	e000      	b.n	800a5aa <prvUnlockQueue+0x46>
					break;
 800a5a8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	22ff      	movs	r2, #255	; 0xff
 800a5ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a5b2:	f001 fde7 	bl	800c184 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a5b6:	f001 fdb5 	bl	800c124 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5c0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5c2:	e011      	b.n	800a5e8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d012      	beq.n	800a5f2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	3310      	adds	r3, #16
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f000 fda1 	bl	800b118 <xTaskRemoveFromEventList>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d001      	beq.n	800a5e0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a5dc:	f000 fe78 	bl	800b2d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a5e0:	7bbb      	ldrb	r3, [r7, #14]
 800a5e2:	3b01      	subs	r3, #1
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a5e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	dce9      	bgt.n	800a5c4 <prvUnlockQueue+0x60>
 800a5f0:	e000      	b.n	800a5f4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a5f2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	22ff      	movs	r2, #255	; 0xff
 800a5f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a5fc:	f001 fdc2 	bl	800c184 <vPortExitCritical>
}
 800a600:	bf00      	nop
 800a602:	3710      	adds	r7, #16
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}

0800a608 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b084      	sub	sp, #16
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a610:	f001 fd88 	bl	800c124 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d102      	bne.n	800a622 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a61c:	2301      	movs	r3, #1
 800a61e:	60fb      	str	r3, [r7, #12]
 800a620:	e001      	b.n	800a626 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a622:	2300      	movs	r3, #0
 800a624:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a626:	f001 fdad 	bl	800c184 <vPortExitCritical>

	return xReturn;
 800a62a:	68fb      	ldr	r3, [r7, #12]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3710      	adds	r7, #16
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}

0800a634 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b084      	sub	sp, #16
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a63c:	f001 fd72 	bl	800c124 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a648:	429a      	cmp	r2, r3
 800a64a:	d102      	bne.n	800a652 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a64c:	2301      	movs	r3, #1
 800a64e:	60fb      	str	r3, [r7, #12]
 800a650:	e001      	b.n	800a656 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a652:	2300      	movs	r3, #0
 800a654:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a656:	f001 fd95 	bl	800c184 <vPortExitCritical>

	return xReturn;
 800a65a:	68fb      	ldr	r3, [r7, #12]
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3710      	adds	r7, #16
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}

0800a664 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a664:	b480      	push	{r7}
 800a666:	b085      	sub	sp, #20
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
 800a66c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a66e:	2300      	movs	r3, #0
 800a670:	60fb      	str	r3, [r7, #12]
 800a672:	e014      	b.n	800a69e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a674:	4a0f      	ldr	r2, [pc, #60]	; (800a6b4 <vQueueAddToRegistry+0x50>)
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d10b      	bne.n	800a698 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a680:	490c      	ldr	r1, [pc, #48]	; (800a6b4 <vQueueAddToRegistry+0x50>)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	683a      	ldr	r2, [r7, #0]
 800a686:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a68a:	4a0a      	ldr	r2, [pc, #40]	; (800a6b4 <vQueueAddToRegistry+0x50>)
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	00db      	lsls	r3, r3, #3
 800a690:	4413      	add	r3, r2
 800a692:	687a      	ldr	r2, [r7, #4]
 800a694:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a696:	e006      	b.n	800a6a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	3301      	adds	r3, #1
 800a69c:	60fb      	str	r3, [r7, #12]
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2b07      	cmp	r3, #7
 800a6a2:	d9e7      	bls.n	800a674 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a6a4:	bf00      	nop
 800a6a6:	bf00      	nop
 800a6a8:	3714      	adds	r7, #20
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b0:	4770      	bx	lr
 800a6b2:	bf00      	nop
 800a6b4:	20005140 	.word	0x20005140

0800a6b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b086      	sub	sp, #24
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	60f8      	str	r0, [r7, #12]
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a6c8:	f001 fd2c 	bl	800c124 <vPortEnterCritical>
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a6d2:	b25b      	sxtb	r3, r3
 800a6d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6d8:	d103      	bne.n	800a6e2 <vQueueWaitForMessageRestricted+0x2a>
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6e2:	697b      	ldr	r3, [r7, #20]
 800a6e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6e8:	b25b      	sxtb	r3, r3
 800a6ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a6ee:	d103      	bne.n	800a6f8 <vQueueWaitForMessageRestricted+0x40>
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a6f8:	f001 fd44 	bl	800c184 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a700:	2b00      	cmp	r3, #0
 800a702:	d106      	bne.n	800a712 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	3324      	adds	r3, #36	; 0x24
 800a708:	687a      	ldr	r2, [r7, #4]
 800a70a:	68b9      	ldr	r1, [r7, #8]
 800a70c:	4618      	mov	r0, r3
 800a70e:	f000 fcd7 	bl	800b0c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a712:	6978      	ldr	r0, [r7, #20]
 800a714:	f7ff ff26 	bl	800a564 <prvUnlockQueue>
	}
 800a718:	bf00      	nop
 800a71a:	3718      	adds	r7, #24
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a720:	b580      	push	{r7, lr}
 800a722:	b08e      	sub	sp, #56	; 0x38
 800a724:	af04      	add	r7, sp, #16
 800a726:	60f8      	str	r0, [r7, #12]
 800a728:	60b9      	str	r1, [r7, #8]
 800a72a:	607a      	str	r2, [r7, #4]
 800a72c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a72e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a730:	2b00      	cmp	r3, #0
 800a732:	d10a      	bne.n	800a74a <xTaskCreateStatic+0x2a>
	__asm volatile
 800a734:	f04f 0320 	mov.w	r3, #32
 800a738:	f383 8811 	msr	BASEPRI, r3
 800a73c:	f3bf 8f6f 	isb	sy
 800a740:	f3bf 8f4f 	dsb	sy
 800a744:	623b      	str	r3, [r7, #32]
}
 800a746:	bf00      	nop
 800a748:	e7fe      	b.n	800a748 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d10a      	bne.n	800a766 <xTaskCreateStatic+0x46>
	__asm volatile
 800a750:	f04f 0320 	mov.w	r3, #32
 800a754:	f383 8811 	msr	BASEPRI, r3
 800a758:	f3bf 8f6f 	isb	sy
 800a75c:	f3bf 8f4f 	dsb	sy
 800a760:	61fb      	str	r3, [r7, #28]
}
 800a762:	bf00      	nop
 800a764:	e7fe      	b.n	800a764 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a766:	2360      	movs	r3, #96	; 0x60
 800a768:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	2b60      	cmp	r3, #96	; 0x60
 800a76e:	d00a      	beq.n	800a786 <xTaskCreateStatic+0x66>
	__asm volatile
 800a770:	f04f 0320 	mov.w	r3, #32
 800a774:	f383 8811 	msr	BASEPRI, r3
 800a778:	f3bf 8f6f 	isb	sy
 800a77c:	f3bf 8f4f 	dsb	sy
 800a780:	61bb      	str	r3, [r7, #24]
}
 800a782:	bf00      	nop
 800a784:	e7fe      	b.n	800a784 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a786:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d01e      	beq.n	800a7cc <xTaskCreateStatic+0xac>
 800a78e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a790:	2b00      	cmp	r3, #0
 800a792:	d01b      	beq.n	800a7cc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a796:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a79a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a79c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a79e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a0:	2202      	movs	r2, #2
 800a7a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	9303      	str	r3, [sp, #12]
 800a7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ac:	9302      	str	r3, [sp, #8]
 800a7ae:	f107 0314 	add.w	r3, r7, #20
 800a7b2:	9301      	str	r3, [sp, #4]
 800a7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b6:	9300      	str	r3, [sp, #0]
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	68b9      	ldr	r1, [r7, #8]
 800a7be:	68f8      	ldr	r0, [r7, #12]
 800a7c0:	f000 f850 	bl	800a864 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7c6:	f000 f8df 	bl	800a988 <prvAddNewTaskToReadyList>
 800a7ca:	e001      	b.n	800a7d0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a7d0:	697b      	ldr	r3, [r7, #20]
	}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3728      	adds	r7, #40	; 0x28
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b08c      	sub	sp, #48	; 0x30
 800a7de:	af04      	add	r7, sp, #16
 800a7e0:	60f8      	str	r0, [r7, #12]
 800a7e2:	60b9      	str	r1, [r7, #8]
 800a7e4:	603b      	str	r3, [r7, #0]
 800a7e6:	4613      	mov	r3, r2
 800a7e8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a7ea:	88fb      	ldrh	r3, [r7, #6]
 800a7ec:	009b      	lsls	r3, r3, #2
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f001 fdba 	bl	800c368 <pvPortMalloc>
 800a7f4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d00e      	beq.n	800a81a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a7fc:	2060      	movs	r0, #96	; 0x60
 800a7fe:	f001 fdb3 	bl	800c368 <pvPortMalloc>
 800a802:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a804:	69fb      	ldr	r3, [r7, #28]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d003      	beq.n	800a812 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a80a:	69fb      	ldr	r3, [r7, #28]
 800a80c:	697a      	ldr	r2, [r7, #20]
 800a80e:	631a      	str	r2, [r3, #48]	; 0x30
 800a810:	e005      	b.n	800a81e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a812:	6978      	ldr	r0, [r7, #20]
 800a814:	f001 fe74 	bl	800c500 <vPortFree>
 800a818:	e001      	b.n	800a81e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a81a:	2300      	movs	r3, #0
 800a81c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a81e:	69fb      	ldr	r3, [r7, #28]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d017      	beq.n	800a854 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a824:	69fb      	ldr	r3, [r7, #28]
 800a826:	2200      	movs	r2, #0
 800a828:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a82c:	88fa      	ldrh	r2, [r7, #6]
 800a82e:	2300      	movs	r3, #0
 800a830:	9303      	str	r3, [sp, #12]
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	9302      	str	r3, [sp, #8]
 800a836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a838:	9301      	str	r3, [sp, #4]
 800a83a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a83c:	9300      	str	r3, [sp, #0]
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	68b9      	ldr	r1, [r7, #8]
 800a842:	68f8      	ldr	r0, [r7, #12]
 800a844:	f000 f80e 	bl	800a864 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a848:	69f8      	ldr	r0, [r7, #28]
 800a84a:	f000 f89d 	bl	800a988 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a84e:	2301      	movs	r3, #1
 800a850:	61bb      	str	r3, [r7, #24]
 800a852:	e002      	b.n	800a85a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a854:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a858:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a85a:	69bb      	ldr	r3, [r7, #24]
	}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3720      	adds	r7, #32
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b088      	sub	sp, #32
 800a868:	af00      	add	r7, sp, #0
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	60b9      	str	r1, [r7, #8]
 800a86e:	607a      	str	r2, [r7, #4]
 800a870:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a874:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	461a      	mov	r2, r3
 800a87c:	21a5      	movs	r1, #165	; 0xa5
 800a87e:	f007 fd1b 	bl	80122b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a884:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a88c:	3b01      	subs	r3, #1
 800a88e:	009b      	lsls	r3, r3, #2
 800a890:	4413      	add	r3, r2
 800a892:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a894:	69bb      	ldr	r3, [r7, #24]
 800a896:	f023 0307 	bic.w	r3, r3, #7
 800a89a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a89c:	69bb      	ldr	r3, [r7, #24]
 800a89e:	f003 0307 	and.w	r3, r3, #7
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d00a      	beq.n	800a8bc <prvInitialiseNewTask+0x58>
	__asm volatile
 800a8a6:	f04f 0320 	mov.w	r3, #32
 800a8aa:	f383 8811 	msr	BASEPRI, r3
 800a8ae:	f3bf 8f6f 	isb	sy
 800a8b2:	f3bf 8f4f 	dsb	sy
 800a8b6:	617b      	str	r3, [r7, #20]
}
 800a8b8:	bf00      	nop
 800a8ba:	e7fe      	b.n	800a8ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d01f      	beq.n	800a902 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	61fb      	str	r3, [r7, #28]
 800a8c6:	e012      	b.n	800a8ee <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	69fb      	ldr	r3, [r7, #28]
 800a8cc:	4413      	add	r3, r2
 800a8ce:	7819      	ldrb	r1, [r3, #0]
 800a8d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8d2:	69fb      	ldr	r3, [r7, #28]
 800a8d4:	4413      	add	r3, r2
 800a8d6:	3334      	adds	r3, #52	; 0x34
 800a8d8:	460a      	mov	r2, r1
 800a8da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a8dc:	68ba      	ldr	r2, [r7, #8]
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	4413      	add	r3, r2
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d006      	beq.n	800a8f6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a8e8:	69fb      	ldr	r3, [r7, #28]
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	61fb      	str	r3, [r7, #28]
 800a8ee:	69fb      	ldr	r3, [r7, #28]
 800a8f0:	2b0f      	cmp	r3, #15
 800a8f2:	d9e9      	bls.n	800a8c8 <prvInitialiseNewTask+0x64>
 800a8f4:	e000      	b.n	800a8f8 <prvInitialiseNewTask+0x94>
			{
				break;
 800a8f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a900:	e003      	b.n	800a90a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a904:	2200      	movs	r2, #0
 800a906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a90c:	2b37      	cmp	r3, #55	; 0x37
 800a90e:	d901      	bls.n	800a914 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a910:	2337      	movs	r3, #55	; 0x37
 800a912:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a918:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a91a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a91c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a91e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a922:	2200      	movs	r2, #0
 800a924:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a926:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a928:	3304      	adds	r3, #4
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7ff f978 	bl	8009c20 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a932:	3318      	adds	r3, #24
 800a934:	4618      	mov	r0, r3
 800a936:	f7ff f973 	bl	8009c20 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a93a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a93c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a93e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a942:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a948:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a94a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a94c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a94e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a952:	2200      	movs	r2, #0
 800a954:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a958:	2200      	movs	r2, #0
 800a95a:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a95c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a95e:	2200      	movs	r2, #0
 800a960:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a964:	683a      	ldr	r2, [r7, #0]
 800a966:	68f9      	ldr	r1, [r7, #12]
 800a968:	69b8      	ldr	r0, [r7, #24]
 800a96a:	f001 faab 	bl	800bec4 <pxPortInitialiseStack>
 800a96e:	4602      	mov	r2, r0
 800a970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a972:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a976:	2b00      	cmp	r3, #0
 800a978:	d002      	beq.n	800a980 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a97a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a97c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a97e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a980:	bf00      	nop
 800a982:	3720      	adds	r7, #32
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a990:	f001 fbc8 	bl	800c124 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a994:	4b2d      	ldr	r3, [pc, #180]	; (800aa4c <prvAddNewTaskToReadyList+0xc4>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3301      	adds	r3, #1
 800a99a:	4a2c      	ldr	r2, [pc, #176]	; (800aa4c <prvAddNewTaskToReadyList+0xc4>)
 800a99c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a99e:	4b2c      	ldr	r3, [pc, #176]	; (800aa50 <prvAddNewTaskToReadyList+0xc8>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d109      	bne.n	800a9ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a9a6:	4a2a      	ldr	r2, [pc, #168]	; (800aa50 <prvAddNewTaskToReadyList+0xc8>)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a9ac:	4b27      	ldr	r3, [pc, #156]	; (800aa4c <prvAddNewTaskToReadyList+0xc4>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d110      	bne.n	800a9d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a9b4:	f000 fcb0 	bl	800b318 <prvInitialiseTaskLists>
 800a9b8:	e00d      	b.n	800a9d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a9ba:	4b26      	ldr	r3, [pc, #152]	; (800aa54 <prvAddNewTaskToReadyList+0xcc>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d109      	bne.n	800a9d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a9c2:	4b23      	ldr	r3, [pc, #140]	; (800aa50 <prvAddNewTaskToReadyList+0xc8>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d802      	bhi.n	800a9d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a9d0:	4a1f      	ldr	r2, [pc, #124]	; (800aa50 <prvAddNewTaskToReadyList+0xc8>)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a9d6:	4b20      	ldr	r3, [pc, #128]	; (800aa58 <prvAddNewTaskToReadyList+0xd0>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	3301      	adds	r3, #1
 800a9dc:	4a1e      	ldr	r2, [pc, #120]	; (800aa58 <prvAddNewTaskToReadyList+0xd0>)
 800a9de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a9e0:	4b1d      	ldr	r3, [pc, #116]	; (800aa58 <prvAddNewTaskToReadyList+0xd0>)
 800a9e2:	681a      	ldr	r2, [r3, #0]
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9ec:	4b1b      	ldr	r3, [pc, #108]	; (800aa5c <prvAddNewTaskToReadyList+0xd4>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d903      	bls.n	800a9fc <prvAddNewTaskToReadyList+0x74>
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9f8:	4a18      	ldr	r2, [pc, #96]	; (800aa5c <prvAddNewTaskToReadyList+0xd4>)
 800a9fa:	6013      	str	r3, [r2, #0]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa00:	4613      	mov	r3, r2
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	4413      	add	r3, r2
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	4a15      	ldr	r2, [pc, #84]	; (800aa60 <prvAddNewTaskToReadyList+0xd8>)
 800aa0a:	441a      	add	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	3304      	adds	r3, #4
 800aa10:	4619      	mov	r1, r3
 800aa12:	4610      	mov	r0, r2
 800aa14:	f7ff f911 	bl	8009c3a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aa18:	f001 fbb4 	bl	800c184 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aa1c:	4b0d      	ldr	r3, [pc, #52]	; (800aa54 <prvAddNewTaskToReadyList+0xcc>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d00e      	beq.n	800aa42 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aa24:	4b0a      	ldr	r3, [pc, #40]	; (800aa50 <prvAddNewTaskToReadyList+0xc8>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d207      	bcs.n	800aa42 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa32:	4b0c      	ldr	r3, [pc, #48]	; (800aa64 <prvAddNewTaskToReadyList+0xdc>)
 800aa34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa38:	601a      	str	r2, [r3, #0]
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa42:	bf00      	nop
 800aa44:	3708      	adds	r7, #8
 800aa46:	46bd      	mov	sp, r7
 800aa48:	bd80      	pop	{r7, pc}
 800aa4a:	bf00      	nop
 800aa4c:	20000dc8 	.word	0x20000dc8
 800aa50:	200008f4 	.word	0x200008f4
 800aa54:	20000dd4 	.word	0x20000dd4
 800aa58:	20000de4 	.word	0x20000de4
 800aa5c:	20000dd0 	.word	0x20000dd0
 800aa60:	200008f8 	.word	0x200008f8
 800aa64:	e000ed04 	.word	0xe000ed04

0800aa68 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b08a      	sub	sp, #40	; 0x28
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
 800aa70:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800aa72:	2300      	movs	r3, #0
 800aa74:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d10a      	bne.n	800aa92 <vTaskDelayUntil+0x2a>
	__asm volatile
 800aa7c:	f04f 0320 	mov.w	r3, #32
 800aa80:	f383 8811 	msr	BASEPRI, r3
 800aa84:	f3bf 8f6f 	isb	sy
 800aa88:	f3bf 8f4f 	dsb	sy
 800aa8c:	617b      	str	r3, [r7, #20]
}
 800aa8e:	bf00      	nop
 800aa90:	e7fe      	b.n	800aa90 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d10a      	bne.n	800aaae <vTaskDelayUntil+0x46>
	__asm volatile
 800aa98:	f04f 0320 	mov.w	r3, #32
 800aa9c:	f383 8811 	msr	BASEPRI, r3
 800aaa0:	f3bf 8f6f 	isb	sy
 800aaa4:	f3bf 8f4f 	dsb	sy
 800aaa8:	613b      	str	r3, [r7, #16]
}
 800aaaa:	bf00      	nop
 800aaac:	e7fe      	b.n	800aaac <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800aaae:	4b2a      	ldr	r3, [pc, #168]	; (800ab58 <vTaskDelayUntil+0xf0>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00a      	beq.n	800aacc <vTaskDelayUntil+0x64>
	__asm volatile
 800aab6:	f04f 0320 	mov.w	r3, #32
 800aaba:	f383 8811 	msr	BASEPRI, r3
 800aabe:	f3bf 8f6f 	isb	sy
 800aac2:	f3bf 8f4f 	dsb	sy
 800aac6:	60fb      	str	r3, [r7, #12]
}
 800aac8:	bf00      	nop
 800aaca:	e7fe      	b.n	800aaca <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800aacc:	f000 f8e6 	bl	800ac9c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800aad0:	4b22      	ldr	r3, [pc, #136]	; (800ab5c <vTaskDelayUntil+0xf4>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	683a      	ldr	r2, [r7, #0]
 800aadc:	4413      	add	r3, r2
 800aade:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	6a3a      	ldr	r2, [r7, #32]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d20b      	bcs.n	800ab02 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	69fa      	ldr	r2, [r7, #28]
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	d211      	bcs.n	800ab18 <vTaskDelayUntil+0xb0>
 800aaf4:	69fa      	ldr	r2, [r7, #28]
 800aaf6:	6a3b      	ldr	r3, [r7, #32]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d90d      	bls.n	800ab18 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800aafc:	2301      	movs	r3, #1
 800aafe:	627b      	str	r3, [r7, #36]	; 0x24
 800ab00:	e00a      	b.n	800ab18 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	69fa      	ldr	r2, [r7, #28]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d303      	bcc.n	800ab14 <vTaskDelayUntil+0xac>
 800ab0c:	69fa      	ldr	r2, [r7, #28]
 800ab0e:	6a3b      	ldr	r3, [r7, #32]
 800ab10:	429a      	cmp	r2, r3
 800ab12:	d901      	bls.n	800ab18 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800ab14:	2301      	movs	r3, #1
 800ab16:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	69fa      	ldr	r2, [r7, #28]
 800ab1c:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800ab1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d006      	beq.n	800ab32 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ab24:	69fa      	ldr	r2, [r7, #28]
 800ab26:	6a3b      	ldr	r3, [r7, #32]
 800ab28:	1ad3      	subs	r3, r2, r3
 800ab2a:	2100      	movs	r1, #0
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f000 fe27 	bl	800b780 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800ab32:	f000 f8c1 	bl	800acb8 <xTaskResumeAll>
 800ab36:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ab38:	69bb      	ldr	r3, [r7, #24]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d107      	bne.n	800ab4e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800ab3e:	4b08      	ldr	r3, [pc, #32]	; (800ab60 <vTaskDelayUntil+0xf8>)
 800ab40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab44:	601a      	str	r2, [r3, #0]
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab4e:	bf00      	nop
 800ab50:	3728      	adds	r7, #40	; 0x28
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
 800ab56:	bf00      	nop
 800ab58:	20000df0 	.word	0x20000df0
 800ab5c:	20000dcc 	.word	0x20000dcc
 800ab60:	e000ed04 	.word	0xe000ed04

0800ab64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d017      	beq.n	800aba6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ab76:	4b13      	ldr	r3, [pc, #76]	; (800abc4 <vTaskDelay+0x60>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d00a      	beq.n	800ab94 <vTaskDelay+0x30>
	__asm volatile
 800ab7e:	f04f 0320 	mov.w	r3, #32
 800ab82:	f383 8811 	msr	BASEPRI, r3
 800ab86:	f3bf 8f6f 	isb	sy
 800ab8a:	f3bf 8f4f 	dsb	sy
 800ab8e:	60bb      	str	r3, [r7, #8]
}
 800ab90:	bf00      	nop
 800ab92:	e7fe      	b.n	800ab92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ab94:	f000 f882 	bl	800ac9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ab98:	2100      	movs	r1, #0
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 fdf0 	bl	800b780 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aba0:	f000 f88a 	bl	800acb8 <xTaskResumeAll>
 800aba4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d107      	bne.n	800abbc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800abac:	4b06      	ldr	r3, [pc, #24]	; (800abc8 <vTaskDelay+0x64>)
 800abae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abb2:	601a      	str	r2, [r3, #0]
 800abb4:	f3bf 8f4f 	dsb	sy
 800abb8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800abbc:	bf00      	nop
 800abbe:	3710      	adds	r7, #16
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}
 800abc4:	20000df0 	.word	0x20000df0
 800abc8:	e000ed04 	.word	0xe000ed04

0800abcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b08a      	sub	sp, #40	; 0x28
 800abd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800abd2:	2300      	movs	r3, #0
 800abd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800abd6:	2300      	movs	r3, #0
 800abd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800abda:	463a      	mov	r2, r7
 800abdc:	1d39      	adds	r1, r7, #4
 800abde:	f107 0308 	add.w	r3, r7, #8
 800abe2:	4618      	mov	r0, r3
 800abe4:	f7fe ffc8 	bl	8009b78 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800abe8:	6839      	ldr	r1, [r7, #0]
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	9202      	str	r2, [sp, #8]
 800abf0:	9301      	str	r3, [sp, #4]
 800abf2:	2300      	movs	r3, #0
 800abf4:	9300      	str	r3, [sp, #0]
 800abf6:	2300      	movs	r3, #0
 800abf8:	460a      	mov	r2, r1
 800abfa:	4922      	ldr	r1, [pc, #136]	; (800ac84 <vTaskStartScheduler+0xb8>)
 800abfc:	4822      	ldr	r0, [pc, #136]	; (800ac88 <vTaskStartScheduler+0xbc>)
 800abfe:	f7ff fd8f 	bl	800a720 <xTaskCreateStatic>
 800ac02:	4603      	mov	r3, r0
 800ac04:	4a21      	ldr	r2, [pc, #132]	; (800ac8c <vTaskStartScheduler+0xc0>)
 800ac06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ac08:	4b20      	ldr	r3, [pc, #128]	; (800ac8c <vTaskStartScheduler+0xc0>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ac10:	2301      	movs	r3, #1
 800ac12:	617b      	str	r3, [r7, #20]
 800ac14:	e001      	b.n	800ac1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d102      	bne.n	800ac26 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ac20:	f000 fe02 	bl	800b828 <xTimerCreateTimerTask>
 800ac24:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d118      	bne.n	800ac5e <vTaskStartScheduler+0x92>
	__asm volatile
 800ac2c:	f04f 0320 	mov.w	r3, #32
 800ac30:	f383 8811 	msr	BASEPRI, r3
 800ac34:	f3bf 8f6f 	isb	sy
 800ac38:	f3bf 8f4f 	dsb	sy
 800ac3c:	613b      	str	r3, [r7, #16]
}
 800ac3e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ac40:	4b13      	ldr	r3, [pc, #76]	; (800ac90 <vTaskStartScheduler+0xc4>)
 800ac42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ac46:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ac48:	4b12      	ldr	r3, [pc, #72]	; (800ac94 <vTaskStartScheduler+0xc8>)
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ac4e:	4b12      	ldr	r3, [pc, #72]	; (800ac98 <vTaskStartScheduler+0xcc>)
 800ac50:	2200      	movs	r2, #0
 800ac52:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ac54:	f005 fedc 	bl	8010a10 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ac58:	f001 f9c2 	bl	800bfe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ac5c:	e00e      	b.n	800ac7c <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac64:	d10a      	bne.n	800ac7c <vTaskStartScheduler+0xb0>
	__asm volatile
 800ac66:	f04f 0320 	mov.w	r3, #32
 800ac6a:	f383 8811 	msr	BASEPRI, r3
 800ac6e:	f3bf 8f6f 	isb	sy
 800ac72:	f3bf 8f4f 	dsb	sy
 800ac76:	60fb      	str	r3, [r7, #12]
}
 800ac78:	bf00      	nop
 800ac7a:	e7fe      	b.n	800ac7a <vTaskStartScheduler+0xae>
}
 800ac7c:	bf00      	nop
 800ac7e:	3718      	adds	r7, #24
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	08015978 	.word	0x08015978
 800ac88:	0800b2e9 	.word	0x0800b2e9
 800ac8c:	20000dec 	.word	0x20000dec
 800ac90:	20000de8 	.word	0x20000de8
 800ac94:	20000dd4 	.word	0x20000dd4
 800ac98:	20000dcc 	.word	0x20000dcc

0800ac9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aca0:	4b04      	ldr	r3, [pc, #16]	; (800acb4 <vTaskSuspendAll+0x18>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	3301      	adds	r3, #1
 800aca6:	4a03      	ldr	r2, [pc, #12]	; (800acb4 <vTaskSuspendAll+0x18>)
 800aca8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800acaa:	bf00      	nop
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr
 800acb4:	20000df0 	.word	0x20000df0

0800acb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b084      	sub	sp, #16
 800acbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800acbe:	2300      	movs	r3, #0
 800acc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800acc2:	2300      	movs	r3, #0
 800acc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800acc6:	4b42      	ldr	r3, [pc, #264]	; (800add0 <xTaskResumeAll+0x118>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d10a      	bne.n	800ace4 <xTaskResumeAll+0x2c>
	__asm volatile
 800acce:	f04f 0320 	mov.w	r3, #32
 800acd2:	f383 8811 	msr	BASEPRI, r3
 800acd6:	f3bf 8f6f 	isb	sy
 800acda:	f3bf 8f4f 	dsb	sy
 800acde:	603b      	str	r3, [r7, #0]
}
 800ace0:	bf00      	nop
 800ace2:	e7fe      	b.n	800ace2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ace4:	f001 fa1e 	bl	800c124 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ace8:	4b39      	ldr	r3, [pc, #228]	; (800add0 <xTaskResumeAll+0x118>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	3b01      	subs	r3, #1
 800acee:	4a38      	ldr	r2, [pc, #224]	; (800add0 <xTaskResumeAll+0x118>)
 800acf0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acf2:	4b37      	ldr	r3, [pc, #220]	; (800add0 <xTaskResumeAll+0x118>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d162      	bne.n	800adc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800acfa:	4b36      	ldr	r3, [pc, #216]	; (800add4 <xTaskResumeAll+0x11c>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d05e      	beq.n	800adc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad02:	e02f      	b.n	800ad64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad04:	4b34      	ldr	r3, [pc, #208]	; (800add8 <xTaskResumeAll+0x120>)
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	68db      	ldr	r3, [r3, #12]
 800ad0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	3318      	adds	r3, #24
 800ad10:	4618      	mov	r0, r3
 800ad12:	f7fe ffef 	bl	8009cf4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	3304      	adds	r3, #4
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f7fe ffea 	bl	8009cf4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad24:	4b2d      	ldr	r3, [pc, #180]	; (800addc <xTaskResumeAll+0x124>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	429a      	cmp	r2, r3
 800ad2a:	d903      	bls.n	800ad34 <xTaskResumeAll+0x7c>
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad30:	4a2a      	ldr	r2, [pc, #168]	; (800addc <xTaskResumeAll+0x124>)
 800ad32:	6013      	str	r3, [r2, #0]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad38:	4613      	mov	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	4413      	add	r3, r2
 800ad3e:	009b      	lsls	r3, r3, #2
 800ad40:	4a27      	ldr	r2, [pc, #156]	; (800ade0 <xTaskResumeAll+0x128>)
 800ad42:	441a      	add	r2, r3
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	3304      	adds	r3, #4
 800ad48:	4619      	mov	r1, r3
 800ad4a:	4610      	mov	r0, r2
 800ad4c:	f7fe ff75 	bl	8009c3a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad54:	4b23      	ldr	r3, [pc, #140]	; (800ade4 <xTaskResumeAll+0x12c>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad5a:	429a      	cmp	r2, r3
 800ad5c:	d302      	bcc.n	800ad64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ad5e:	4b22      	ldr	r3, [pc, #136]	; (800ade8 <xTaskResumeAll+0x130>)
 800ad60:	2201      	movs	r2, #1
 800ad62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad64:	4b1c      	ldr	r3, [pc, #112]	; (800add8 <xTaskResumeAll+0x120>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d1cb      	bne.n	800ad04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d001      	beq.n	800ad76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ad72:	f000 fb6f 	bl	800b454 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ad76:	4b1d      	ldr	r3, [pc, #116]	; (800adec <xTaskResumeAll+0x134>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d010      	beq.n	800ada4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ad82:	f000 f847 	bl	800ae14 <xTaskIncrementTick>
 800ad86:	4603      	mov	r3, r0
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d002      	beq.n	800ad92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ad8c:	4b16      	ldr	r3, [pc, #88]	; (800ade8 <xTaskResumeAll+0x130>)
 800ad8e:	2201      	movs	r2, #1
 800ad90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	3b01      	subs	r3, #1
 800ad96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1f1      	bne.n	800ad82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ad9e:	4b13      	ldr	r3, [pc, #76]	; (800adec <xTaskResumeAll+0x134>)
 800ada0:	2200      	movs	r2, #0
 800ada2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ada4:	4b10      	ldr	r3, [pc, #64]	; (800ade8 <xTaskResumeAll+0x130>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d009      	beq.n	800adc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800adac:	2301      	movs	r3, #1
 800adae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800adb0:	4b0f      	ldr	r3, [pc, #60]	; (800adf0 <xTaskResumeAll+0x138>)
 800adb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adb6:	601a      	str	r2, [r3, #0]
 800adb8:	f3bf 8f4f 	dsb	sy
 800adbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800adc0:	f001 f9e0 	bl	800c184 <vPortExitCritical>

	return xAlreadyYielded;
 800adc4:	68bb      	ldr	r3, [r7, #8]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3710      	adds	r7, #16
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	20000df0 	.word	0x20000df0
 800add4:	20000dc8 	.word	0x20000dc8
 800add8:	20000d88 	.word	0x20000d88
 800addc:	20000dd0 	.word	0x20000dd0
 800ade0:	200008f8 	.word	0x200008f8
 800ade4:	200008f4 	.word	0x200008f4
 800ade8:	20000ddc 	.word	0x20000ddc
 800adec:	20000dd8 	.word	0x20000dd8
 800adf0:	e000ed04 	.word	0xe000ed04

0800adf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800adfa:	4b05      	ldr	r3, [pc, #20]	; (800ae10 <xTaskGetTickCount+0x1c>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ae00:	687b      	ldr	r3, [r7, #4]
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	370c      	adds	r7, #12
 800ae06:	46bd      	mov	sp, r7
 800ae08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	20000dcc 	.word	0x20000dcc

0800ae14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae1e:	4b4f      	ldr	r3, [pc, #316]	; (800af5c <xTaskIncrementTick+0x148>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	f040 808f 	bne.w	800af46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ae28:	4b4d      	ldr	r3, [pc, #308]	; (800af60 <xTaskIncrementTick+0x14c>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ae30:	4a4b      	ldr	r2, [pc, #300]	; (800af60 <xTaskIncrementTick+0x14c>)
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d120      	bne.n	800ae7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ae3c:	4b49      	ldr	r3, [pc, #292]	; (800af64 <xTaskIncrementTick+0x150>)
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d00a      	beq.n	800ae5c <xTaskIncrementTick+0x48>
	__asm volatile
 800ae46:	f04f 0320 	mov.w	r3, #32
 800ae4a:	f383 8811 	msr	BASEPRI, r3
 800ae4e:	f3bf 8f6f 	isb	sy
 800ae52:	f3bf 8f4f 	dsb	sy
 800ae56:	603b      	str	r3, [r7, #0]
}
 800ae58:	bf00      	nop
 800ae5a:	e7fe      	b.n	800ae5a <xTaskIncrementTick+0x46>
 800ae5c:	4b41      	ldr	r3, [pc, #260]	; (800af64 <xTaskIncrementTick+0x150>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	60fb      	str	r3, [r7, #12]
 800ae62:	4b41      	ldr	r3, [pc, #260]	; (800af68 <xTaskIncrementTick+0x154>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4a3f      	ldr	r2, [pc, #252]	; (800af64 <xTaskIncrementTick+0x150>)
 800ae68:	6013      	str	r3, [r2, #0]
 800ae6a:	4a3f      	ldr	r2, [pc, #252]	; (800af68 <xTaskIncrementTick+0x154>)
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	6013      	str	r3, [r2, #0]
 800ae70:	4b3e      	ldr	r3, [pc, #248]	; (800af6c <xTaskIncrementTick+0x158>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	3301      	adds	r3, #1
 800ae76:	4a3d      	ldr	r2, [pc, #244]	; (800af6c <xTaskIncrementTick+0x158>)
 800ae78:	6013      	str	r3, [r2, #0]
 800ae7a:	f000 faeb 	bl	800b454 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ae7e:	4b3c      	ldr	r3, [pc, #240]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d349      	bcc.n	800af1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae88:	4b36      	ldr	r3, [pc, #216]	; (800af64 <xTaskIncrementTick+0x150>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d104      	bne.n	800ae9c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae92:	4b37      	ldr	r3, [pc, #220]	; (800af70 <xTaskIncrementTick+0x15c>)
 800ae94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae98:	601a      	str	r2, [r3, #0]
					break;
 800ae9a:	e03f      	b.n	800af1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae9c:	4b31      	ldr	r3, [pc, #196]	; (800af64 <xTaskIncrementTick+0x150>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	68db      	ldr	r3, [r3, #12]
 800aea4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aeac:	693a      	ldr	r2, [r7, #16]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d203      	bcs.n	800aebc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aeb4:	4a2e      	ldr	r2, [pc, #184]	; (800af70 <xTaskIncrementTick+0x15c>)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800aeba:	e02f      	b.n	800af1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	3304      	adds	r3, #4
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7fe ff17 	bl	8009cf4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d004      	beq.n	800aed8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	3318      	adds	r3, #24
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7fe ff0e 	bl	8009cf4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aedc:	4b25      	ldr	r3, [pc, #148]	; (800af74 <xTaskIncrementTick+0x160>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	429a      	cmp	r2, r3
 800aee2:	d903      	bls.n	800aeec <xTaskIncrementTick+0xd8>
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee8:	4a22      	ldr	r2, [pc, #136]	; (800af74 <xTaskIncrementTick+0x160>)
 800aeea:	6013      	str	r3, [r2, #0]
 800aeec:	68bb      	ldr	r3, [r7, #8]
 800aeee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aef0:	4613      	mov	r3, r2
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	4413      	add	r3, r2
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	4a1f      	ldr	r2, [pc, #124]	; (800af78 <xTaskIncrementTick+0x164>)
 800aefa:	441a      	add	r2, r3
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	3304      	adds	r3, #4
 800af00:	4619      	mov	r1, r3
 800af02:	4610      	mov	r0, r2
 800af04:	f7fe fe99 	bl	8009c3a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af0c:	4b1b      	ldr	r3, [pc, #108]	; (800af7c <xTaskIncrementTick+0x168>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af12:	429a      	cmp	r2, r3
 800af14:	d3b8      	bcc.n	800ae88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800af16:	2301      	movs	r3, #1
 800af18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af1a:	e7b5      	b.n	800ae88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af1c:	4b17      	ldr	r3, [pc, #92]	; (800af7c <xTaskIncrementTick+0x168>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af22:	4915      	ldr	r1, [pc, #84]	; (800af78 <xTaskIncrementTick+0x164>)
 800af24:	4613      	mov	r3, r2
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	4413      	add	r3, r2
 800af2a:	009b      	lsls	r3, r3, #2
 800af2c:	440b      	add	r3, r1
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	2b01      	cmp	r3, #1
 800af32:	d901      	bls.n	800af38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800af34:	2301      	movs	r3, #1
 800af36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800af38:	4b11      	ldr	r3, [pc, #68]	; (800af80 <xTaskIncrementTick+0x16c>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d007      	beq.n	800af50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800af40:	2301      	movs	r3, #1
 800af42:	617b      	str	r3, [r7, #20]
 800af44:	e004      	b.n	800af50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800af46:	4b0f      	ldr	r3, [pc, #60]	; (800af84 <xTaskIncrementTick+0x170>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3301      	adds	r3, #1
 800af4c:	4a0d      	ldr	r2, [pc, #52]	; (800af84 <xTaskIncrementTick+0x170>)
 800af4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800af50:	697b      	ldr	r3, [r7, #20]
}
 800af52:	4618      	mov	r0, r3
 800af54:	3718      	adds	r7, #24
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}
 800af5a:	bf00      	nop
 800af5c:	20000df0 	.word	0x20000df0
 800af60:	20000dcc 	.word	0x20000dcc
 800af64:	20000d80 	.word	0x20000d80
 800af68:	20000d84 	.word	0x20000d84
 800af6c:	20000de0 	.word	0x20000de0
 800af70:	20000de8 	.word	0x20000de8
 800af74:	20000dd0 	.word	0x20000dd0
 800af78:	200008f8 	.word	0x200008f8
 800af7c:	200008f4 	.word	0x200008f4
 800af80:	20000ddc 	.word	0x20000ddc
 800af84:	20000dd8 	.word	0x20000dd8

0800af88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800af8e:	4b33      	ldr	r3, [pc, #204]	; (800b05c <vTaskSwitchContext+0xd4>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d003      	beq.n	800af9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800af96:	4b32      	ldr	r3, [pc, #200]	; (800b060 <vTaskSwitchContext+0xd8>)
 800af98:	2201      	movs	r2, #1
 800af9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800af9c:	e05a      	b.n	800b054 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 800af9e:	4b30      	ldr	r3, [pc, #192]	; (800b060 <vTaskSwitchContext+0xd8>)
 800afa0:	2200      	movs	r2, #0
 800afa2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800afa4:	f005 fd3b 	bl	8010a1e <getRunTimeCounterValue>
 800afa8:	4603      	mov	r3, r0
 800afaa:	4a2e      	ldr	r2, [pc, #184]	; (800b064 <vTaskSwitchContext+0xdc>)
 800afac:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800afae:	4b2d      	ldr	r3, [pc, #180]	; (800b064 <vTaskSwitchContext+0xdc>)
 800afb0:	681a      	ldr	r2, [r3, #0]
 800afb2:	4b2d      	ldr	r3, [pc, #180]	; (800b068 <vTaskSwitchContext+0xe0>)
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	429a      	cmp	r2, r3
 800afb8:	d909      	bls.n	800afce <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800afba:	4b2c      	ldr	r3, [pc, #176]	; (800b06c <vTaskSwitchContext+0xe4>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800afc0:	4a28      	ldr	r2, [pc, #160]	; (800b064 <vTaskSwitchContext+0xdc>)
 800afc2:	6810      	ldr	r0, [r2, #0]
 800afc4:	4a28      	ldr	r2, [pc, #160]	; (800b068 <vTaskSwitchContext+0xe0>)
 800afc6:	6812      	ldr	r2, [r2, #0]
 800afc8:	1a82      	subs	r2, r0, r2
 800afca:	440a      	add	r2, r1
 800afcc:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800afce:	4b25      	ldr	r3, [pc, #148]	; (800b064 <vTaskSwitchContext+0xdc>)
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a25      	ldr	r2, [pc, #148]	; (800b068 <vTaskSwitchContext+0xe0>)
 800afd4:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afd6:	4b26      	ldr	r3, [pc, #152]	; (800b070 <vTaskSwitchContext+0xe8>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	60fb      	str	r3, [r7, #12]
 800afdc:	e010      	b.n	800b000 <vTaskSwitchContext+0x78>
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d10a      	bne.n	800affa <vTaskSwitchContext+0x72>
	__asm volatile
 800afe4:	f04f 0320 	mov.w	r3, #32
 800afe8:	f383 8811 	msr	BASEPRI, r3
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f3bf 8f4f 	dsb	sy
 800aff4:	607b      	str	r3, [r7, #4]
}
 800aff6:	bf00      	nop
 800aff8:	e7fe      	b.n	800aff8 <vTaskSwitchContext+0x70>
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	3b01      	subs	r3, #1
 800affe:	60fb      	str	r3, [r7, #12]
 800b000:	491c      	ldr	r1, [pc, #112]	; (800b074 <vTaskSwitchContext+0xec>)
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	4613      	mov	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	4413      	add	r3, r2
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	440b      	add	r3, r1
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d0e4      	beq.n	800afde <vTaskSwitchContext+0x56>
 800b014:	68fa      	ldr	r2, [r7, #12]
 800b016:	4613      	mov	r3, r2
 800b018:	009b      	lsls	r3, r3, #2
 800b01a:	4413      	add	r3, r2
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4a15      	ldr	r2, [pc, #84]	; (800b074 <vTaskSwitchContext+0xec>)
 800b020:	4413      	add	r3, r2
 800b022:	60bb      	str	r3, [r7, #8]
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	68bb      	ldr	r3, [r7, #8]
 800b02c:	605a      	str	r2, [r3, #4]
 800b02e:	68bb      	ldr	r3, [r7, #8]
 800b030:	685a      	ldr	r2, [r3, #4]
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	3308      	adds	r3, #8
 800b036:	429a      	cmp	r2, r3
 800b038:	d104      	bne.n	800b044 <vTaskSwitchContext+0xbc>
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	685a      	ldr	r2, [r3, #4]
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	605a      	str	r2, [r3, #4]
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	68db      	ldr	r3, [r3, #12]
 800b04a:	4a08      	ldr	r2, [pc, #32]	; (800b06c <vTaskSwitchContext+0xe4>)
 800b04c:	6013      	str	r3, [r2, #0]
 800b04e:	4a08      	ldr	r2, [pc, #32]	; (800b070 <vTaskSwitchContext+0xe8>)
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	6013      	str	r3, [r2, #0]
}
 800b054:	bf00      	nop
 800b056:	3710      	adds	r7, #16
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	20000df0 	.word	0x20000df0
 800b060:	20000ddc 	.word	0x20000ddc
 800b064:	20000df8 	.word	0x20000df8
 800b068:	20000df4 	.word	0x20000df4
 800b06c:	200008f4 	.word	0x200008f4
 800b070:	20000dd0 	.word	0x20000dd0
 800b074:	200008f8 	.word	0x200008f8

0800b078 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d10a      	bne.n	800b09e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b088:	f04f 0320 	mov.w	r3, #32
 800b08c:	f383 8811 	msr	BASEPRI, r3
 800b090:	f3bf 8f6f 	isb	sy
 800b094:	f3bf 8f4f 	dsb	sy
 800b098:	60fb      	str	r3, [r7, #12]
}
 800b09a:	bf00      	nop
 800b09c:	e7fe      	b.n	800b09c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b09e:	4b07      	ldr	r3, [pc, #28]	; (800b0bc <vTaskPlaceOnEventList+0x44>)
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	3318      	adds	r3, #24
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f7fe fdeb 	bl	8009c82 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b0ac:	2101      	movs	r1, #1
 800b0ae:	6838      	ldr	r0, [r7, #0]
 800b0b0:	f000 fb66 	bl	800b780 <prvAddCurrentTaskToDelayedList>
}
 800b0b4:	bf00      	nop
 800b0b6:	3710      	adds	r7, #16
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	200008f4 	.word	0x200008f4

0800b0c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b086      	sub	sp, #24
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	60f8      	str	r0, [r7, #12]
 800b0c8:	60b9      	str	r1, [r7, #8]
 800b0ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d10a      	bne.n	800b0e8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b0d2:	f04f 0320 	mov.w	r3, #32
 800b0d6:	f383 8811 	msr	BASEPRI, r3
 800b0da:	f3bf 8f6f 	isb	sy
 800b0de:	f3bf 8f4f 	dsb	sy
 800b0e2:	617b      	str	r3, [r7, #20]
}
 800b0e4:	bf00      	nop
 800b0e6:	e7fe      	b.n	800b0e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b0e8:	4b0a      	ldr	r3, [pc, #40]	; (800b114 <vTaskPlaceOnEventListRestricted+0x54>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	3318      	adds	r3, #24
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	68f8      	ldr	r0, [r7, #12]
 800b0f2:	f7fe fda2 	bl	8009c3a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d002      	beq.n	800b102 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b0fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b100:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b102:	6879      	ldr	r1, [r7, #4]
 800b104:	68b8      	ldr	r0, [r7, #8]
 800b106:	f000 fb3b 	bl	800b780 <prvAddCurrentTaskToDelayedList>
	}
 800b10a:	bf00      	nop
 800b10c:	3718      	adds	r7, #24
 800b10e:	46bd      	mov	sp, r7
 800b110:	bd80      	pop	{r7, pc}
 800b112:	bf00      	nop
 800b114:	200008f4 	.word	0x200008f4

0800b118 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b086      	sub	sp, #24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	68db      	ldr	r3, [r3, #12]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10a      	bne.n	800b144 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b12e:	f04f 0320 	mov.w	r3, #32
 800b132:	f383 8811 	msr	BASEPRI, r3
 800b136:	f3bf 8f6f 	isb	sy
 800b13a:	f3bf 8f4f 	dsb	sy
 800b13e:	60fb      	str	r3, [r7, #12]
}
 800b140:	bf00      	nop
 800b142:	e7fe      	b.n	800b142 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	3318      	adds	r3, #24
 800b148:	4618      	mov	r0, r3
 800b14a:	f7fe fdd3 	bl	8009cf4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b14e:	4b1e      	ldr	r3, [pc, #120]	; (800b1c8 <xTaskRemoveFromEventList+0xb0>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d11d      	bne.n	800b192 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b156:	693b      	ldr	r3, [r7, #16]
 800b158:	3304      	adds	r3, #4
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7fe fdca 	bl	8009cf4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b164:	4b19      	ldr	r3, [pc, #100]	; (800b1cc <xTaskRemoveFromEventList+0xb4>)
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	429a      	cmp	r2, r3
 800b16a:	d903      	bls.n	800b174 <xTaskRemoveFromEventList+0x5c>
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b170:	4a16      	ldr	r2, [pc, #88]	; (800b1cc <xTaskRemoveFromEventList+0xb4>)
 800b172:	6013      	str	r3, [r2, #0]
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b178:	4613      	mov	r3, r2
 800b17a:	009b      	lsls	r3, r3, #2
 800b17c:	4413      	add	r3, r2
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	4a13      	ldr	r2, [pc, #76]	; (800b1d0 <xTaskRemoveFromEventList+0xb8>)
 800b182:	441a      	add	r2, r3
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	3304      	adds	r3, #4
 800b188:	4619      	mov	r1, r3
 800b18a:	4610      	mov	r0, r2
 800b18c:	f7fe fd55 	bl	8009c3a <vListInsertEnd>
 800b190:	e005      	b.n	800b19e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	3318      	adds	r3, #24
 800b196:	4619      	mov	r1, r3
 800b198:	480e      	ldr	r0, [pc, #56]	; (800b1d4 <xTaskRemoveFromEventList+0xbc>)
 800b19a:	f7fe fd4e 	bl	8009c3a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1a2:	4b0d      	ldr	r3, [pc, #52]	; (800b1d8 <xTaskRemoveFromEventList+0xc0>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d905      	bls.n	800b1b8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b1b0:	4b0a      	ldr	r3, [pc, #40]	; (800b1dc <xTaskRemoveFromEventList+0xc4>)
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	601a      	str	r2, [r3, #0]
 800b1b6:	e001      	b.n	800b1bc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b1bc:	697b      	ldr	r3, [r7, #20]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3718      	adds	r7, #24
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	bf00      	nop
 800b1c8:	20000df0 	.word	0x20000df0
 800b1cc:	20000dd0 	.word	0x20000dd0
 800b1d0:	200008f8 	.word	0x200008f8
 800b1d4:	20000d88 	.word	0x20000d88
 800b1d8:	200008f4 	.word	0x200008f4
 800b1dc:	20000ddc 	.word	0x20000ddc

0800b1e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b1e0:	b480      	push	{r7}
 800b1e2:	b083      	sub	sp, #12
 800b1e4:	af00      	add	r7, sp, #0
 800b1e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b1e8:	4b06      	ldr	r3, [pc, #24]	; (800b204 <vTaskInternalSetTimeOutState+0x24>)
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b1f0:	4b05      	ldr	r3, [pc, #20]	; (800b208 <vTaskInternalSetTimeOutState+0x28>)
 800b1f2:	681a      	ldr	r2, [r3, #0]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	605a      	str	r2, [r3, #4]
}
 800b1f8:	bf00      	nop
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	20000de0 	.word	0x20000de0
 800b208:	20000dcc 	.word	0x20000dcc

0800b20c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b088      	sub	sp, #32
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
 800b214:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d10a      	bne.n	800b232 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b21c:	f04f 0320 	mov.w	r3, #32
 800b220:	f383 8811 	msr	BASEPRI, r3
 800b224:	f3bf 8f6f 	isb	sy
 800b228:	f3bf 8f4f 	dsb	sy
 800b22c:	613b      	str	r3, [r7, #16]
}
 800b22e:	bf00      	nop
 800b230:	e7fe      	b.n	800b230 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d10a      	bne.n	800b24e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b238:	f04f 0320 	mov.w	r3, #32
 800b23c:	f383 8811 	msr	BASEPRI, r3
 800b240:	f3bf 8f6f 	isb	sy
 800b244:	f3bf 8f4f 	dsb	sy
 800b248:	60fb      	str	r3, [r7, #12]
}
 800b24a:	bf00      	nop
 800b24c:	e7fe      	b.n	800b24c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b24e:	f000 ff69 	bl	800c124 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b252:	4b1d      	ldr	r3, [pc, #116]	; (800b2c8 <xTaskCheckForTimeOut+0xbc>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	685b      	ldr	r3, [r3, #4]
 800b25c:	69ba      	ldr	r2, [r7, #24]
 800b25e:	1ad3      	subs	r3, r2, r3
 800b260:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b26a:	d102      	bne.n	800b272 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b26c:	2300      	movs	r3, #0
 800b26e:	61fb      	str	r3, [r7, #28]
 800b270:	e023      	b.n	800b2ba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	4b15      	ldr	r3, [pc, #84]	; (800b2cc <xTaskCheckForTimeOut+0xc0>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d007      	beq.n	800b28e <xTaskCheckForTimeOut+0x82>
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	69ba      	ldr	r2, [r7, #24]
 800b284:	429a      	cmp	r2, r3
 800b286:	d302      	bcc.n	800b28e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b288:	2301      	movs	r3, #1
 800b28a:	61fb      	str	r3, [r7, #28]
 800b28c:	e015      	b.n	800b2ba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	429a      	cmp	r2, r3
 800b296:	d20b      	bcs.n	800b2b0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b298:	683b      	ldr	r3, [r7, #0]
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	1ad2      	subs	r2, r2, r3
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f7ff ff9b 	bl	800b1e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	61fb      	str	r3, [r7, #28]
 800b2ae:	e004      	b.n	800b2ba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b2ba:	f000 ff63 	bl	800c184 <vPortExitCritical>

	return xReturn;
 800b2be:	69fb      	ldr	r3, [r7, #28]
}
 800b2c0:	4618      	mov	r0, r3
 800b2c2:	3720      	adds	r7, #32
 800b2c4:	46bd      	mov	sp, r7
 800b2c6:	bd80      	pop	{r7, pc}
 800b2c8:	20000dcc 	.word	0x20000dcc
 800b2cc:	20000de0 	.word	0x20000de0

0800b2d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b2d4:	4b03      	ldr	r3, [pc, #12]	; (800b2e4 <vTaskMissedYield+0x14>)
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	601a      	str	r2, [r3, #0]
}
 800b2da:	bf00      	nop
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e2:	4770      	bx	lr
 800b2e4:	20000ddc 	.word	0x20000ddc

0800b2e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b2f0:	f000 f852 	bl	800b398 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b2f4:	4b06      	ldr	r3, [pc, #24]	; (800b310 <prvIdleTask+0x28>)
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d9f9      	bls.n	800b2f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b2fc:	4b05      	ldr	r3, [pc, #20]	; (800b314 <prvIdleTask+0x2c>)
 800b2fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b302:	601a      	str	r2, [r3, #0]
 800b304:	f3bf 8f4f 	dsb	sy
 800b308:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b30c:	e7f0      	b.n	800b2f0 <prvIdleTask+0x8>
 800b30e:	bf00      	nop
 800b310:	200008f8 	.word	0x200008f8
 800b314:	e000ed04 	.word	0xe000ed04

0800b318 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b31e:	2300      	movs	r3, #0
 800b320:	607b      	str	r3, [r7, #4]
 800b322:	e00c      	b.n	800b33e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	4613      	mov	r3, r2
 800b328:	009b      	lsls	r3, r3, #2
 800b32a:	4413      	add	r3, r2
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	4a12      	ldr	r2, [pc, #72]	; (800b378 <prvInitialiseTaskLists+0x60>)
 800b330:	4413      	add	r3, r2
 800b332:	4618      	mov	r0, r3
 800b334:	f7fe fc54 	bl	8009be0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	3301      	adds	r3, #1
 800b33c:	607b      	str	r3, [r7, #4]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2b37      	cmp	r3, #55	; 0x37
 800b342:	d9ef      	bls.n	800b324 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b344:	480d      	ldr	r0, [pc, #52]	; (800b37c <prvInitialiseTaskLists+0x64>)
 800b346:	f7fe fc4b 	bl	8009be0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b34a:	480d      	ldr	r0, [pc, #52]	; (800b380 <prvInitialiseTaskLists+0x68>)
 800b34c:	f7fe fc48 	bl	8009be0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b350:	480c      	ldr	r0, [pc, #48]	; (800b384 <prvInitialiseTaskLists+0x6c>)
 800b352:	f7fe fc45 	bl	8009be0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b356:	480c      	ldr	r0, [pc, #48]	; (800b388 <prvInitialiseTaskLists+0x70>)
 800b358:	f7fe fc42 	bl	8009be0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b35c:	480b      	ldr	r0, [pc, #44]	; (800b38c <prvInitialiseTaskLists+0x74>)
 800b35e:	f7fe fc3f 	bl	8009be0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b362:	4b0b      	ldr	r3, [pc, #44]	; (800b390 <prvInitialiseTaskLists+0x78>)
 800b364:	4a05      	ldr	r2, [pc, #20]	; (800b37c <prvInitialiseTaskLists+0x64>)
 800b366:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b368:	4b0a      	ldr	r3, [pc, #40]	; (800b394 <prvInitialiseTaskLists+0x7c>)
 800b36a:	4a05      	ldr	r2, [pc, #20]	; (800b380 <prvInitialiseTaskLists+0x68>)
 800b36c:	601a      	str	r2, [r3, #0]
}
 800b36e:	bf00      	nop
 800b370:	3708      	adds	r7, #8
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	200008f8 	.word	0x200008f8
 800b37c:	20000d58 	.word	0x20000d58
 800b380:	20000d6c 	.word	0x20000d6c
 800b384:	20000d88 	.word	0x20000d88
 800b388:	20000d9c 	.word	0x20000d9c
 800b38c:	20000db4 	.word	0x20000db4
 800b390:	20000d80 	.word	0x20000d80
 800b394:	20000d84 	.word	0x20000d84

0800b398 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b082      	sub	sp, #8
 800b39c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b39e:	e019      	b.n	800b3d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b3a0:	f000 fec0 	bl	800c124 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3a4:	4b10      	ldr	r3, [pc, #64]	; (800b3e8 <prvCheckTasksWaitingTermination+0x50>)
 800b3a6:	68db      	ldr	r3, [r3, #12]
 800b3a8:	68db      	ldr	r3, [r3, #12]
 800b3aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	3304      	adds	r3, #4
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7fe fc9f 	bl	8009cf4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b3b6:	4b0d      	ldr	r3, [pc, #52]	; (800b3ec <prvCheckTasksWaitingTermination+0x54>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	3b01      	subs	r3, #1
 800b3bc:	4a0b      	ldr	r2, [pc, #44]	; (800b3ec <prvCheckTasksWaitingTermination+0x54>)
 800b3be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b3c0:	4b0b      	ldr	r3, [pc, #44]	; (800b3f0 <prvCheckTasksWaitingTermination+0x58>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	3b01      	subs	r3, #1
 800b3c6:	4a0a      	ldr	r2, [pc, #40]	; (800b3f0 <prvCheckTasksWaitingTermination+0x58>)
 800b3c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b3ca:	f000 fedb 	bl	800c184 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 f810 	bl	800b3f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3d4:	4b06      	ldr	r3, [pc, #24]	; (800b3f0 <prvCheckTasksWaitingTermination+0x58>)
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d1e1      	bne.n	800b3a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b3dc:	bf00      	nop
 800b3de:	bf00      	nop
 800b3e0:	3708      	adds	r7, #8
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	20000d9c 	.word	0x20000d9c
 800b3ec:	20000dc8 	.word	0x20000dc8
 800b3f0:	20000db0 	.word	0x20000db0

0800b3f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b084      	sub	sp, #16
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b402:	2b00      	cmp	r3, #0
 800b404:	d108      	bne.n	800b418 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b40a:	4618      	mov	r0, r3
 800b40c:	f001 f878 	bl	800c500 <vPortFree>
				vPortFree( pxTCB );
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f001 f875 	bl	800c500 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b416:	e018      	b.n	800b44a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b41e:	2b01      	cmp	r3, #1
 800b420:	d103      	bne.n	800b42a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f001 f86c 	bl	800c500 <vPortFree>
	}
 800b428:	e00f      	b.n	800b44a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b430:	2b02      	cmp	r3, #2
 800b432:	d00a      	beq.n	800b44a <prvDeleteTCB+0x56>
	__asm volatile
 800b434:	f04f 0320 	mov.w	r3, #32
 800b438:	f383 8811 	msr	BASEPRI, r3
 800b43c:	f3bf 8f6f 	isb	sy
 800b440:	f3bf 8f4f 	dsb	sy
 800b444:	60fb      	str	r3, [r7, #12]
}
 800b446:	bf00      	nop
 800b448:	e7fe      	b.n	800b448 <prvDeleteTCB+0x54>
	}
 800b44a:	bf00      	nop
 800b44c:	3710      	adds	r7, #16
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
	...

0800b454 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b454:	b480      	push	{r7}
 800b456:	b083      	sub	sp, #12
 800b458:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b45a:	4b0c      	ldr	r3, [pc, #48]	; (800b48c <prvResetNextTaskUnblockTime+0x38>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d104      	bne.n	800b46e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b464:	4b0a      	ldr	r3, [pc, #40]	; (800b490 <prvResetNextTaskUnblockTime+0x3c>)
 800b466:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b46a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b46c:	e008      	b.n	800b480 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b46e:	4b07      	ldr	r3, [pc, #28]	; (800b48c <prvResetNextTaskUnblockTime+0x38>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	68db      	ldr	r3, [r3, #12]
 800b474:	68db      	ldr	r3, [r3, #12]
 800b476:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	685b      	ldr	r3, [r3, #4]
 800b47c:	4a04      	ldr	r2, [pc, #16]	; (800b490 <prvResetNextTaskUnblockTime+0x3c>)
 800b47e:	6013      	str	r3, [r2, #0]
}
 800b480:	bf00      	nop
 800b482:	370c      	adds	r7, #12
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr
 800b48c:	20000d80 	.word	0x20000d80
 800b490:	20000de8 	.word	0x20000de8

0800b494 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b494:	b480      	push	{r7}
 800b496:	b083      	sub	sp, #12
 800b498:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b49a:	4b05      	ldr	r3, [pc, #20]	; (800b4b0 <xTaskGetCurrentTaskHandle+0x1c>)
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b4a0:	687b      	ldr	r3, [r7, #4]
	}
 800b4a2:	4618      	mov	r0, r3
 800b4a4:	370c      	adds	r7, #12
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ac:	4770      	bx	lr
 800b4ae:	bf00      	nop
 800b4b0:	200008f4 	.word	0x200008f4

0800b4b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b083      	sub	sp, #12
 800b4b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b4ba:	4b0b      	ldr	r3, [pc, #44]	; (800b4e8 <xTaskGetSchedulerState+0x34>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d102      	bne.n	800b4c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	607b      	str	r3, [r7, #4]
 800b4c6:	e008      	b.n	800b4da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4c8:	4b08      	ldr	r3, [pc, #32]	; (800b4ec <xTaskGetSchedulerState+0x38>)
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d102      	bne.n	800b4d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b4d0:	2302      	movs	r3, #2
 800b4d2:	607b      	str	r3, [r7, #4]
 800b4d4:	e001      	b.n	800b4da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b4da:	687b      	ldr	r3, [r7, #4]
	}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	370c      	adds	r7, #12
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr
 800b4e8:	20000dd4 	.word	0x20000dd4
 800b4ec:	20000df0 	.word	0x20000df0

0800b4f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b086      	sub	sp, #24
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d056      	beq.n	800b5b4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b506:	4b2e      	ldr	r3, [pc, #184]	; (800b5c0 <xTaskPriorityDisinherit+0xd0>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	693a      	ldr	r2, [r7, #16]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d00a      	beq.n	800b526 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b510:	f04f 0320 	mov.w	r3, #32
 800b514:	f383 8811 	msr	BASEPRI, r3
 800b518:	f3bf 8f6f 	isb	sy
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	60fb      	str	r3, [r7, #12]
}
 800b522:	bf00      	nop
 800b524:	e7fe      	b.n	800b524 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b526:	693b      	ldr	r3, [r7, #16]
 800b528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d10a      	bne.n	800b544 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b52e:	f04f 0320 	mov.w	r3, #32
 800b532:	f383 8811 	msr	BASEPRI, r3
 800b536:	f3bf 8f6f 	isb	sy
 800b53a:	f3bf 8f4f 	dsb	sy
 800b53e:	60bb      	str	r3, [r7, #8]
}
 800b540:	bf00      	nop
 800b542:	e7fe      	b.n	800b542 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b544:	693b      	ldr	r3, [r7, #16]
 800b546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b548:	1e5a      	subs	r2, r3, #1
 800b54a:	693b      	ldr	r3, [r7, #16]
 800b54c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b54e:	693b      	ldr	r3, [r7, #16]
 800b550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b556:	429a      	cmp	r2, r3
 800b558:	d02c      	beq.n	800b5b4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d128      	bne.n	800b5b4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b562:	693b      	ldr	r3, [r7, #16]
 800b564:	3304      	adds	r3, #4
 800b566:	4618      	mov	r0, r3
 800b568:	f7fe fbc4 	bl	8009cf4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b56c:	693b      	ldr	r3, [r7, #16]
 800b56e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b570:	693b      	ldr	r3, [r7, #16]
 800b572:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b578:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b584:	4b0f      	ldr	r3, [pc, #60]	; (800b5c4 <xTaskPriorityDisinherit+0xd4>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	429a      	cmp	r2, r3
 800b58a:	d903      	bls.n	800b594 <xTaskPriorityDisinherit+0xa4>
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b590:	4a0c      	ldr	r2, [pc, #48]	; (800b5c4 <xTaskPriorityDisinherit+0xd4>)
 800b592:	6013      	str	r3, [r2, #0]
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b598:	4613      	mov	r3, r2
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	4413      	add	r3, r2
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	4a09      	ldr	r2, [pc, #36]	; (800b5c8 <xTaskPriorityDisinherit+0xd8>)
 800b5a2:	441a      	add	r2, r3
 800b5a4:	693b      	ldr	r3, [r7, #16]
 800b5a6:	3304      	adds	r3, #4
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	4610      	mov	r0, r2
 800b5ac:	f7fe fb45 	bl	8009c3a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b5b4:	697b      	ldr	r3, [r7, #20]
	}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3718      	adds	r7, #24
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}
 800b5be:	bf00      	nop
 800b5c0:	200008f4 	.word	0x200008f4
 800b5c4:	20000dd0 	.word	0x20000dd0
 800b5c8:	200008f8 	.word	0x200008f8

0800b5cc <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
 800b5d4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800b5d6:	f000 fda5 	bl	800c124 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800b5da:	4b1e      	ldr	r3, [pc, #120]	; (800b654 <ulTaskNotifyTake+0x88>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d113      	bne.n	800b60c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b5e4:	4b1b      	ldr	r3, [pc, #108]	; (800b654 <ulTaskNotifyTake+0x88>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d00b      	beq.n	800b60c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b5f4:	2101      	movs	r1, #1
 800b5f6:	6838      	ldr	r0, [r7, #0]
 800b5f8:	f000 f8c2 	bl	800b780 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b5fc:	4b16      	ldr	r3, [pc, #88]	; (800b658 <ulTaskNotifyTake+0x8c>)
 800b5fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b602:	601a      	str	r2, [r3, #0]
 800b604:	f3bf 8f4f 	dsb	sy
 800b608:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b60c:	f000 fdba 	bl	800c184 <vPortExitCritical>

		taskENTER_CRITICAL();
 800b610:	f000 fd88 	bl	800c124 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800b614:	4b0f      	ldr	r3, [pc, #60]	; (800b654 <ulTaskNotifyTake+0x88>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b61a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00c      	beq.n	800b63c <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d004      	beq.n	800b632 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800b628:	4b0a      	ldr	r3, [pc, #40]	; (800b654 <ulTaskNotifyTake+0x88>)
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	2200      	movs	r2, #0
 800b62e:	659a      	str	r2, [r3, #88]	; 0x58
 800b630:	e004      	b.n	800b63c <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800b632:	4b08      	ldr	r3, [pc, #32]	; (800b654 <ulTaskNotifyTake+0x88>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68fa      	ldr	r2, [r7, #12]
 800b638:	3a01      	subs	r2, #1
 800b63a:	659a      	str	r2, [r3, #88]	; 0x58
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b63c:	4b05      	ldr	r3, [pc, #20]	; (800b654 <ulTaskNotifyTake+0x88>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	2200      	movs	r2, #0
 800b642:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
		}
		taskEXIT_CRITICAL();
 800b646:	f000 fd9d 	bl	800c184 <vPortExitCritical>

		return ulReturn;
 800b64a:	68fb      	ldr	r3, [r7, #12]
	}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3710      	adds	r7, #16
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}
 800b654:	200008f4 	.word	0x200008f4
 800b658:	e000ed04 	.word	0xe000ed04

0800b65c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b08a      	sub	sp, #40	; 0x28
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d10a      	bne.n	800b682 <vTaskNotifyGiveFromISR+0x26>
	__asm volatile
 800b66c:	f04f 0320 	mov.w	r3, #32
 800b670:	f383 8811 	msr	BASEPRI, r3
 800b674:	f3bf 8f6f 	isb	sy
 800b678:	f3bf 8f4f 	dsb	sy
 800b67c:	61bb      	str	r3, [r7, #24]
}
 800b67e:	bf00      	nop
 800b680:	e7fe      	b.n	800b680 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b682:	f000 fe31 	bl	800c2e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	627b      	str	r3, [r7, #36]	; 0x24
	__asm volatile
 800b68a:	f3ef 8211 	mrs	r2, BASEPRI
 800b68e:	f04f 0320 	mov.w	r3, #32
 800b692:	f383 8811 	msr	BASEPRI, r3
 800b696:	f3bf 8f6f 	isb	sy
 800b69a:	f3bf 8f4f 	dsb	sy
 800b69e:	617a      	str	r2, [r7, #20]
 800b6a0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b6a2:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6a4:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6a8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b6ac:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b6ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6b0:	2202      	movs	r2, #2
 800b6b2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800b6b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6ba:	1c5a      	adds	r2, r3, #1
 800b6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6be:	659a      	str	r2, [r3, #88]	; 0x58

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b6c0:	7ffb      	ldrb	r3, [r7, #31]
 800b6c2:	2b01      	cmp	r3, #1
 800b6c4:	d146      	bne.n	800b754 <vTaskNotifyGiveFromISR+0xf8>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b6c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d00a      	beq.n	800b6e4 <vTaskNotifyGiveFromISR+0x88>
	__asm volatile
 800b6ce:	f04f 0320 	mov.w	r3, #32
 800b6d2:	f383 8811 	msr	BASEPRI, r3
 800b6d6:	f3bf 8f6f 	isb	sy
 800b6da:	f3bf 8f4f 	dsb	sy
 800b6de:	60fb      	str	r3, [r7, #12]
}
 800b6e0:	bf00      	nop
 800b6e2:	e7fe      	b.n	800b6e2 <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6e4:	4b20      	ldr	r3, [pc, #128]	; (800b768 <vTaskNotifyGiveFromISR+0x10c>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d11d      	bne.n	800b728 <vTaskNotifyGiveFromISR+0xcc>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ee:	3304      	adds	r3, #4
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	f7fe faff 	bl	8009cf4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b6f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6fa:	4b1c      	ldr	r3, [pc, #112]	; (800b76c <vTaskNotifyGiveFromISR+0x110>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d903      	bls.n	800b70a <vTaskNotifyGiveFromISR+0xae>
 800b702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b706:	4a19      	ldr	r2, [pc, #100]	; (800b76c <vTaskNotifyGiveFromISR+0x110>)
 800b708:	6013      	str	r3, [r2, #0]
 800b70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b70e:	4613      	mov	r3, r2
 800b710:	009b      	lsls	r3, r3, #2
 800b712:	4413      	add	r3, r2
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4a16      	ldr	r2, [pc, #88]	; (800b770 <vTaskNotifyGiveFromISR+0x114>)
 800b718:	441a      	add	r2, r3
 800b71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b71c:	3304      	adds	r3, #4
 800b71e:	4619      	mov	r1, r3
 800b720:	4610      	mov	r0, r2
 800b722:	f7fe fa8a 	bl	8009c3a <vListInsertEnd>
 800b726:	e005      	b.n	800b734 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b72a:	3318      	adds	r3, #24
 800b72c:	4619      	mov	r1, r3
 800b72e:	4811      	ldr	r0, [pc, #68]	; (800b774 <vTaskNotifyGiveFromISR+0x118>)
 800b730:	f7fe fa83 	bl	8009c3a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b738:	4b0f      	ldr	r3, [pc, #60]	; (800b778 <vTaskNotifyGiveFromISR+0x11c>)
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b73e:	429a      	cmp	r2, r3
 800b740:	d908      	bls.n	800b754 <vTaskNotifyGiveFromISR+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d002      	beq.n	800b74e <vTaskNotifyGiveFromISR+0xf2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	2201      	movs	r2, #1
 800b74c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b74e:	4b0b      	ldr	r3, [pc, #44]	; (800b77c <vTaskNotifyGiveFromISR+0x120>)
 800b750:	2201      	movs	r2, #1
 800b752:	601a      	str	r2, [r3, #0]
 800b754:	6a3b      	ldr	r3, [r7, #32]
 800b756:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800b758:	68bb      	ldr	r3, [r7, #8]
 800b75a:	f383 8811 	msr	BASEPRI, r3
}
 800b75e:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800b760:	bf00      	nop
 800b762:	3728      	adds	r7, #40	; 0x28
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}
 800b768:	20000df0 	.word	0x20000df0
 800b76c:	20000dd0 	.word	0x20000dd0
 800b770:	200008f8 	.word	0x200008f8
 800b774:	20000d88 	.word	0x20000d88
 800b778:	200008f4 	.word	0x200008f4
 800b77c:	20000ddc 	.word	0x20000ddc

0800b780 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b084      	sub	sp, #16
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b78a:	4b21      	ldr	r3, [pc, #132]	; (800b810 <prvAddCurrentTaskToDelayedList+0x90>)
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b790:	4b20      	ldr	r3, [pc, #128]	; (800b814 <prvAddCurrentTaskToDelayedList+0x94>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	3304      	adds	r3, #4
 800b796:	4618      	mov	r0, r3
 800b798:	f7fe faac 	bl	8009cf4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7a2:	d10a      	bne.n	800b7ba <prvAddCurrentTaskToDelayedList+0x3a>
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d007      	beq.n	800b7ba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7aa:	4b1a      	ldr	r3, [pc, #104]	; (800b814 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	3304      	adds	r3, #4
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	4819      	ldr	r0, [pc, #100]	; (800b818 <prvAddCurrentTaskToDelayedList+0x98>)
 800b7b4:	f7fe fa41 	bl	8009c3a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b7b8:	e026      	b.n	800b808 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b7ba:	68fa      	ldr	r2, [r7, #12]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	4413      	add	r3, r2
 800b7c0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b7c2:	4b14      	ldr	r3, [pc, #80]	; (800b814 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	68ba      	ldr	r2, [r7, #8]
 800b7c8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b7ca:	68ba      	ldr	r2, [r7, #8]
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d209      	bcs.n	800b7e6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7d2:	4b12      	ldr	r3, [pc, #72]	; (800b81c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b7d4:	681a      	ldr	r2, [r3, #0]
 800b7d6:	4b0f      	ldr	r3, [pc, #60]	; (800b814 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	3304      	adds	r3, #4
 800b7dc:	4619      	mov	r1, r3
 800b7de:	4610      	mov	r0, r2
 800b7e0:	f7fe fa4f 	bl	8009c82 <vListInsert>
}
 800b7e4:	e010      	b.n	800b808 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7e6:	4b0e      	ldr	r3, [pc, #56]	; (800b820 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b7e8:	681a      	ldr	r2, [r3, #0]
 800b7ea:	4b0a      	ldr	r3, [pc, #40]	; (800b814 <prvAddCurrentTaskToDelayedList+0x94>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	3304      	adds	r3, #4
 800b7f0:	4619      	mov	r1, r3
 800b7f2:	4610      	mov	r0, r2
 800b7f4:	f7fe fa45 	bl	8009c82 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b7f8:	4b0a      	ldr	r3, [pc, #40]	; (800b824 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	68ba      	ldr	r2, [r7, #8]
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d202      	bcs.n	800b808 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b802:	4a08      	ldr	r2, [pc, #32]	; (800b824 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b804:	68bb      	ldr	r3, [r7, #8]
 800b806:	6013      	str	r3, [r2, #0]
}
 800b808:	bf00      	nop
 800b80a:	3710      	adds	r7, #16
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	20000dcc 	.word	0x20000dcc
 800b814:	200008f4 	.word	0x200008f4
 800b818:	20000db4 	.word	0x20000db4
 800b81c:	20000d84 	.word	0x20000d84
 800b820:	20000d80 	.word	0x20000d80
 800b824:	20000de8 	.word	0x20000de8

0800b828 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b08a      	sub	sp, #40	; 0x28
 800b82c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b82e:	2300      	movs	r3, #0
 800b830:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b832:	f000 fb07 	bl	800be44 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b836:	4b1c      	ldr	r3, [pc, #112]	; (800b8a8 <xTimerCreateTimerTask+0x80>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d021      	beq.n	800b882 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b83e:	2300      	movs	r3, #0
 800b840:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b842:	2300      	movs	r3, #0
 800b844:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b846:	1d3a      	adds	r2, r7, #4
 800b848:	f107 0108 	add.w	r1, r7, #8
 800b84c:	f107 030c 	add.w	r3, r7, #12
 800b850:	4618      	mov	r0, r3
 800b852:	f7fe f9ab 	bl	8009bac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b856:	6879      	ldr	r1, [r7, #4]
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	68fa      	ldr	r2, [r7, #12]
 800b85c:	9202      	str	r2, [sp, #8]
 800b85e:	9301      	str	r3, [sp, #4]
 800b860:	2302      	movs	r3, #2
 800b862:	9300      	str	r3, [sp, #0]
 800b864:	2300      	movs	r3, #0
 800b866:	460a      	mov	r2, r1
 800b868:	4910      	ldr	r1, [pc, #64]	; (800b8ac <xTimerCreateTimerTask+0x84>)
 800b86a:	4811      	ldr	r0, [pc, #68]	; (800b8b0 <xTimerCreateTimerTask+0x88>)
 800b86c:	f7fe ff58 	bl	800a720 <xTaskCreateStatic>
 800b870:	4603      	mov	r3, r0
 800b872:	4a10      	ldr	r2, [pc, #64]	; (800b8b4 <xTimerCreateTimerTask+0x8c>)
 800b874:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b876:	4b0f      	ldr	r3, [pc, #60]	; (800b8b4 <xTimerCreateTimerTask+0x8c>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d001      	beq.n	800b882 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b87e:	2301      	movs	r3, #1
 800b880:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d10a      	bne.n	800b89e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b888:	f04f 0320 	mov.w	r3, #32
 800b88c:	f383 8811 	msr	BASEPRI, r3
 800b890:	f3bf 8f6f 	isb	sy
 800b894:	f3bf 8f4f 	dsb	sy
 800b898:	613b      	str	r3, [r7, #16]
}
 800b89a:	bf00      	nop
 800b89c:	e7fe      	b.n	800b89c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b89e:	697b      	ldr	r3, [r7, #20]
}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	3718      	adds	r7, #24
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	20000e2c 	.word	0x20000e2c
 800b8ac:	080159a8 	.word	0x080159a8
 800b8b0:	0800b9ed 	.word	0x0800b9ed
 800b8b4:	20000e30 	.word	0x20000e30

0800b8b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b08a      	sub	sp, #40	; 0x28
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	60f8      	str	r0, [r7, #12]
 800b8c0:	60b9      	str	r1, [r7, #8]
 800b8c2:	607a      	str	r2, [r7, #4]
 800b8c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d10a      	bne.n	800b8e6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b8d0:	f04f 0320 	mov.w	r3, #32
 800b8d4:	f383 8811 	msr	BASEPRI, r3
 800b8d8:	f3bf 8f6f 	isb	sy
 800b8dc:	f3bf 8f4f 	dsb	sy
 800b8e0:	623b      	str	r3, [r7, #32]
}
 800b8e2:	bf00      	nop
 800b8e4:	e7fe      	b.n	800b8e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b8e6:	4b1a      	ldr	r3, [pc, #104]	; (800b950 <xTimerGenericCommand+0x98>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d02a      	beq.n	800b944 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	2b05      	cmp	r3, #5
 800b8fe:	dc18      	bgt.n	800b932 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b900:	f7ff fdd8 	bl	800b4b4 <xTaskGetSchedulerState>
 800b904:	4603      	mov	r3, r0
 800b906:	2b02      	cmp	r3, #2
 800b908:	d109      	bne.n	800b91e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b90a:	4b11      	ldr	r3, [pc, #68]	; (800b950 <xTimerGenericCommand+0x98>)
 800b90c:	6818      	ldr	r0, [r3, #0]
 800b90e:	f107 0110 	add.w	r1, r7, #16
 800b912:	2300      	movs	r3, #0
 800b914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b916:	f7fe fb1b 	bl	8009f50 <xQueueGenericSend>
 800b91a:	6278      	str	r0, [r7, #36]	; 0x24
 800b91c:	e012      	b.n	800b944 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b91e:	4b0c      	ldr	r3, [pc, #48]	; (800b950 <xTimerGenericCommand+0x98>)
 800b920:	6818      	ldr	r0, [r3, #0]
 800b922:	f107 0110 	add.w	r1, r7, #16
 800b926:	2300      	movs	r3, #0
 800b928:	2200      	movs	r2, #0
 800b92a:	f7fe fb11 	bl	8009f50 <xQueueGenericSend>
 800b92e:	6278      	str	r0, [r7, #36]	; 0x24
 800b930:	e008      	b.n	800b944 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b932:	4b07      	ldr	r3, [pc, #28]	; (800b950 <xTimerGenericCommand+0x98>)
 800b934:	6818      	ldr	r0, [r3, #0]
 800b936:	f107 0110 	add.w	r1, r7, #16
 800b93a:	2300      	movs	r3, #0
 800b93c:	683a      	ldr	r2, [r7, #0]
 800b93e:	f7fe fc05 	bl	800a14c <xQueueGenericSendFromISR>
 800b942:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b946:	4618      	mov	r0, r3
 800b948:	3728      	adds	r7, #40	; 0x28
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bd80      	pop	{r7, pc}
 800b94e:	bf00      	nop
 800b950:	20000e2c 	.word	0x20000e2c

0800b954 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b088      	sub	sp, #32
 800b958:	af02      	add	r7, sp, #8
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b95e:	4b22      	ldr	r3, [pc, #136]	; (800b9e8 <prvProcessExpiredTimer+0x94>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	68db      	ldr	r3, [r3, #12]
 800b964:	68db      	ldr	r3, [r3, #12]
 800b966:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	3304      	adds	r3, #4
 800b96c:	4618      	mov	r0, r3
 800b96e:	f7fe f9c1 	bl	8009cf4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b978:	f003 0304 	and.w	r3, r3, #4
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d022      	beq.n	800b9c6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b980:	697b      	ldr	r3, [r7, #20]
 800b982:	699a      	ldr	r2, [r3, #24]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	18d1      	adds	r1, r2, r3
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	683a      	ldr	r2, [r7, #0]
 800b98c:	6978      	ldr	r0, [r7, #20]
 800b98e:	f000 f8d1 	bl	800bb34 <prvInsertTimerInActiveList>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d01f      	beq.n	800b9d8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b998:	2300      	movs	r3, #0
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	2300      	movs	r3, #0
 800b99e:	687a      	ldr	r2, [r7, #4]
 800b9a0:	2100      	movs	r1, #0
 800b9a2:	6978      	ldr	r0, [r7, #20]
 800b9a4:	f7ff ff88 	bl	800b8b8 <xTimerGenericCommand>
 800b9a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b9aa:	693b      	ldr	r3, [r7, #16]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d113      	bne.n	800b9d8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b9b0:	f04f 0320 	mov.w	r3, #32
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	60fb      	str	r3, [r7, #12]
}
 800b9c2:	bf00      	nop
 800b9c4:	e7fe      	b.n	800b9c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b9cc:	f023 0301 	bic.w	r3, r3, #1
 800b9d0:	b2da      	uxtb	r2, r3
 800b9d2:	697b      	ldr	r3, [r7, #20]
 800b9d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9d8:	697b      	ldr	r3, [r7, #20]
 800b9da:	6a1b      	ldr	r3, [r3, #32]
 800b9dc:	6978      	ldr	r0, [r7, #20]
 800b9de:	4798      	blx	r3
}
 800b9e0:	bf00      	nop
 800b9e2:	3718      	adds	r7, #24
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	bd80      	pop	{r7, pc}
 800b9e8:	20000e24 	.word	0x20000e24

0800b9ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b9f4:	f107 0308 	add.w	r3, r7, #8
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f000 f857 	bl	800baac <prvGetNextExpireTime>
 800b9fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	4619      	mov	r1, r3
 800ba04:	68f8      	ldr	r0, [r7, #12]
 800ba06:	f000 f803 	bl	800ba10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ba0a:	f000 f8d5 	bl	800bbb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ba0e:	e7f1      	b.n	800b9f4 <prvTimerTask+0x8>

0800ba10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b084      	sub	sp, #16
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ba1a:	f7ff f93f 	bl	800ac9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ba1e:	f107 0308 	add.w	r3, r7, #8
 800ba22:	4618      	mov	r0, r3
 800ba24:	f000 f866 	bl	800baf4 <prvSampleTimeNow>
 800ba28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d130      	bne.n	800ba92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d10a      	bne.n	800ba4c <prvProcessTimerOrBlockTask+0x3c>
 800ba36:	687a      	ldr	r2, [r7, #4]
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	d806      	bhi.n	800ba4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ba3e:	f7ff f93b 	bl	800acb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ba42:	68f9      	ldr	r1, [r7, #12]
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f7ff ff85 	bl	800b954 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ba4a:	e024      	b.n	800ba96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ba4c:	683b      	ldr	r3, [r7, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d008      	beq.n	800ba64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ba52:	4b13      	ldr	r3, [pc, #76]	; (800baa0 <prvProcessTimerOrBlockTask+0x90>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d101      	bne.n	800ba60 <prvProcessTimerOrBlockTask+0x50>
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	e000      	b.n	800ba62 <prvProcessTimerOrBlockTask+0x52>
 800ba60:	2300      	movs	r3, #0
 800ba62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ba64:	4b0f      	ldr	r3, [pc, #60]	; (800baa4 <prvProcessTimerOrBlockTask+0x94>)
 800ba66:	6818      	ldr	r0, [r3, #0]
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	1ad3      	subs	r3, r2, r3
 800ba6e:	683a      	ldr	r2, [r7, #0]
 800ba70:	4619      	mov	r1, r3
 800ba72:	f7fe fe21 	bl	800a6b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ba76:	f7ff f91f 	bl	800acb8 <xTaskResumeAll>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d10a      	bne.n	800ba96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ba80:	4b09      	ldr	r3, [pc, #36]	; (800baa8 <prvProcessTimerOrBlockTask+0x98>)
 800ba82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba86:	601a      	str	r2, [r3, #0]
 800ba88:	f3bf 8f4f 	dsb	sy
 800ba8c:	f3bf 8f6f 	isb	sy
}
 800ba90:	e001      	b.n	800ba96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ba92:	f7ff f911 	bl	800acb8 <xTaskResumeAll>
}
 800ba96:	bf00      	nop
 800ba98:	3710      	adds	r7, #16
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}
 800ba9e:	bf00      	nop
 800baa0:	20000e28 	.word	0x20000e28
 800baa4:	20000e2c 	.word	0x20000e2c
 800baa8:	e000ed04 	.word	0xe000ed04

0800baac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800baac:	b480      	push	{r7}
 800baae:	b085      	sub	sp, #20
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bab4:	4b0e      	ldr	r3, [pc, #56]	; (800baf0 <prvGetNextExpireTime+0x44>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d101      	bne.n	800bac2 <prvGetNextExpireTime+0x16>
 800babe:	2201      	movs	r2, #1
 800bac0:	e000      	b.n	800bac4 <prvGetNextExpireTime+0x18>
 800bac2:	2200      	movs	r2, #0
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d105      	bne.n	800badc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bad0:	4b07      	ldr	r3, [pc, #28]	; (800baf0 <prvGetNextExpireTime+0x44>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	60fb      	str	r3, [r7, #12]
 800bada:	e001      	b.n	800bae0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800badc:	2300      	movs	r3, #0
 800bade:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bae0:	68fb      	ldr	r3, [r7, #12]
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3714      	adds	r7, #20
 800bae6:	46bd      	mov	sp, r7
 800bae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baec:	4770      	bx	lr
 800baee:	bf00      	nop
 800baf0:	20000e24 	.word	0x20000e24

0800baf4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bafc:	f7ff f97a 	bl	800adf4 <xTaskGetTickCount>
 800bb00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bb02:	4b0b      	ldr	r3, [pc, #44]	; (800bb30 <prvSampleTimeNow+0x3c>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	68fa      	ldr	r2, [r7, #12]
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d205      	bcs.n	800bb18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bb0c:	f000 f936 	bl	800bd7c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	601a      	str	r2, [r3, #0]
 800bb16:	e002      	b.n	800bb1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bb1e:	4a04      	ldr	r2, [pc, #16]	; (800bb30 <prvSampleTimeNow+0x3c>)
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bb24:	68fb      	ldr	r3, [r7, #12]
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	20000e34 	.word	0x20000e34

0800bb34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b086      	sub	sp, #24
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	607a      	str	r2, [r7, #4]
 800bb40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bb42:	2300      	movs	r3, #0
 800bb44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	68ba      	ldr	r2, [r7, #8]
 800bb4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	68fa      	ldr	r2, [r7, #12]
 800bb50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bb52:	68ba      	ldr	r2, [r7, #8]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d812      	bhi.n	800bb80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb5a:	687a      	ldr	r2, [r7, #4]
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	1ad2      	subs	r2, r2, r3
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	699b      	ldr	r3, [r3, #24]
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d302      	bcc.n	800bb6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bb68:	2301      	movs	r3, #1
 800bb6a:	617b      	str	r3, [r7, #20]
 800bb6c:	e01b      	b.n	800bba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bb6e:	4b10      	ldr	r3, [pc, #64]	; (800bbb0 <prvInsertTimerInActiveList+0x7c>)
 800bb70:	681a      	ldr	r2, [r3, #0]
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	3304      	adds	r3, #4
 800bb76:	4619      	mov	r1, r3
 800bb78:	4610      	mov	r0, r2
 800bb7a:	f7fe f882 	bl	8009c82 <vListInsert>
 800bb7e:	e012      	b.n	800bba6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	429a      	cmp	r2, r3
 800bb86:	d206      	bcs.n	800bb96 <prvInsertTimerInActiveList+0x62>
 800bb88:	68ba      	ldr	r2, [r7, #8]
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d302      	bcc.n	800bb96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bb90:	2301      	movs	r3, #1
 800bb92:	617b      	str	r3, [r7, #20]
 800bb94:	e007      	b.n	800bba6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bb96:	4b07      	ldr	r3, [pc, #28]	; (800bbb4 <prvInsertTimerInActiveList+0x80>)
 800bb98:	681a      	ldr	r2, [r3, #0]
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	3304      	adds	r3, #4
 800bb9e:	4619      	mov	r1, r3
 800bba0:	4610      	mov	r0, r2
 800bba2:	f7fe f86e 	bl	8009c82 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bba6:	697b      	ldr	r3, [r7, #20]
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3718      	adds	r7, #24
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}
 800bbb0:	20000e28 	.word	0x20000e28
 800bbb4:	20000e24 	.word	0x20000e24

0800bbb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b08e      	sub	sp, #56	; 0x38
 800bbbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bbbe:	e0ca      	b.n	800bd56 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	da18      	bge.n	800bbf8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bbc6:	1d3b      	adds	r3, r7, #4
 800bbc8:	3304      	adds	r3, #4
 800bbca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bbcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d10a      	bne.n	800bbe8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bbd2:	f04f 0320 	mov.w	r3, #32
 800bbd6:	f383 8811 	msr	BASEPRI, r3
 800bbda:	f3bf 8f6f 	isb	sy
 800bbde:	f3bf 8f4f 	dsb	sy
 800bbe2:	61fb      	str	r3, [r7, #28]
}
 800bbe4:	bf00      	nop
 800bbe6:	e7fe      	b.n	800bbe6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bbe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbee:	6850      	ldr	r0, [r2, #4]
 800bbf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bbf2:	6892      	ldr	r2, [r2, #8]
 800bbf4:	4611      	mov	r1, r2
 800bbf6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	f2c0 80aa 	blt.w	800bd54 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bc04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc06:	695b      	ldr	r3, [r3, #20]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d004      	beq.n	800bc16 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc0e:	3304      	adds	r3, #4
 800bc10:	4618      	mov	r0, r3
 800bc12:	f7fe f86f 	bl	8009cf4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bc16:	463b      	mov	r3, r7
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f7ff ff6b 	bl	800baf4 <prvSampleTimeNow>
 800bc1e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2b09      	cmp	r3, #9
 800bc24:	f200 8097 	bhi.w	800bd56 <prvProcessReceivedCommands+0x19e>
 800bc28:	a201      	add	r2, pc, #4	; (adr r2, 800bc30 <prvProcessReceivedCommands+0x78>)
 800bc2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc2e:	bf00      	nop
 800bc30:	0800bc59 	.word	0x0800bc59
 800bc34:	0800bc59 	.word	0x0800bc59
 800bc38:	0800bc59 	.word	0x0800bc59
 800bc3c:	0800bccd 	.word	0x0800bccd
 800bc40:	0800bce1 	.word	0x0800bce1
 800bc44:	0800bd2b 	.word	0x0800bd2b
 800bc48:	0800bc59 	.word	0x0800bc59
 800bc4c:	0800bc59 	.word	0x0800bc59
 800bc50:	0800bccd 	.word	0x0800bccd
 800bc54:	0800bce1 	.word	0x0800bce1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bc58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc5e:	f043 0301 	orr.w	r3, r3, #1
 800bc62:	b2da      	uxtb	r2, r3
 800bc64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bc6a:	68ba      	ldr	r2, [r7, #8]
 800bc6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc6e:	699b      	ldr	r3, [r3, #24]
 800bc70:	18d1      	adds	r1, r2, r3
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc78:	f7ff ff5c 	bl	800bb34 <prvInsertTimerInActiveList>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d069      	beq.n	800bd56 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bc82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc84:	6a1b      	ldr	r3, [r3, #32]
 800bc86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bc88:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bc90:	f003 0304 	and.w	r3, r3, #4
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d05e      	beq.n	800bd56 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bc98:	68ba      	ldr	r2, [r7, #8]
 800bc9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc9c:	699b      	ldr	r3, [r3, #24]
 800bc9e:	441a      	add	r2, r3
 800bca0:	2300      	movs	r3, #0
 800bca2:	9300      	str	r3, [sp, #0]
 800bca4:	2300      	movs	r3, #0
 800bca6:	2100      	movs	r1, #0
 800bca8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bcaa:	f7ff fe05 	bl	800b8b8 <xTimerGenericCommand>
 800bcae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bcb0:	6a3b      	ldr	r3, [r7, #32]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d14f      	bne.n	800bd56 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800bcb6:	f04f 0320 	mov.w	r3, #32
 800bcba:	f383 8811 	msr	BASEPRI, r3
 800bcbe:	f3bf 8f6f 	isb	sy
 800bcc2:	f3bf 8f4f 	dsb	sy
 800bcc6:	61bb      	str	r3, [r7, #24]
}
 800bcc8:	bf00      	nop
 800bcca:	e7fe      	b.n	800bcca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bcd2:	f023 0301 	bic.w	r3, r3, #1
 800bcd6:	b2da      	uxtb	r2, r3
 800bcd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800bcde:	e03a      	b.n	800bd56 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bce2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bce6:	f043 0301 	orr.w	r3, r3, #1
 800bcea:	b2da      	uxtb	r2, r3
 800bcec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bcf2:	68ba      	ldr	r2, [r7, #8]
 800bcf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcf6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bcf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcfa:	699b      	ldr	r3, [r3, #24]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d10a      	bne.n	800bd16 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bd00:	f04f 0320 	mov.w	r3, #32
 800bd04:	f383 8811 	msr	BASEPRI, r3
 800bd08:	f3bf 8f6f 	isb	sy
 800bd0c:	f3bf 8f4f 	dsb	sy
 800bd10:	617b      	str	r3, [r7, #20]
}
 800bd12:	bf00      	nop
 800bd14:	e7fe      	b.n	800bd14 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bd16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd18:	699a      	ldr	r2, [r3, #24]
 800bd1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd1c:	18d1      	adds	r1, r2, r3
 800bd1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bd22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd24:	f7ff ff06 	bl	800bb34 <prvInsertTimerInActiveList>
					break;
 800bd28:	e015      	b.n	800bd56 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bd2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd30:	f003 0302 	and.w	r3, r3, #2
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d103      	bne.n	800bd40 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bd38:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bd3a:	f000 fbe1 	bl	800c500 <vPortFree>
 800bd3e:	e00a      	b.n	800bd56 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bd46:	f023 0301 	bic.w	r3, r3, #1
 800bd4a:	b2da      	uxtb	r2, r3
 800bd4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bd52:	e000      	b.n	800bd56 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bd54:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd56:	4b08      	ldr	r3, [pc, #32]	; (800bd78 <prvProcessReceivedCommands+0x1c0>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	1d39      	adds	r1, r7, #4
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7fe fa90 	bl	800a284 <xQueueReceive>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	f47f af2a 	bne.w	800bbc0 <prvProcessReceivedCommands+0x8>
	}
}
 800bd6c:	bf00      	nop
 800bd6e:	bf00      	nop
 800bd70:	3730      	adds	r7, #48	; 0x30
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	20000e2c 	.word	0x20000e2c

0800bd7c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b088      	sub	sp, #32
 800bd80:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bd82:	e048      	b.n	800be16 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bd84:	4b2d      	ldr	r3, [pc, #180]	; (800be3c <prvSwitchTimerLists+0xc0>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	68db      	ldr	r3, [r3, #12]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd8e:	4b2b      	ldr	r3, [pc, #172]	; (800be3c <prvSwitchTimerLists+0xc0>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	68db      	ldr	r3, [r3, #12]
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	3304      	adds	r3, #4
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f7fd ffa9 	bl	8009cf4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	6a1b      	ldr	r3, [r3, #32]
 800bda6:	68f8      	ldr	r0, [r7, #12]
 800bda8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bdb0:	f003 0304 	and.w	r3, r3, #4
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d02e      	beq.n	800be16 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	699b      	ldr	r3, [r3, #24]
 800bdbc:	693a      	ldr	r2, [r7, #16]
 800bdbe:	4413      	add	r3, r2
 800bdc0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bdc2:	68ba      	ldr	r2, [r7, #8]
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	429a      	cmp	r2, r3
 800bdc8:	d90e      	bls.n	800bde8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	68ba      	ldr	r2, [r7, #8]
 800bdce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	68fa      	ldr	r2, [r7, #12]
 800bdd4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bdd6:	4b19      	ldr	r3, [pc, #100]	; (800be3c <prvSwitchTimerLists+0xc0>)
 800bdd8:	681a      	ldr	r2, [r3, #0]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	3304      	adds	r3, #4
 800bdde:	4619      	mov	r1, r3
 800bde0:	4610      	mov	r0, r2
 800bde2:	f7fd ff4e 	bl	8009c82 <vListInsert>
 800bde6:	e016      	b.n	800be16 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bde8:	2300      	movs	r3, #0
 800bdea:	9300      	str	r3, [sp, #0]
 800bdec:	2300      	movs	r3, #0
 800bdee:	693a      	ldr	r2, [r7, #16]
 800bdf0:	2100      	movs	r1, #0
 800bdf2:	68f8      	ldr	r0, [r7, #12]
 800bdf4:	f7ff fd60 	bl	800b8b8 <xTimerGenericCommand>
 800bdf8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d10a      	bne.n	800be16 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800be00:	f04f 0320 	mov.w	r3, #32
 800be04:	f383 8811 	msr	BASEPRI, r3
 800be08:	f3bf 8f6f 	isb	sy
 800be0c:	f3bf 8f4f 	dsb	sy
 800be10:	603b      	str	r3, [r7, #0]
}
 800be12:	bf00      	nop
 800be14:	e7fe      	b.n	800be14 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800be16:	4b09      	ldr	r3, [pc, #36]	; (800be3c <prvSwitchTimerLists+0xc0>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1b1      	bne.n	800bd84 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800be20:	4b06      	ldr	r3, [pc, #24]	; (800be3c <prvSwitchTimerLists+0xc0>)
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800be26:	4b06      	ldr	r3, [pc, #24]	; (800be40 <prvSwitchTimerLists+0xc4>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4a04      	ldr	r2, [pc, #16]	; (800be3c <prvSwitchTimerLists+0xc0>)
 800be2c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800be2e:	4a04      	ldr	r2, [pc, #16]	; (800be40 <prvSwitchTimerLists+0xc4>)
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	6013      	str	r3, [r2, #0]
}
 800be34:	bf00      	nop
 800be36:	3718      	adds	r7, #24
 800be38:	46bd      	mov	sp, r7
 800be3a:	bd80      	pop	{r7, pc}
 800be3c:	20000e24 	.word	0x20000e24
 800be40:	20000e28 	.word	0x20000e28

0800be44 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800be4a:	f000 f96b 	bl	800c124 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800be4e:	4b15      	ldr	r3, [pc, #84]	; (800bea4 <prvCheckForValidListAndQueue+0x60>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d120      	bne.n	800be98 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800be56:	4814      	ldr	r0, [pc, #80]	; (800bea8 <prvCheckForValidListAndQueue+0x64>)
 800be58:	f7fd fec2 	bl	8009be0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800be5c:	4813      	ldr	r0, [pc, #76]	; (800beac <prvCheckForValidListAndQueue+0x68>)
 800be5e:	f7fd febf 	bl	8009be0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800be62:	4b13      	ldr	r3, [pc, #76]	; (800beb0 <prvCheckForValidListAndQueue+0x6c>)
 800be64:	4a10      	ldr	r2, [pc, #64]	; (800bea8 <prvCheckForValidListAndQueue+0x64>)
 800be66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800be68:	4b12      	ldr	r3, [pc, #72]	; (800beb4 <prvCheckForValidListAndQueue+0x70>)
 800be6a:	4a10      	ldr	r2, [pc, #64]	; (800beac <prvCheckForValidListAndQueue+0x68>)
 800be6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800be6e:	2300      	movs	r3, #0
 800be70:	9300      	str	r3, [sp, #0]
 800be72:	4b11      	ldr	r3, [pc, #68]	; (800beb8 <prvCheckForValidListAndQueue+0x74>)
 800be74:	4a11      	ldr	r2, [pc, #68]	; (800bebc <prvCheckForValidListAndQueue+0x78>)
 800be76:	2110      	movs	r1, #16
 800be78:	200a      	movs	r0, #10
 800be7a:	f7fd ffcd 	bl	8009e18 <xQueueGenericCreateStatic>
 800be7e:	4603      	mov	r3, r0
 800be80:	4a08      	ldr	r2, [pc, #32]	; (800bea4 <prvCheckForValidListAndQueue+0x60>)
 800be82:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800be84:	4b07      	ldr	r3, [pc, #28]	; (800bea4 <prvCheckForValidListAndQueue+0x60>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d005      	beq.n	800be98 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800be8c:	4b05      	ldr	r3, [pc, #20]	; (800bea4 <prvCheckForValidListAndQueue+0x60>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	490b      	ldr	r1, [pc, #44]	; (800bec0 <prvCheckForValidListAndQueue+0x7c>)
 800be92:	4618      	mov	r0, r3
 800be94:	f7fe fbe6 	bl	800a664 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be98:	f000 f974 	bl	800c184 <vPortExitCritical>
}
 800be9c:	bf00      	nop
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}
 800bea2:	bf00      	nop
 800bea4:	20000e2c 	.word	0x20000e2c
 800bea8:	20000dfc 	.word	0x20000dfc
 800beac:	20000e10 	.word	0x20000e10
 800beb0:	20000e24 	.word	0x20000e24
 800beb4:	20000e28 	.word	0x20000e28
 800beb8:	20000ed8 	.word	0x20000ed8
 800bebc:	20000e38 	.word	0x20000e38
 800bec0:	080159b0 	.word	0x080159b0

0800bec4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bec4:	b480      	push	{r7}
 800bec6:	b085      	sub	sp, #20
 800bec8:	af00      	add	r7, sp, #0
 800beca:	60f8      	str	r0, [r7, #12]
 800becc:	60b9      	str	r1, [r7, #8]
 800bece:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	3b04      	subs	r3, #4
 800bed4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bedc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	3b04      	subs	r3, #4
 800bee2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	f023 0201 	bic.w	r2, r3, #1
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	3b04      	subs	r3, #4
 800bef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bef4:	4a0c      	ldr	r2, [pc, #48]	; (800bf28 <pxPortInitialiseStack+0x64>)
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	3b14      	subs	r3, #20
 800befe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bf00:	687a      	ldr	r2, [r7, #4]
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	3b04      	subs	r3, #4
 800bf0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f06f 0202 	mvn.w	r2, #2
 800bf12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	3b20      	subs	r3, #32
 800bf18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bf1a:	68fb      	ldr	r3, [r7, #12]
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3714      	adds	r7, #20
 800bf20:	46bd      	mov	sp, r7
 800bf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf26:	4770      	bx	lr
 800bf28:	0800bf2d 	.word	0x0800bf2d

0800bf2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b085      	sub	sp, #20
 800bf30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bf32:	2300      	movs	r3, #0
 800bf34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bf36:	4b12      	ldr	r3, [pc, #72]	; (800bf80 <prvTaskExitError+0x54>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bf3e:	d00a      	beq.n	800bf56 <prvTaskExitError+0x2a>
	__asm volatile
 800bf40:	f04f 0320 	mov.w	r3, #32
 800bf44:	f383 8811 	msr	BASEPRI, r3
 800bf48:	f3bf 8f6f 	isb	sy
 800bf4c:	f3bf 8f4f 	dsb	sy
 800bf50:	60fb      	str	r3, [r7, #12]
}
 800bf52:	bf00      	nop
 800bf54:	e7fe      	b.n	800bf54 <prvTaskExitError+0x28>
	__asm volatile
 800bf56:	f04f 0320 	mov.w	r3, #32
 800bf5a:	f383 8811 	msr	BASEPRI, r3
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	f3bf 8f4f 	dsb	sy
 800bf66:	60bb      	str	r3, [r7, #8]
}
 800bf68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bf6a:	bf00      	nop
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d0fc      	beq.n	800bf6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bf72:	bf00      	nop
 800bf74:	bf00      	nop
 800bf76:	3714      	adds	r7, #20
 800bf78:	46bd      	mov	sp, r7
 800bf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf7e:	4770      	bx	lr
 800bf80:	20000118 	.word	0x20000118
	...

0800bf90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bf90:	4b07      	ldr	r3, [pc, #28]	; (800bfb0 <pxCurrentTCBConst2>)
 800bf92:	6819      	ldr	r1, [r3, #0]
 800bf94:	6808      	ldr	r0, [r1, #0]
 800bf96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9a:	f380 8809 	msr	PSP, r0
 800bf9e:	f3bf 8f6f 	isb	sy
 800bfa2:	f04f 0000 	mov.w	r0, #0
 800bfa6:	f380 8811 	msr	BASEPRI, r0
 800bfaa:	4770      	bx	lr
 800bfac:	f3af 8000 	nop.w

0800bfb0 <pxCurrentTCBConst2>:
 800bfb0:	200008f4 	.word	0x200008f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bfb4:	bf00      	nop
 800bfb6:	bf00      	nop

0800bfb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bfb8:	4808      	ldr	r0, [pc, #32]	; (800bfdc <prvPortStartFirstTask+0x24>)
 800bfba:	6800      	ldr	r0, [r0, #0]
 800bfbc:	6800      	ldr	r0, [r0, #0]
 800bfbe:	f380 8808 	msr	MSP, r0
 800bfc2:	f04f 0000 	mov.w	r0, #0
 800bfc6:	f380 8814 	msr	CONTROL, r0
 800bfca:	b662      	cpsie	i
 800bfcc:	b661      	cpsie	f
 800bfce:	f3bf 8f4f 	dsb	sy
 800bfd2:	f3bf 8f6f 	isb	sy
 800bfd6:	df00      	svc	0
 800bfd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bfda:	bf00      	nop
 800bfdc:	e000ed08 	.word	0xe000ed08

0800bfe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b086      	sub	sp, #24
 800bfe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bfe6:	4b46      	ldr	r3, [pc, #280]	; (800c100 <xPortStartScheduler+0x120>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	4a46      	ldr	r2, [pc, #280]	; (800c104 <xPortStartScheduler+0x124>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d10a      	bne.n	800c006 <xPortStartScheduler+0x26>
	__asm volatile
 800bff0:	f04f 0320 	mov.w	r3, #32
 800bff4:	f383 8811 	msr	BASEPRI, r3
 800bff8:	f3bf 8f6f 	isb	sy
 800bffc:	f3bf 8f4f 	dsb	sy
 800c000:	613b      	str	r3, [r7, #16]
}
 800c002:	bf00      	nop
 800c004:	e7fe      	b.n	800c004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c006:	4b3e      	ldr	r3, [pc, #248]	; (800c100 <xPortStartScheduler+0x120>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	4a3f      	ldr	r2, [pc, #252]	; (800c108 <xPortStartScheduler+0x128>)
 800c00c:	4293      	cmp	r3, r2
 800c00e:	d10a      	bne.n	800c026 <xPortStartScheduler+0x46>
	__asm volatile
 800c010:	f04f 0320 	mov.w	r3, #32
 800c014:	f383 8811 	msr	BASEPRI, r3
 800c018:	f3bf 8f6f 	isb	sy
 800c01c:	f3bf 8f4f 	dsb	sy
 800c020:	60fb      	str	r3, [r7, #12]
}
 800c022:	bf00      	nop
 800c024:	e7fe      	b.n	800c024 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c026:	4b39      	ldr	r3, [pc, #228]	; (800c10c <xPortStartScheduler+0x12c>)
 800c028:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	781b      	ldrb	r3, [r3, #0]
 800c02e:	b2db      	uxtb	r3, r3
 800c030:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	22ff      	movs	r2, #255	; 0xff
 800c036:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c038:	697b      	ldr	r3, [r7, #20]
 800c03a:	781b      	ldrb	r3, [r3, #0]
 800c03c:	b2db      	uxtb	r3, r3
 800c03e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c040:	78fb      	ldrb	r3, [r7, #3]
 800c042:	b2db      	uxtb	r3, r3
 800c044:	f003 0320 	and.w	r3, r3, #32
 800c048:	b2da      	uxtb	r2, r3
 800c04a:	4b31      	ldr	r3, [pc, #196]	; (800c110 <xPortStartScheduler+0x130>)
 800c04c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c04e:	4b31      	ldr	r3, [pc, #196]	; (800c114 <xPortStartScheduler+0x134>)
 800c050:	2207      	movs	r2, #7
 800c052:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c054:	e009      	b.n	800c06a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c056:	4b2f      	ldr	r3, [pc, #188]	; (800c114 <xPortStartScheduler+0x134>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	3b01      	subs	r3, #1
 800c05c:	4a2d      	ldr	r2, [pc, #180]	; (800c114 <xPortStartScheduler+0x134>)
 800c05e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c060:	78fb      	ldrb	r3, [r7, #3]
 800c062:	b2db      	uxtb	r3, r3
 800c064:	005b      	lsls	r3, r3, #1
 800c066:	b2db      	uxtb	r3, r3
 800c068:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c06a:	78fb      	ldrb	r3, [r7, #3]
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c072:	2b80      	cmp	r3, #128	; 0x80
 800c074:	d0ef      	beq.n	800c056 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c076:	4b27      	ldr	r3, [pc, #156]	; (800c114 <xPortStartScheduler+0x134>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f1c3 0307 	rsb	r3, r3, #7
 800c07e:	2b04      	cmp	r3, #4
 800c080:	d00a      	beq.n	800c098 <xPortStartScheduler+0xb8>
	__asm volatile
 800c082:	f04f 0320 	mov.w	r3, #32
 800c086:	f383 8811 	msr	BASEPRI, r3
 800c08a:	f3bf 8f6f 	isb	sy
 800c08e:	f3bf 8f4f 	dsb	sy
 800c092:	60bb      	str	r3, [r7, #8]
}
 800c094:	bf00      	nop
 800c096:	e7fe      	b.n	800c096 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c098:	4b1e      	ldr	r3, [pc, #120]	; (800c114 <xPortStartScheduler+0x134>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	021b      	lsls	r3, r3, #8
 800c09e:	4a1d      	ldr	r2, [pc, #116]	; (800c114 <xPortStartScheduler+0x134>)
 800c0a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c0a2:	4b1c      	ldr	r3, [pc, #112]	; (800c114 <xPortStartScheduler+0x134>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c0aa:	4a1a      	ldr	r2, [pc, #104]	; (800c114 <xPortStartScheduler+0x134>)
 800c0ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	b2da      	uxtb	r2, r3
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c0b6:	4b18      	ldr	r3, [pc, #96]	; (800c118 <xPortStartScheduler+0x138>)
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	4a17      	ldr	r2, [pc, #92]	; (800c118 <xPortStartScheduler+0x138>)
 800c0bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c0c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c0c2:	4b15      	ldr	r3, [pc, #84]	; (800c118 <xPortStartScheduler+0x138>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	4a14      	ldr	r2, [pc, #80]	; (800c118 <xPortStartScheduler+0x138>)
 800c0c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c0cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c0ce:	f000 f8dd 	bl	800c28c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c0d2:	4b12      	ldr	r3, [pc, #72]	; (800c11c <xPortStartScheduler+0x13c>)
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c0d8:	f000 f8fc 	bl	800c2d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c0dc:	4b10      	ldr	r3, [pc, #64]	; (800c120 <xPortStartScheduler+0x140>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	4a0f      	ldr	r2, [pc, #60]	; (800c120 <xPortStartScheduler+0x140>)
 800c0e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c0e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c0e8:	f7ff ff66 	bl	800bfb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c0ec:	f7fe ff4c 	bl	800af88 <vTaskSwitchContext>
	prvTaskExitError();
 800c0f0:	f7ff ff1c 	bl	800bf2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c0f4:	2300      	movs	r3, #0
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	3718      	adds	r7, #24
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd80      	pop	{r7, pc}
 800c0fe:	bf00      	nop
 800c100:	e000ed00 	.word	0xe000ed00
 800c104:	410fc271 	.word	0x410fc271
 800c108:	410fc270 	.word	0x410fc270
 800c10c:	e000e400 	.word	0xe000e400
 800c110:	20000f28 	.word	0x20000f28
 800c114:	20000f2c 	.word	0x20000f2c
 800c118:	e000ed20 	.word	0xe000ed20
 800c11c:	20000118 	.word	0x20000118
 800c120:	e000ef34 	.word	0xe000ef34

0800c124 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c124:	b480      	push	{r7}
 800c126:	b083      	sub	sp, #12
 800c128:	af00      	add	r7, sp, #0
	__asm volatile
 800c12a:	f04f 0320 	mov.w	r3, #32
 800c12e:	f383 8811 	msr	BASEPRI, r3
 800c132:	f3bf 8f6f 	isb	sy
 800c136:	f3bf 8f4f 	dsb	sy
 800c13a:	607b      	str	r3, [r7, #4]
}
 800c13c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c13e:	4b0f      	ldr	r3, [pc, #60]	; (800c17c <vPortEnterCritical+0x58>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	3301      	adds	r3, #1
 800c144:	4a0d      	ldr	r2, [pc, #52]	; (800c17c <vPortEnterCritical+0x58>)
 800c146:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c148:	4b0c      	ldr	r3, [pc, #48]	; (800c17c <vPortEnterCritical+0x58>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d10f      	bne.n	800c170 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c150:	4b0b      	ldr	r3, [pc, #44]	; (800c180 <vPortEnterCritical+0x5c>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	b2db      	uxtb	r3, r3
 800c156:	2b00      	cmp	r3, #0
 800c158:	d00a      	beq.n	800c170 <vPortEnterCritical+0x4c>
	__asm volatile
 800c15a:	f04f 0320 	mov.w	r3, #32
 800c15e:	f383 8811 	msr	BASEPRI, r3
 800c162:	f3bf 8f6f 	isb	sy
 800c166:	f3bf 8f4f 	dsb	sy
 800c16a:	603b      	str	r3, [r7, #0]
}
 800c16c:	bf00      	nop
 800c16e:	e7fe      	b.n	800c16e <vPortEnterCritical+0x4a>
	}
}
 800c170:	bf00      	nop
 800c172:	370c      	adds	r7, #12
 800c174:	46bd      	mov	sp, r7
 800c176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c17a:	4770      	bx	lr
 800c17c:	20000118 	.word	0x20000118
 800c180:	e000ed04 	.word	0xe000ed04

0800c184 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c18a:	4b12      	ldr	r3, [pc, #72]	; (800c1d4 <vPortExitCritical+0x50>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d10a      	bne.n	800c1a8 <vPortExitCritical+0x24>
	__asm volatile
 800c192:	f04f 0320 	mov.w	r3, #32
 800c196:	f383 8811 	msr	BASEPRI, r3
 800c19a:	f3bf 8f6f 	isb	sy
 800c19e:	f3bf 8f4f 	dsb	sy
 800c1a2:	607b      	str	r3, [r7, #4]
}
 800c1a4:	bf00      	nop
 800c1a6:	e7fe      	b.n	800c1a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c1a8:	4b0a      	ldr	r3, [pc, #40]	; (800c1d4 <vPortExitCritical+0x50>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	3b01      	subs	r3, #1
 800c1ae:	4a09      	ldr	r2, [pc, #36]	; (800c1d4 <vPortExitCritical+0x50>)
 800c1b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c1b2:	4b08      	ldr	r3, [pc, #32]	; (800c1d4 <vPortExitCritical+0x50>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d105      	bne.n	800c1c6 <vPortExitCritical+0x42>
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	f383 8811 	msr	BASEPRI, r3
}
 800c1c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c1c6:	bf00      	nop
 800c1c8:	370c      	adds	r7, #12
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d0:	4770      	bx	lr
 800c1d2:	bf00      	nop
 800c1d4:	20000118 	.word	0x20000118
	...

0800c1e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c1e0:	f3ef 8009 	mrs	r0, PSP
 800c1e4:	f3bf 8f6f 	isb	sy
 800c1e8:	4b15      	ldr	r3, [pc, #84]	; (800c240 <pxCurrentTCBConst>)
 800c1ea:	681a      	ldr	r2, [r3, #0]
 800c1ec:	f01e 0f10 	tst.w	lr, #16
 800c1f0:	bf08      	it	eq
 800c1f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c1f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1fa:	6010      	str	r0, [r2, #0]
 800c1fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c200:	f04f 0020 	mov.w	r0, #32
 800c204:	f380 8811 	msr	BASEPRI, r0
 800c208:	f3bf 8f4f 	dsb	sy
 800c20c:	f3bf 8f6f 	isb	sy
 800c210:	f7fe feba 	bl	800af88 <vTaskSwitchContext>
 800c214:	f04f 0000 	mov.w	r0, #0
 800c218:	f380 8811 	msr	BASEPRI, r0
 800c21c:	bc09      	pop	{r0, r3}
 800c21e:	6819      	ldr	r1, [r3, #0]
 800c220:	6808      	ldr	r0, [r1, #0]
 800c222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c226:	f01e 0f10 	tst.w	lr, #16
 800c22a:	bf08      	it	eq
 800c22c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c230:	f380 8809 	msr	PSP, r0
 800c234:	f3bf 8f6f 	isb	sy
 800c238:	4770      	bx	lr
 800c23a:	bf00      	nop
 800c23c:	f3af 8000 	nop.w

0800c240 <pxCurrentTCBConst>:
 800c240:	200008f4 	.word	0x200008f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c244:	bf00      	nop
 800c246:	bf00      	nop

0800c248 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b082      	sub	sp, #8
 800c24c:	af00      	add	r7, sp, #0
	__asm volatile
 800c24e:	f04f 0320 	mov.w	r3, #32
 800c252:	f383 8811 	msr	BASEPRI, r3
 800c256:	f3bf 8f6f 	isb	sy
 800c25a:	f3bf 8f4f 	dsb	sy
 800c25e:	607b      	str	r3, [r7, #4]
}
 800c260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c262:	f7fe fdd7 	bl	800ae14 <xTaskIncrementTick>
 800c266:	4603      	mov	r3, r0
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d003      	beq.n	800c274 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c26c:	4b06      	ldr	r3, [pc, #24]	; (800c288 <xPortSysTickHandler+0x40>)
 800c26e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c272:	601a      	str	r2, [r3, #0]
 800c274:	2300      	movs	r3, #0
 800c276:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	f383 8811 	msr	BASEPRI, r3
}
 800c27e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c280:	bf00      	nop
 800c282:	3708      	adds	r7, #8
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}
 800c288:	e000ed04 	.word	0xe000ed04

0800c28c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c28c:	b480      	push	{r7}
 800c28e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c290:	4b0b      	ldr	r3, [pc, #44]	; (800c2c0 <vPortSetupTimerInterrupt+0x34>)
 800c292:	2200      	movs	r2, #0
 800c294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c296:	4b0b      	ldr	r3, [pc, #44]	; (800c2c4 <vPortSetupTimerInterrupt+0x38>)
 800c298:	2200      	movs	r2, #0
 800c29a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c29c:	4b0a      	ldr	r3, [pc, #40]	; (800c2c8 <vPortSetupTimerInterrupt+0x3c>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	4a0a      	ldr	r2, [pc, #40]	; (800c2cc <vPortSetupTimerInterrupt+0x40>)
 800c2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c2a6:	099b      	lsrs	r3, r3, #6
 800c2a8:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <vPortSetupTimerInterrupt+0x44>)
 800c2aa:	3b01      	subs	r3, #1
 800c2ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c2ae:	4b04      	ldr	r3, [pc, #16]	; (800c2c0 <vPortSetupTimerInterrupt+0x34>)
 800c2b0:	2207      	movs	r2, #7
 800c2b2:	601a      	str	r2, [r3, #0]
}
 800c2b4:	bf00      	nop
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2bc:	4770      	bx	lr
 800c2be:	bf00      	nop
 800c2c0:	e000e010 	.word	0xe000e010
 800c2c4:	e000e018 	.word	0xe000e018
 800c2c8:	20000140 	.word	0x20000140
 800c2cc:	10624dd3 	.word	0x10624dd3
 800c2d0:	e000e014 	.word	0xe000e014

0800c2d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c2d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c2e4 <vPortEnableVFP+0x10>
 800c2d8:	6801      	ldr	r1, [r0, #0]
 800c2da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c2de:	6001      	str	r1, [r0, #0]
 800c2e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c2e2:	bf00      	nop
 800c2e4:	e000ed88 	.word	0xe000ed88

0800c2e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b085      	sub	sp, #20
 800c2ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c2ee:	f3ef 8305 	mrs	r3, IPSR
 800c2f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	2b0f      	cmp	r3, #15
 800c2f8:	d914      	bls.n	800c324 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c2fa:	4a17      	ldr	r2, [pc, #92]	; (800c358 <vPortValidateInterruptPriority+0x70>)
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	4413      	add	r3, r2
 800c300:	781b      	ldrb	r3, [r3, #0]
 800c302:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c304:	4b15      	ldr	r3, [pc, #84]	; (800c35c <vPortValidateInterruptPriority+0x74>)
 800c306:	781b      	ldrb	r3, [r3, #0]
 800c308:	7afa      	ldrb	r2, [r7, #11]
 800c30a:	429a      	cmp	r2, r3
 800c30c:	d20a      	bcs.n	800c324 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c30e:	f04f 0320 	mov.w	r3, #32
 800c312:	f383 8811 	msr	BASEPRI, r3
 800c316:	f3bf 8f6f 	isb	sy
 800c31a:	f3bf 8f4f 	dsb	sy
 800c31e:	607b      	str	r3, [r7, #4]
}
 800c320:	bf00      	nop
 800c322:	e7fe      	b.n	800c322 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c324:	4b0e      	ldr	r3, [pc, #56]	; (800c360 <vPortValidateInterruptPriority+0x78>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c32c:	4b0d      	ldr	r3, [pc, #52]	; (800c364 <vPortValidateInterruptPriority+0x7c>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	429a      	cmp	r2, r3
 800c332:	d90a      	bls.n	800c34a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c334:	f04f 0320 	mov.w	r3, #32
 800c338:	f383 8811 	msr	BASEPRI, r3
 800c33c:	f3bf 8f6f 	isb	sy
 800c340:	f3bf 8f4f 	dsb	sy
 800c344:	603b      	str	r3, [r7, #0]
}
 800c346:	bf00      	nop
 800c348:	e7fe      	b.n	800c348 <vPortValidateInterruptPriority+0x60>
	}
 800c34a:	bf00      	nop
 800c34c:	3714      	adds	r7, #20
 800c34e:	46bd      	mov	sp, r7
 800c350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c354:	4770      	bx	lr
 800c356:	bf00      	nop
 800c358:	e000e3f0 	.word	0xe000e3f0
 800c35c:	20000f28 	.word	0x20000f28
 800c360:	e000ed0c 	.word	0xe000ed0c
 800c364:	20000f2c 	.word	0x20000f2c

0800c368 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b08a      	sub	sp, #40	; 0x28
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c370:	2300      	movs	r3, #0
 800c372:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c374:	f7fe fc92 	bl	800ac9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c378:	4b5b      	ldr	r3, [pc, #364]	; (800c4e8 <pvPortMalloc+0x180>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d101      	bne.n	800c384 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c380:	f000 f920 	bl	800c5c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c384:	4b59      	ldr	r3, [pc, #356]	; (800c4ec <pvPortMalloc+0x184>)
 800c386:	681a      	ldr	r2, [r3, #0]
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	4013      	ands	r3, r2
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	f040 8093 	bne.w	800c4b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2b00      	cmp	r3, #0
 800c396:	d01d      	beq.n	800c3d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c398:	2208      	movs	r2, #8
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	4413      	add	r3, r2
 800c39e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f003 0307 	and.w	r3, r3, #7
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d014      	beq.n	800c3d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f023 0307 	bic.w	r3, r3, #7
 800c3b0:	3308      	adds	r3, #8
 800c3b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	f003 0307 	and.w	r3, r3, #7
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d00a      	beq.n	800c3d4 <pvPortMalloc+0x6c>
	__asm volatile
 800c3be:	f04f 0320 	mov.w	r3, #32
 800c3c2:	f383 8811 	msr	BASEPRI, r3
 800c3c6:	f3bf 8f6f 	isb	sy
 800c3ca:	f3bf 8f4f 	dsb	sy
 800c3ce:	617b      	str	r3, [r7, #20]
}
 800c3d0:	bf00      	nop
 800c3d2:	e7fe      	b.n	800c3d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d06e      	beq.n	800c4b8 <pvPortMalloc+0x150>
 800c3da:	4b45      	ldr	r3, [pc, #276]	; (800c4f0 <pvPortMalloc+0x188>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	687a      	ldr	r2, [r7, #4]
 800c3e0:	429a      	cmp	r2, r3
 800c3e2:	d869      	bhi.n	800c4b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c3e4:	4b43      	ldr	r3, [pc, #268]	; (800c4f4 <pvPortMalloc+0x18c>)
 800c3e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c3e8:	4b42      	ldr	r3, [pc, #264]	; (800c4f4 <pvPortMalloc+0x18c>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3ee:	e004      	b.n	800c3fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c3f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c3f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3fc:	685b      	ldr	r3, [r3, #4]
 800c3fe:	687a      	ldr	r2, [r7, #4]
 800c400:	429a      	cmp	r2, r3
 800c402:	d903      	bls.n	800c40c <pvPortMalloc+0xa4>
 800c404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d1f1      	bne.n	800c3f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c40c:	4b36      	ldr	r3, [pc, #216]	; (800c4e8 <pvPortMalloc+0x180>)
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c412:	429a      	cmp	r2, r3
 800c414:	d050      	beq.n	800c4b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c416:	6a3b      	ldr	r3, [r7, #32]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	2208      	movs	r2, #8
 800c41c:	4413      	add	r3, r2
 800c41e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c422:	681a      	ldr	r2, [r3, #0]
 800c424:	6a3b      	ldr	r3, [r7, #32]
 800c426:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c42a:	685a      	ldr	r2, [r3, #4]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	1ad2      	subs	r2, r2, r3
 800c430:	2308      	movs	r3, #8
 800c432:	005b      	lsls	r3, r3, #1
 800c434:	429a      	cmp	r2, r3
 800c436:	d91f      	bls.n	800c478 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	4413      	add	r3, r2
 800c43e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c440:	69bb      	ldr	r3, [r7, #24]
 800c442:	f003 0307 	and.w	r3, r3, #7
 800c446:	2b00      	cmp	r3, #0
 800c448:	d00a      	beq.n	800c460 <pvPortMalloc+0xf8>
	__asm volatile
 800c44a:	f04f 0320 	mov.w	r3, #32
 800c44e:	f383 8811 	msr	BASEPRI, r3
 800c452:	f3bf 8f6f 	isb	sy
 800c456:	f3bf 8f4f 	dsb	sy
 800c45a:	613b      	str	r3, [r7, #16]
}
 800c45c:	bf00      	nop
 800c45e:	e7fe      	b.n	800c45e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c462:	685a      	ldr	r2, [r3, #4]
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	1ad2      	subs	r2, r2, r3
 800c468:	69bb      	ldr	r3, [r7, #24]
 800c46a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c46e:	687a      	ldr	r2, [r7, #4]
 800c470:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c472:	69b8      	ldr	r0, [r7, #24]
 800c474:	f000 f908 	bl	800c688 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c478:	4b1d      	ldr	r3, [pc, #116]	; (800c4f0 <pvPortMalloc+0x188>)
 800c47a:	681a      	ldr	r2, [r3, #0]
 800c47c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c47e:	685b      	ldr	r3, [r3, #4]
 800c480:	1ad3      	subs	r3, r2, r3
 800c482:	4a1b      	ldr	r2, [pc, #108]	; (800c4f0 <pvPortMalloc+0x188>)
 800c484:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c486:	4b1a      	ldr	r3, [pc, #104]	; (800c4f0 <pvPortMalloc+0x188>)
 800c488:	681a      	ldr	r2, [r3, #0]
 800c48a:	4b1b      	ldr	r3, [pc, #108]	; (800c4f8 <pvPortMalloc+0x190>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	429a      	cmp	r2, r3
 800c490:	d203      	bcs.n	800c49a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c492:	4b17      	ldr	r3, [pc, #92]	; (800c4f0 <pvPortMalloc+0x188>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	4a18      	ldr	r2, [pc, #96]	; (800c4f8 <pvPortMalloc+0x190>)
 800c498:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c49a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c49c:	685a      	ldr	r2, [r3, #4]
 800c49e:	4b13      	ldr	r3, [pc, #76]	; (800c4ec <pvPortMalloc+0x184>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	431a      	orrs	r2, r3
 800c4a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c4ae:	4b13      	ldr	r3, [pc, #76]	; (800c4fc <pvPortMalloc+0x194>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	4a11      	ldr	r2, [pc, #68]	; (800c4fc <pvPortMalloc+0x194>)
 800c4b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c4b8:	f7fe fbfe 	bl	800acb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c4bc:	69fb      	ldr	r3, [r7, #28]
 800c4be:	f003 0307 	and.w	r3, r3, #7
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00a      	beq.n	800c4dc <pvPortMalloc+0x174>
	__asm volatile
 800c4c6:	f04f 0320 	mov.w	r3, #32
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	60fb      	str	r3, [r7, #12]
}
 800c4d8:	bf00      	nop
 800c4da:	e7fe      	b.n	800c4da <pvPortMalloc+0x172>
	return pvReturn;
 800c4dc:	69fb      	ldr	r3, [r7, #28]
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3728      	adds	r7, #40	; 0x28
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
 800c4e6:	bf00      	nop
 800c4e8:	20004b38 	.word	0x20004b38
 800c4ec:	20004b4c 	.word	0x20004b4c
 800c4f0:	20004b3c 	.word	0x20004b3c
 800c4f4:	20004b30 	.word	0x20004b30
 800c4f8:	20004b40 	.word	0x20004b40
 800c4fc:	20004b44 	.word	0x20004b44

0800c500 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c500:	b580      	push	{r7, lr}
 800c502:	b086      	sub	sp, #24
 800c504:	af00      	add	r7, sp, #0
 800c506:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d04d      	beq.n	800c5ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c512:	2308      	movs	r3, #8
 800c514:	425b      	negs	r3, r3
 800c516:	697a      	ldr	r2, [r7, #20]
 800c518:	4413      	add	r3, r2
 800c51a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	685a      	ldr	r2, [r3, #4]
 800c524:	4b24      	ldr	r3, [pc, #144]	; (800c5b8 <vPortFree+0xb8>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	4013      	ands	r3, r2
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d10a      	bne.n	800c544 <vPortFree+0x44>
	__asm volatile
 800c52e:	f04f 0320 	mov.w	r3, #32
 800c532:	f383 8811 	msr	BASEPRI, r3
 800c536:	f3bf 8f6f 	isb	sy
 800c53a:	f3bf 8f4f 	dsb	sy
 800c53e:	60fb      	str	r3, [r7, #12]
}
 800c540:	bf00      	nop
 800c542:	e7fe      	b.n	800c542 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d00a      	beq.n	800c562 <vPortFree+0x62>
	__asm volatile
 800c54c:	f04f 0320 	mov.w	r3, #32
 800c550:	f383 8811 	msr	BASEPRI, r3
 800c554:	f3bf 8f6f 	isb	sy
 800c558:	f3bf 8f4f 	dsb	sy
 800c55c:	60bb      	str	r3, [r7, #8]
}
 800c55e:	bf00      	nop
 800c560:	e7fe      	b.n	800c560 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c562:	693b      	ldr	r3, [r7, #16]
 800c564:	685a      	ldr	r2, [r3, #4]
 800c566:	4b14      	ldr	r3, [pc, #80]	; (800c5b8 <vPortFree+0xb8>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	4013      	ands	r3, r2
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d01e      	beq.n	800c5ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c570:	693b      	ldr	r3, [r7, #16]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d11a      	bne.n	800c5ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c578:	693b      	ldr	r3, [r7, #16]
 800c57a:	685a      	ldr	r2, [r3, #4]
 800c57c:	4b0e      	ldr	r3, [pc, #56]	; (800c5b8 <vPortFree+0xb8>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	43db      	mvns	r3, r3
 800c582:	401a      	ands	r2, r3
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c588:	f7fe fb88 	bl	800ac9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	685a      	ldr	r2, [r3, #4]
 800c590:	4b0a      	ldr	r3, [pc, #40]	; (800c5bc <vPortFree+0xbc>)
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	4413      	add	r3, r2
 800c596:	4a09      	ldr	r2, [pc, #36]	; (800c5bc <vPortFree+0xbc>)
 800c598:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c59a:	6938      	ldr	r0, [r7, #16]
 800c59c:	f000 f874 	bl	800c688 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c5a0:	4b07      	ldr	r3, [pc, #28]	; (800c5c0 <vPortFree+0xc0>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	3301      	adds	r3, #1
 800c5a6:	4a06      	ldr	r2, [pc, #24]	; (800c5c0 <vPortFree+0xc0>)
 800c5a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c5aa:	f7fe fb85 	bl	800acb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c5ae:	bf00      	nop
 800c5b0:	3718      	adds	r7, #24
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	bd80      	pop	{r7, pc}
 800c5b6:	bf00      	nop
 800c5b8:	20004b4c 	.word	0x20004b4c
 800c5bc:	20004b3c 	.word	0x20004b3c
 800c5c0:	20004b48 	.word	0x20004b48

0800c5c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c5c4:	b480      	push	{r7}
 800c5c6:	b085      	sub	sp, #20
 800c5c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c5ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c5ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c5d0:	4b27      	ldr	r3, [pc, #156]	; (800c670 <prvHeapInit+0xac>)
 800c5d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	f003 0307 	and.w	r3, r3, #7
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d00c      	beq.n	800c5f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	3307      	adds	r3, #7
 800c5e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	f023 0307 	bic.w	r3, r3, #7
 800c5ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c5ec:	68ba      	ldr	r2, [r7, #8]
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	1ad3      	subs	r3, r2, r3
 800c5f2:	4a1f      	ldr	r2, [pc, #124]	; (800c670 <prvHeapInit+0xac>)
 800c5f4:	4413      	add	r3, r2
 800c5f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c5fc:	4a1d      	ldr	r2, [pc, #116]	; (800c674 <prvHeapInit+0xb0>)
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c602:	4b1c      	ldr	r3, [pc, #112]	; (800c674 <prvHeapInit+0xb0>)
 800c604:	2200      	movs	r2, #0
 800c606:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	68ba      	ldr	r2, [r7, #8]
 800c60c:	4413      	add	r3, r2
 800c60e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c610:	2208      	movs	r2, #8
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	1a9b      	subs	r3, r3, r2
 800c616:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	f023 0307 	bic.w	r3, r3, #7
 800c61e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	4a15      	ldr	r2, [pc, #84]	; (800c678 <prvHeapInit+0xb4>)
 800c624:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c626:	4b14      	ldr	r3, [pc, #80]	; (800c678 <prvHeapInit+0xb4>)
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	2200      	movs	r2, #0
 800c62c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c62e:	4b12      	ldr	r3, [pc, #72]	; (800c678 <prvHeapInit+0xb4>)
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	2200      	movs	r2, #0
 800c634:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	68fa      	ldr	r2, [r7, #12]
 800c63e:	1ad2      	subs	r2, r2, r3
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c644:	4b0c      	ldr	r3, [pc, #48]	; (800c678 <prvHeapInit+0xb4>)
 800c646:	681a      	ldr	r2, [r3, #0]
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	685b      	ldr	r3, [r3, #4]
 800c650:	4a0a      	ldr	r2, [pc, #40]	; (800c67c <prvHeapInit+0xb8>)
 800c652:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	685b      	ldr	r3, [r3, #4]
 800c658:	4a09      	ldr	r2, [pc, #36]	; (800c680 <prvHeapInit+0xbc>)
 800c65a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c65c:	4b09      	ldr	r3, [pc, #36]	; (800c684 <prvHeapInit+0xc0>)
 800c65e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c662:	601a      	str	r2, [r3, #0]
}
 800c664:	bf00      	nop
 800c666:	3714      	adds	r7, #20
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr
 800c670:	20000f30 	.word	0x20000f30
 800c674:	20004b30 	.word	0x20004b30
 800c678:	20004b38 	.word	0x20004b38
 800c67c:	20004b40 	.word	0x20004b40
 800c680:	20004b3c 	.word	0x20004b3c
 800c684:	20004b4c 	.word	0x20004b4c

0800c688 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c690:	4b28      	ldr	r3, [pc, #160]	; (800c734 <prvInsertBlockIntoFreeList+0xac>)
 800c692:	60fb      	str	r3, [r7, #12]
 800c694:	e002      	b.n	800c69c <prvInsertBlockIntoFreeList+0x14>
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	60fb      	str	r3, [r7, #12]
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	687a      	ldr	r2, [r7, #4]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d8f7      	bhi.n	800c696 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	685b      	ldr	r3, [r3, #4]
 800c6ae:	68ba      	ldr	r2, [r7, #8]
 800c6b0:	4413      	add	r3, r2
 800c6b2:	687a      	ldr	r2, [r7, #4]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d108      	bne.n	800c6ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	685a      	ldr	r2, [r3, #4]
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	685b      	ldr	r3, [r3, #4]
 800c6c0:	441a      	add	r2, r3
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	685b      	ldr	r3, [r3, #4]
 800c6d2:	68ba      	ldr	r2, [r7, #8]
 800c6d4:	441a      	add	r2, r3
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d118      	bne.n	800c710 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	681a      	ldr	r2, [r3, #0]
 800c6e2:	4b15      	ldr	r3, [pc, #84]	; (800c738 <prvInsertBlockIntoFreeList+0xb0>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d00d      	beq.n	800c706 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	685a      	ldr	r2, [r3, #4]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	685b      	ldr	r3, [r3, #4]
 800c6f4:	441a      	add	r2, r3
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	681a      	ldr	r2, [r3, #0]
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	601a      	str	r2, [r3, #0]
 800c704:	e008      	b.n	800c718 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c706:	4b0c      	ldr	r3, [pc, #48]	; (800c738 <prvInsertBlockIntoFreeList+0xb0>)
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	601a      	str	r2, [r3, #0]
 800c70e:	e003      	b.n	800c718 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681a      	ldr	r2, [r3, #0]
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c718:	68fa      	ldr	r2, [r7, #12]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	429a      	cmp	r2, r3
 800c71e:	d002      	beq.n	800c726 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	687a      	ldr	r2, [r7, #4]
 800c724:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c726:	bf00      	nop
 800c728:	3714      	adds	r7, #20
 800c72a:	46bd      	mov	sp, r7
 800c72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c730:	4770      	bx	lr
 800c732:	bf00      	nop
 800c734:	20004b30 	.word	0x20004b30
 800c738:	20004b38 	.word	0x20004b38

0800c73c <get_CRC8_check_sum>:
  * @param[in]      dw_length: 
  * @param[in]      ucCRC8:CRC8
  * @retval         CRC8
  */
uint8_t get_CRC8_check_sum(unsigned char *pch_message,unsigned int dw_length,unsigned char ucCRC8)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b087      	sub	sp, #28
 800c740:	af00      	add	r7, sp, #0
 800c742:	60f8      	str	r0, [r7, #12]
 800c744:	60b9      	str	r1, [r7, #8]
 800c746:	4613      	mov	r3, r2
 800c748:	71fb      	strb	r3, [r7, #7]
    unsigned char uc_index;
    while (dw_length--)
 800c74a:	e00a      	b.n	800c762 <get_CRC8_check_sum+0x26>
    {
        uc_index = ucCRC8^(*pch_message++);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	1c5a      	adds	r2, r3, #1
 800c750:	60fa      	str	r2, [r7, #12]
 800c752:	781a      	ldrb	r2, [r3, #0]
 800c754:	79fb      	ldrb	r3, [r7, #7]
 800c756:	4053      	eors	r3, r2
 800c758:	75fb      	strb	r3, [r7, #23]
        ucCRC8 = CRC8_table[uc_index];
 800c75a:	7dfb      	ldrb	r3, [r7, #23]
 800c75c:	4a07      	ldr	r2, [pc, #28]	; (800c77c <get_CRC8_check_sum+0x40>)
 800c75e:	5cd3      	ldrb	r3, [r2, r3]
 800c760:	71fb      	strb	r3, [r7, #7]
    while (dw_length--)
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	1e5a      	subs	r2, r3, #1
 800c766:	60ba      	str	r2, [r7, #8]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d1ef      	bne.n	800c74c <get_CRC8_check_sum+0x10>
    }
    return(ucCRC8);
 800c76c:	79fb      	ldrb	r3, [r7, #7]
}
 800c76e:	4618      	mov	r0, r3
 800c770:	371c      	adds	r7, #28
 800c772:	46bd      	mov	sp, r7
 800c774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c778:	4770      	bx	lr
 800c77a:	bf00      	nop
 800c77c:	08015aa4 	.word	0x08015aa4

0800c780 <verify_CRC8_check_sum>:
  * @param[in]      pch_message: 
  * @param[in]      dw_length: 
  * @retval         
  */
uint32_t verify_CRC8_check_sum(unsigned char *pch_message, unsigned int dw_length)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
 800c788:	6039      	str	r1, [r7, #0]
    unsigned char ucExpected = 0;
 800c78a:	2300      	movs	r3, #0
 800c78c:	73fb      	strb	r3, [r7, #15]
    if ((pch_message == 0) || (dw_length <= 2))
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d002      	beq.n	800c79a <verify_CRC8_check_sum+0x1a>
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	2b02      	cmp	r3, #2
 800c798:	d801      	bhi.n	800c79e <verify_CRC8_check_sum+0x1e>
    {
        return 0;
 800c79a:	2300      	movs	r3, #0
 800c79c:	e013      	b.n	800c7c6 <verify_CRC8_check_sum+0x46>
    }
    ucExpected = get_CRC8_check_sum (pch_message, dw_length - 1, CRC8_INIT);
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	3b01      	subs	r3, #1
 800c7a2:	22ff      	movs	r2, #255	; 0xff
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f7ff ffc8 	bl	800c73c <get_CRC8_check_sum>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	73fb      	strb	r3, [r7, #15]
    return ( ucExpected == pch_message[dw_length - 1] );
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	3b01      	subs	r3, #1
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	4413      	add	r3, r2
 800c7b8:	781b      	ldrb	r3, [r3, #0]
 800c7ba:	7bfa      	ldrb	r2, [r7, #15]
 800c7bc:	429a      	cmp	r2, r3
 800c7be:	bf0c      	ite	eq
 800c7c0:	2301      	moveq	r3, #1
 800c7c2:	2300      	movne	r3, #0
 800c7c4:	b2db      	uxtb	r3, r3
}
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	3710      	adds	r7, #16
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	bd80      	pop	{r7, pc}
	...

0800c7d0 <get_CRC16_check_sum>:
  * @param[in]      dw_length: 
  * @param[in]      wCRC:CRC16
  * @retval         CRC16
  */
uint16_t get_CRC16_check_sum(uint8_t *pch_message,uint32_t dw_length,uint16_t wCRC)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b087      	sub	sp, #28
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	60f8      	str	r0, [r7, #12]
 800c7d8:	60b9      	str	r1, [r7, #8]
 800c7da:	4613      	mov	r3, r2
 800c7dc:	80fb      	strh	r3, [r7, #6]
    uint8_t chData;
    if (pch_message == NULL)
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d113      	bne.n	800c80c <get_CRC16_check_sum+0x3c>
    {
        return 0xFFFF;
 800c7e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c7e8:	e016      	b.n	800c818 <get_CRC16_check_sum+0x48>
    }
    while(dw_length--)
    {
        chData = *pch_message++;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	1c5a      	adds	r2, r3, #1
 800c7ee:	60fa      	str	r2, [r7, #12]
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	75fb      	strb	r3, [r7, #23]
        (wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 800c7f4:	88fb      	ldrh	r3, [r7, #6]
 800c7f6:	0a1b      	lsrs	r3, r3, #8
 800c7f8:	b29a      	uxth	r2, r3
 800c7fa:	88f9      	ldrh	r1, [r7, #6]
 800c7fc:	7dfb      	ldrb	r3, [r7, #23]
 800c7fe:	404b      	eors	r3, r1
 800c800:	b2db      	uxtb	r3, r3
 800c802:	4908      	ldr	r1, [pc, #32]	; (800c824 <get_CRC16_check_sum+0x54>)
 800c804:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c808:	4053      	eors	r3, r2
 800c80a:	80fb      	strh	r3, [r7, #6]
    while(dw_length--)
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	1e5a      	subs	r2, r3, #1
 800c810:	60ba      	str	r2, [r7, #8]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d1e9      	bne.n	800c7ea <get_CRC16_check_sum+0x1a>
    }
    return wCRC;
 800c816:	88fb      	ldrh	r3, [r7, #6]
}
 800c818:	4618      	mov	r0, r3
 800c81a:	371c      	adds	r7, #28
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr
 800c824:	08015ba4 	.word	0x08015ba4

0800c828 <verify_CRC16_check_sum>:
  * @param[in]      pch_message: 
  * @param[in]      dw_length: 
  * @retval         
  */
uint32_t verify_CRC16_check_sum(uint8_t *pchMessage, uint32_t dwLength)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b084      	sub	sp, #16
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
    uint16_t wExpected = 0;
 800c832:	2300      	movs	r3, #0
 800c834:	81fb      	strh	r3, [r7, #14]
    if ((pchMessage == NULL) || (dwLength <= 2))
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d002      	beq.n	800c842 <verify_CRC16_check_sum+0x1a>
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	2b02      	cmp	r3, #2
 800c840:	d801      	bhi.n	800c846 <verify_CRC16_check_sum+0x1e>
    {
        return 0;
 800c842:	2300      	movs	r3, #0
 800c844:	e020      	b.n	800c888 <verify_CRC16_check_sum+0x60>
    }
    wExpected = get_CRC16_check_sum(pchMessage, dwLength - 2, CRC16_INIT);
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	3b02      	subs	r3, #2
 800c84a:	4a11      	ldr	r2, [pc, #68]	; (800c890 <verify_CRC16_check_sum+0x68>)
 800c84c:	8812      	ldrh	r2, [r2, #0]
 800c84e:	4619      	mov	r1, r3
 800c850:	6878      	ldr	r0, [r7, #4]
 800c852:	f7ff ffbd 	bl	800c7d0 <get_CRC16_check_sum>
 800c856:	4603      	mov	r3, r0
 800c858:	81fb      	strh	r3, [r7, #14]
    return ((wExpected & 0xff) == pchMessage[dwLength - 2] && ((wExpected >> 8) & 0xff) == pchMessage[dwLength - 1]);
 800c85a:	89fb      	ldrh	r3, [r7, #14]
 800c85c:	b2db      	uxtb	r3, r3
 800c85e:	683a      	ldr	r2, [r7, #0]
 800c860:	3a02      	subs	r2, #2
 800c862:	6879      	ldr	r1, [r7, #4]
 800c864:	440a      	add	r2, r1
 800c866:	7812      	ldrb	r2, [r2, #0]
 800c868:	4293      	cmp	r3, r2
 800c86a:	d10c      	bne.n	800c886 <verify_CRC16_check_sum+0x5e>
 800c86c:	89fb      	ldrh	r3, [r7, #14]
 800c86e:	0a1b      	lsrs	r3, r3, #8
 800c870:	b29b      	uxth	r3, r3
 800c872:	b2db      	uxtb	r3, r3
 800c874:	683a      	ldr	r2, [r7, #0]
 800c876:	3a01      	subs	r2, #1
 800c878:	6879      	ldr	r1, [r7, #4]
 800c87a:	440a      	add	r2, r1
 800c87c:	7812      	ldrb	r2, [r2, #0]
 800c87e:	4293      	cmp	r3, r2
 800c880:	d101      	bne.n	800c886 <verify_CRC16_check_sum+0x5e>
 800c882:	2301      	movs	r3, #1
 800c884:	e000      	b.n	800c888 <verify_CRC16_check_sum+0x60>
 800c886:	2300      	movs	r3, #0
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3710      	adds	r7, #16
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}
 800c890:	2000011c 	.word	0x2000011c

0800c894 <chassis_power_control>:
  * @brief          
  * @param[in]      chassis_power_control: 
  * @retval         none
  */
float chassis_power_control(float current_set)
{
 800c894:	b480      	push	{r7}
 800c896:	b089      	sub	sp, #36	; 0x24
 800c898:	af00      	add	r7, sp, #0
 800c89a:	ed87 0a01 	vstr	s0, [r7, #4]
    float chassis_power = 0.0f;
 800c89e:	f04f 0300 	mov.w	r3, #0
 800c8a2:	613b      	str	r3, [r7, #16]
    float chassis_power_buffer = 0.0f;
 800c8a4:	f04f 0300 	mov.w	r3, #0
 800c8a8:	60fb      	str	r3, [r7, #12]
    float total_current_limit = 0.0f;
 800c8aa:	f04f 0300 	mov.w	r3, #0
 800c8ae:	61fb      	str	r3, [r7, #28]
    float total_current = 0.0f;
 800c8b0:	f04f 0300 	mov.w	r3, #0
 800c8b4:	60bb      	str	r3, [r7, #8]
		// Enable power limit?
		// TODO: Handle refree offline!
	
    if(1)
    {
				chassis_power = power_heat_data.chassis_power;
 800c8b6:	4b48      	ldr	r3, [pc, #288]	; (800c9d8 <chassis_power_control+0x144>)
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	613b      	str	r3, [r7, #16]
				chassis_power_buffer = power_heat_data.chassis_power_buffer;
 800c8bc:	4b46      	ldr	r3, [pc, #280]	; (800c9d8 <chassis_power_control+0x144>)
 800c8be:	891b      	ldrh	r3, [r3, #8]
 800c8c0:	b29b      	uxth	r3, r3
 800c8c2:	ee07 3a90 	vmov	s15, r3
 800c8c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ca:	edc7 7a03 	vstr	s15, [r7, #12]
			
			
        // power > 80w and buffer < 60j, because buffer < 60 means power has been more than 80w
        //80w 60j,6080w
        if(chassis_power_buffer < WARNING_POWER_BUFF)
 800c8ce:	4b43      	ldr	r3, [pc, #268]	; (800c9dc <chassis_power_control+0x148>)
 800c8d0:	edd3 7a00 	vldr	s15, [r3]
 800c8d4:	ed97 7a03 	vldr	s14, [r7, #12]
 800c8d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c8dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8e0:	d524      	bpl.n	800c92c <chassis_power_control+0x98>
        {
            float power_scale;
            if(chassis_power_buffer > 5.0f)
 800c8e2:	edd7 7a03 	vldr	s15, [r7, #12]
 800c8e6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800c8ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c8ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c8f2:	dd09      	ble.n	800c908 <chassis_power_control+0x74>
            {
                //scale down WARNING_POWER_BUFF
                //WARNING_POWER_BUFF
                power_scale = chassis_power_buffer / WARNING_POWER_BUFF;
 800c8f4:	4b39      	ldr	r3, [pc, #228]	; (800c9dc <chassis_power_control+0x148>)
 800c8f6:	ed93 7a00 	vldr	s14, [r3]
 800c8fa:	edd7 6a03 	vldr	s13, [r7, #12]
 800c8fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c902:	edc7 7a06 	vstr	s15, [r7, #24]
 800c906:	e008      	b.n	800c91a <chassis_power_control+0x86>
            }
            else
            {
                //only left 10% of WARNING_POWER_BUFF
                power_scale = 8.0f / WARNING_POWER_BUFF;
 800c908:	4b34      	ldr	r3, [pc, #208]	; (800c9dc <chassis_power_control+0x148>)
 800c90a:	ed93 7a00 	vldr	s14, [r3]
 800c90e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800c912:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c916:	edc7 7a06 	vstr	s15, [r7, #24]
            }
            //scale down
            //
            total_current_limit = BUFFER_TOTAL_CURRENT_LIMIT * power_scale;
 800c91a:	edd7 7a06 	vldr	s15, [r7, #24]
 800c91e:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800c9e0 <chassis_power_control+0x14c>
 800c922:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c926:	edc7 7a07 	vstr	s15, [r7, #28]
 800c92a:	e030      	b.n	800c98e <chassis_power_control+0xfa>
        }
        else
        {
            //power > WARNING_POWER
            //WARNING_POWER
            if(chassis_power > WARNING_POWER)
 800c92c:	edd7 7a04 	vldr	s15, [r7, #16]
 800c930:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800c934:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c93c:	dd25      	ble.n	800c98a <chassis_power_control+0xf6>
            {
                float power_scale;
                //power < 80w
                //80w
                if(chassis_power < POWER_LIMIT)
 800c93e:	edd7 7a04 	vldr	s15, [r7, #16]
 800c942:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800c946:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c94a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c94e:	d50c      	bpl.n	800c96a <chassis_power_control+0xd6>
                {
                    //scale down
                    //
                    power_scale = (POWER_LIMIT - chassis_power) / (POWER_LIMIT - WARNING_POWER);
 800c950:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800c954:	edd7 7a04 	vldr	s15, [r7, #16]
 800c958:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c95c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800c960:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c964:	edc7 7a05 	vstr	s15, [r7, #20]
 800c968:	e002      	b.n	800c970 <chassis_power_control+0xdc>
                }
                //power > 80w
                //80w
                else
                {
                    power_scale = 0.0f;
 800c96a:	f04f 0300 	mov.w	r3, #0
 800c96e:	617b      	str	r3, [r7, #20]
                }
                
                total_current_limit = BUFFER_TOTAL_CURRENT_LIMIT + POWER_TOTAL_CURRENT_LIMIT * power_scale;
 800c970:	edd7 7a05 	vldr	s15, [r7, #20]
 800c974:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800c9e0 <chassis_power_control+0x14c>
 800c978:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c97c:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800c9e0 <chassis_power_control+0x14c>
 800c980:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c984:	edc7 7a07 	vstr	s15, [r7, #28]
 800c988:	e001      	b.n	800c98e <chassis_power_control+0xfa>
            }
            //power < WARNING_POWER
            //WARNING_POWER
            else
            {
                total_current_limit = BUFFER_TOTAL_CURRENT_LIMIT + POWER_TOTAL_CURRENT_LIMIT;
 800c98a:	4b16      	ldr	r3, [pc, #88]	; (800c9e4 <chassis_power_control+0x150>)
 800c98c:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    //total_current_limit as max current
		if(current_set > total_current_limit)
 800c98e:	ed97 7a01 	vldr	s14, [r7, #4]
 800c992:	edd7 7a07 	vldr	s15, [r7, #28]
 800c996:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c99a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c99e:	dd02      	ble.n	800c9a6 <chassis_power_control+0x112>
			return total_current_limit;
 800c9a0:	edd7 7a07 	vldr	s15, [r7, #28]
 800c9a4:	e011      	b.n	800c9ca <chassis_power_control+0x136>
		if(current_set < -total_current_limit)
 800c9a6:	edd7 7a07 	vldr	s15, [r7, #28]
 800c9aa:	eef1 7a67 	vneg.f32	s15, s15
 800c9ae:	ed97 7a01 	vldr	s14, [r7, #4]
 800c9b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c9b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9ba:	d504      	bpl.n	800c9c6 <chassis_power_control+0x132>
			return -total_current_limit;
 800c9bc:	edd7 7a07 	vldr	s15, [r7, #28]
 800c9c0:	eef1 7a67 	vneg.f32	s15, s15
 800c9c4:	e001      	b.n	800c9ca <chassis_power_control+0x136>
		return current_set;
 800c9c6:	edd7 7a01 	vldr	s15, [r7, #4]
		
}
 800c9ca:	eeb0 0a67 	vmov.f32	s0, s15
 800c9ce:	3724      	adds	r7, #36	; 0x24
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d6:	4770      	bx	lr
 800c9d8:	200055fc 	.word	0x200055fc
 800c9dc:	20000120 	.word	0x20000120
 800c9e0:	45fa0000 	.word	0x45fa0000
 800c9e4:	467a0000 	.word	0x467a0000

0800c9e8 <set_waring_buf_value>:

void set_waring_buf_value(float value){
 800c9e8:	b480      	push	{r7}
 800c9ea:	b083      	sub	sp, #12
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	ed87 0a01 	vstr	s0, [r7, #4]
	WARNING_POWER_BUFF = value;
 800c9f2:	4a04      	ldr	r2, [pc, #16]	; (800ca04 <set_waring_buf_value+0x1c>)
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6013      	str	r3, [r2, #0]
}
 800c9f8:	bf00      	nop
 800c9fa:	370c      	adds	r7, #12
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr
 800ca04:	20000120 	.word	0x20000120

0800ca08 <FusionAhrsInitialise>:
/**
 * @brief Initialises the AHRS algorithm structure.
 * @param fusionAhrs AHRS algorithm structure.
 * @param gain AHRS algorithm gain.
 */
void FusionAhrsInitialise(FusionAhrs * const fusionAhrs, const float gain) {
 800ca08:	b480      	push	{r7}
 800ca0a:	b08b      	sub	sp, #44	; 0x2c
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	ed87 0a00 	vstr	s0, [r7]
    fusionAhrs->gain = gain;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	683a      	ldr	r2, [r7, #0]
 800ca18:	601a      	str	r2, [r3, #0]
    fusionAhrs->minimumMagneticFieldSquared = 0.0f;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	f04f 0200 	mov.w	r2, #0
 800ca20:	605a      	str	r2, [r3, #4]
    fusionAhrs->maximumMagneticFieldSquared = FLT_MAX;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	4a15      	ldr	r2, [pc, #84]	; (800ca7c <FusionAhrsInitialise+0x74>)
 800ca26:	609a      	str	r2, [r3, #8]
    fusionAhrs->quaternion = FUSION_QUATERNION_IDENTITY;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800ca2e:	60da      	str	r2, [r3, #12]
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f04f 0200 	mov.w	r2, #0
 800ca36:	611a      	str	r2, [r3, #16]
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	f04f 0200 	mov.w	r2, #0
 800ca3e:	615a      	str	r2, [r3, #20]
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f04f 0200 	mov.w	r2, #0
 800ca46:	619a      	str	r2, [r3, #24]
    fusionAhrs->linearAcceleration = FUSION_VECTOR3_ZERO;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f04f 0200 	mov.w	r2, #0
 800ca4e:	61da      	str	r2, [r3, #28]
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f04f 0200 	mov.w	r2, #0
 800ca56:	621a      	str	r2, [r3, #32]
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f04f 0200 	mov.w	r2, #0
 800ca5e:	625a      	str	r2, [r3, #36]	; 0x24
    fusionAhrs->rampedGain = INITIAL_GAIN;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	4a07      	ldr	r2, [pc, #28]	; (800ca80 <FusionAhrsInitialise+0x78>)
 800ca64:	629a      	str	r2, [r3, #40]	; 0x28
    fusionAhrs->zeroYawPending = false;
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	2200      	movs	r2, #0
 800ca6a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 800ca6e:	bf00      	nop
 800ca70:	372c      	adds	r7, #44	; 0x2c
 800ca72:	46bd      	mov	sp, r7
 800ca74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca78:	4770      	bx	lr
 800ca7a:	bf00      	nop
 800ca7c:	7f7fffff 	.word	0x7f7fffff
 800ca80:	41200000 	.word	0x41200000

0800ca84 <FusionAhrsUpdate>:
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in uT.
 * @param samplePeriod Sample period in seconds.  This is the difference in time
 * between the current and previous gyroscope measurements.
 */
void FusionAhrsUpdate(FusionAhrs * const fusionAhrs, const FusionVector3 gyroscope, const FusionVector3 accelerometer, const FusionVector3 magnetometer, const float samplePeriod) {
 800ca84:	b490      	push	{r4, r7}
 800ca86:	f5ad 6d85 	sub.w	sp, sp, #1064	; 0x428
 800ca8a:	af00      	add	r7, sp, #0
 800ca8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ca90:	6018      	str	r0, [r3, #0]
 800ca92:	f107 0120 	add.w	r1, r7, #32
 800ca96:	eeb0 5a61 	vmov.f32	s10, s3
 800ca9a:	eef0 5a42 	vmov.f32	s11, s4
 800ca9e:	eeb0 6a62 	vmov.f32	s12, s5
 800caa2:	f107 0214 	add.w	r2, r7, #20
 800caa6:	eef0 6a43 	vmov.f32	s13, s6
 800caaa:	eeb0 7a63 	vmov.f32	s14, s7
 800caae:	eef0 7a44 	vmov.f32	s15, s8
 800cab2:	f107 0308 	add.w	r3, r7, #8
 800cab6:	1d38      	adds	r0, r7, #4
 800cab8:	edc0 4a00 	vstr	s9, [r0]
 800cabc:	ed81 0a00 	vstr	s0, [r1]
 800cac0:	edc1 0a01 	vstr	s1, [r1, #4]
 800cac4:	ed81 1a02 	vstr	s2, [r1, #8]
 800cac8:	ed82 5a00 	vstr	s10, [r2]
 800cacc:	edc2 5a01 	vstr	s11, [r2, #4]
 800cad0:	ed82 6a02 	vstr	s12, [r2, #8]
 800cad4:	edc3 6a00 	vstr	s13, [r3]
 800cad8:	ed83 7a01 	vstr	s14, [r3, #4]
 800cadc:	edc3 7a02 	vstr	s15, [r3, #8]
#define Q fusionAhrs->quaternion.element // define shorthand label for more readable code

    // Calculate feedback error
    FusionVector3 halfFeedbackError = FUSION_VECTOR3_ZERO; // scaled by 0.5 to avoid repeated multiplications by 2
 800cae0:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800cae4:	f04f 0200 	mov.w	r2, #0
 800cae8:	601a      	str	r2, [r3, #0]
 800caea:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800caee:	f04f 0200 	mov.w	r2, #0
 800caf2:	605a      	str	r2, [r3, #4]
 800caf4:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800caf8:	f04f 0200 	mov.w	r2, #0
 800cafc:	609a      	str	r2, [r3, #8]
    do {
        // Abandon feedback calculation if accelerometer measurement invalid
        if ((accelerometer.axis.x == 0.0f) && (accelerometer.axis.y == 0.0f) && (accelerometer.axis.z == 0.0f)) {
 800cafe:	f107 0314 	add.w	r3, r7, #20
 800cb02:	edd3 7a00 	vldr	s15, [r3]
 800cb06:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb0e:	d112      	bne.n	800cb36 <FusionAhrsUpdate+0xb2>
 800cb10:	f107 0314 	add.w	r3, r7, #20
 800cb14:	edd3 7a01 	vldr	s15, [r3, #4]
 800cb18:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb20:	d109      	bne.n	800cb36 <FusionAhrsUpdate+0xb2>
 800cb22:	f107 0314 	add.w	r3, r7, #20
 800cb26:	edd3 7a02 	vldr	s15, [r3, #8]
 800cb2a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cb2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb32:	f000 8437 	beq.w	800d3a4 <FusionAhrsUpdate+0x920>
            break;
        }

        // Calculate direction of gravity assumed by quaternion
        const FusionVector3 halfGravity = {
            .axis.x = Q.x * Q.z - Q.w * Q.y,
 800cb36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	ed93 7a04 	vldr	s14, [r3, #16]
 800cb40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	edd3 7a06 	vldr	s15, [r3, #24]
 800cb4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	edd3 6a03 	vldr	s13, [r3, #12]
 800cb58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	edd3 7a05 	vldr	s15, [r3, #20]
 800cb62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb66:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800cb6a:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800cb6e:	edc3 7a00 	vstr	s15, [r3]
            .axis.y = Q.w * Q.x + Q.y * Q.z,
 800cb72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	ed93 7a03 	vldr	s14, [r3, #12]
 800cb7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	edd3 7a04 	vldr	s15, [r3, #16]
 800cb86:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	edd3 6a05 	vldr	s13, [r3, #20]
 800cb94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	edd3 7a06 	vldr	s15, [r3, #24]
 800cb9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cba2:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800cba6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800cbaa:	edc3 7a01 	vstr	s15, [r3, #4]
            .axis.z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 800cbae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	ed93 7a03 	vldr	s14, [r3, #12]
 800cbb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	edd3 7a03 	vldr	s15, [r3, #12]
 800cbc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbc6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cbca:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800cbce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	edd3 6a06 	vldr	s13, [r3, #24]
 800cbd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	edd3 7a06 	vldr	s15, [r3, #24]
 800cbe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cbe6:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfGravity = {
 800cbea:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800cbee:	edc3 7a02 	vstr	s15, [r3, #8]
 800cbf2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800cbf6:	f107 0214 	add.w	r2, r7, #20
 800cbfa:	ca07      	ldmia	r2, {r0, r1, r2}
 800cbfc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cc00:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc04:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800cc08:	ca07      	ldmia	r2, {r0, r1, r2}
 800cc0a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 * @param vector Vector of the operation.
 * @return Vector magnitude squared.
 */
static inline __attribute__((always_inline)) float FusionVectorMagnitudeSquared(const FusionVector3 vector) {
#define V vector.axis // define shorthand label for more readable code
    return V.x * V.x + V.y * V.y + V.z * V.z;
 800cc0e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc12:	ed93 7a00 	vldr	s14, [r3]
 800cc16:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc1a:	edd3 7a00 	vldr	s15, [r3]
 800cc1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cc22:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc26:	edd3 6a01 	vldr	s13, [r3, #4]
 800cc2a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc2e:	edd3 7a01 	vldr	s15, [r3, #4]
 800cc32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc36:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cc3a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc3e:	edd3 6a02 	vldr	s13, [r3, #8]
 800cc42:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cc46:	edd3 7a02 	vldr	s15, [r3, #8]
 800cc4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc52:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 800cc56:	edc3 7a00 	vstr	s15, [r3]
    float halfx = 0.5f * x;
 800cc5a:	f207 431c 	addw	r3, r7, #1052	; 0x41c
 800cc5e:	edd3 7a00 	vldr	s15, [r3]
 800cc62:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cc66:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc6a:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800cc6e:	edc3 7a00 	vstr	s15, [r3]
    float y = x;
 800cc72:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800cc76:	f207 421c 	addw	r2, r7, #1052	; 0x41c
 800cc7a:	6812      	ldr	r2, [r2, #0]
 800cc7c:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 800cc7e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800cc82:	681a      	ldr	r2, [r3, #0]
 800cc84:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800cc88:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 800cc8a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	105a      	asrs	r2, r3, #1
 800cc92:	4b9a      	ldr	r3, [pc, #616]	; (800cefc <FusionAhrsUpdate+0x478>)
 800cc94:	1a9b      	subs	r3, r3, r2
 800cc96:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800cc9a:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 800cc9c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800cca0:	681a      	ldr	r2, [r3, #0]
 800cca2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800cca6:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800cca8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800ccac:	ed93 7a00 	vldr	s14, [r3]
 800ccb0:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 800ccb4:	edd3 7a00 	vldr	s15, [r3]
 800ccb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ccbc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800ccc0:	edd3 7a00 	vldr	s15, [r3]
 800ccc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccc8:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800cccc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ccd0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800ccd4:	edd3 7a00 	vldr	s15, [r3]
 800ccd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccdc:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800cce0:	edc3 7a00 	vstr	s15, [r3]
    return y;
 800cce4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800cce8:	681b      	ldr	r3, [r3, #0]
 * square root approximation.
 * @param vector Vector to be normalised.
 * @return Normalised vector.
 */
static inline __attribute__((always_inline)) FusionVector3 FusionVectorFastNormalise(const FusionVector3 vector) {
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800ccea:	f207 4214 	addw	r2, r7, #1044	; 0x414
 800ccee:	6013      	str	r3, [r2, #0]
 800ccf0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800ccf4:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800ccf8:	ca07      	ldmia	r2, {r0, r1, r2}
 800ccfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ccfe:	f207 4314 	addw	r3, r7, #1044	; 0x414
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 800cd08:	6013      	str	r3, [r2, #0]
    result.axis.x = vector.axis.x * scalar;
 800cd0a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800cd0e:	ed93 7a00 	vldr	s14, [r3]
 800cd12:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800cd16:	edd3 7a00 	vldr	s15, [r3]
 800cd1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd1e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800cd22:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800cd26:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800cd2a:	ed93 7a01 	vldr	s14, [r3, #4]
 800cd2e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800cd32:	edd3 7a00 	vldr	s15, [r3]
 800cd36:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd3a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800cd3e:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800cd42:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800cd46:	ed93 7a02 	vldr	s14, [r3, #8]
 800cd4a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800cd4e:	edd3 7a00 	vldr	s15, [r3]
 800cd52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd56:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800cd5a:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800cd5e:	f507 734a 	add.w	r3, r7, #808	; 0x328
 800cd62:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800cd66:	ca07      	ldmia	r2, {r0, r1, r2}
 800cd68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cd6c:	f507 724a 	add.w	r2, r7, #808	; 0x328
 800cd70:	f507 734d 	add.w	r3, r7, #820	; 0x334
 800cd74:	ca07      	ldmia	r2, {r0, r1, r2}
 800cd76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800cd7a:	bf00      	nop
 800cd7c:	f507 7331 	add.w	r3, r7, #708	; 0x2c4
 800cd80:	461c      	mov	r4, r3
 800cd82:	f507 734d 	add.w	r3, r7, #820	; 0x334
 800cd86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cd8a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cd8e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800cd92:	f507 7231 	add.w	r2, r7, #708	; 0x2c4
 800cd96:	ca07      	ldmia	r2, {r0, r1, r2}
 800cd98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cd9c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800cda0:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 800cda4:	ca07      	ldmia	r2, {r0, r1, r2}
 800cda6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800cdaa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800cdae:	ed93 7a01 	vldr	s14, [r3, #4]
 800cdb2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800cdb6:	edd3 7a02 	vldr	s15, [r3, #8]
 800cdba:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cdbe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800cdc2:	edd3 6a02 	vldr	s13, [r3, #8]
 800cdc6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800cdca:	edd3 7a01 	vldr	s15, [r3, #4]
 800cdce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cdd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdd6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800cdda:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 800cdde:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800cde2:	ed93 7a02 	vldr	s14, [r3, #8]
 800cde6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800cdea:	edd3 7a00 	vldr	s15, [r3]
 800cdee:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cdf2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800cdf6:	edd3 6a00 	vldr	s13, [r3]
 800cdfa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800cdfe:	edd3 7a02 	vldr	s15, [r3, #8]
 800ce02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce0a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800ce0e:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 800ce12:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ce16:	ed93 7a00 	vldr	s14, [r3]
 800ce1a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800ce1e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ce22:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce26:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ce2a:	edd3 6a01 	vldr	s13, [r3, #4]
 800ce2e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800ce32:	edd3 7a00 	vldr	s15, [r3]
 800ce36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce3e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800ce42:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800ce46:	f507 7347 	add.w	r3, r7, #796	; 0x31c
 800ce4a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800ce4e:	ca07      	ldmia	r2, {r0, r1, r2}
 800ce50:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ce54:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800ce58:	f507 7247 	add.w	r2, r7, #796	; 0x31c
 800ce5c:	ca07      	ldmia	r2, {r0, r1, r2}
 800ce5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ce62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ce66:	f107 0208 	add.w	r2, r7, #8
 800ce6a:	ca07      	ldmia	r2, {r0, r1, r2}
 800ce6c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return V.x * V.x + V.y * V.y + V.z * V.z;
 800ce70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ce74:	ed93 7a00 	vldr	s14, [r3]
 800ce78:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ce7c:	edd3 7a00 	vldr	s15, [r3]
 800ce80:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ce84:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ce88:	edd3 6a01 	vldr	s13, [r3, #4]
 800ce8c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ce90:	edd3 7a01 	vldr	s15, [r3, #4]
 800ce94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ce98:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ce9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cea0:	edd3 6a02 	vldr	s13, [r3, #8]
 800cea4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cea8:	edd3 7a02 	vldr	s15, [r3, #8]
 800ceac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ceb0:	ee77 7a27 	vadd.f32	s15, s14, s15

        // Calculate accelerometer feedback error
        halfFeedbackError = FusionVectorCrossProduct(FusionVectorFastNormalise(accelerometer), halfGravity);

        // Abandon magnetometer feedback calculation if magnetometer measurement invalid
        const float magnetometerMagnitudeSquared = FusionVectorMagnitudeSquared(magnetometer);
 800ceb4:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800ceb8:	edc3 7a00 	vstr	s15, [r3]
        if ((magnetometerMagnitudeSquared < fusionAhrs->minimumMagneticFieldSquared) || (magnetometerMagnitudeSquared > fusionAhrs->maximumMagneticFieldSquared)) {
 800cebc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	edd3 7a01 	vldr	s15, [r3, #4]
 800cec6:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800ceca:	ed93 7a00 	vldr	s14, [r3]
 800cece:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ced2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ced6:	f100 8266 	bmi.w	800d3a6 <FusionAhrsUpdate+0x922>
 800ceda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	edd3 7a02 	vldr	s15, [r3, #8]
 800cee4:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800cee8:	ed93 7a00 	vldr	s14, [r3]
 800ceec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef4:	f300 8257 	bgt.w	800d3a6 <FusionAhrsUpdate+0x922>
 800cef8:	e002      	b.n	800cf00 <FusionAhrsUpdate+0x47c>
 800cefa:	bf00      	nop
 800cefc:	5f3759df 	.word	0x5f3759df
            break;
        }

        // Compute direction of 'magnetic west' assumed by quaternion
        const FusionVector3 halfWest = {
            .axis.x = Q.x * Q.y + Q.w * Q.z,
 800cf00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	ed93 7a04 	vldr	s14, [r3, #16]
 800cf0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	edd3 7a05 	vldr	s15, [r3, #20]
 800cf14:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	edd3 6a03 	vldr	s13, [r3, #12]
 800cf22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	edd3 7a06 	vldr	s15, [r3, #24]
 800cf2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf30:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 800cf34:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800cf38:	edc3 7a00 	vstr	s15, [r3]
            .axis.y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 800cf3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	ed93 7a03 	vldr	s14, [r3, #12]
 800cf46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	edd3 7a03 	vldr	s15, [r3, #12]
 800cf50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf54:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cf58:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800cf5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	edd3 6a05 	vldr	s13, [r3, #20]
 800cf66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	edd3 7a05 	vldr	s15, [r3, #20]
 800cf70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cf74:	ee77 7a27 	vadd.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 800cf78:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800cf7c:	edc3 7a01 	vstr	s15, [r3, #4]
            .axis.z = Q.y * Q.z - Q.w * Q.x
 800cf80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	ed93 7a05 	vldr	s14, [r3, #20]
 800cf8a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	edd3 7a06 	vldr	s15, [r3, #24]
 800cf94:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	edd3 6a03 	vldr	s13, [r3, #12]
 800cfa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	edd3 7a04 	vldr	s15, [r3, #16]
 800cfac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cfb0:	ee77 7a67 	vsub.f32	s15, s14, s15
        const FusionVector3 halfWest = {
 800cfb4:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 800cfb8:	edc3 7a02 	vstr	s15, [r3, #8]
 800cfbc:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800cfc0:	f107 0214 	add.w	r2, r7, #20
 800cfc4:	ca07      	ldmia	r2, {r0, r1, r2}
 800cfc6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cfca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cfce:	f107 0208 	add.w	r2, r7, #8
 800cfd2:	ca07      	ldmia	r2, {r0, r1, r2}
 800cfd4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800cfd8:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800cfdc:	ed93 7a01 	vldr	s14, [r3, #4]
 800cfe0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cfe4:	edd3 7a02 	vldr	s15, [r3, #8]
 800cfe8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cfec:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800cff0:	edd3 6a02 	vldr	s13, [r3, #8]
 800cff4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cff8:	edd3 7a01 	vldr	s15, [r3, #4]
 800cffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d000:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d004:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d008:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 800d00c:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d010:	ed93 7a02 	vldr	s14, [r3, #8]
 800d014:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d018:	edd3 7a00 	vldr	s15, [r3]
 800d01c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d020:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d024:	edd3 6a00 	vldr	s13, [r3]
 800d028:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d02c:	edd3 7a02 	vldr	s15, [r3, #8]
 800d030:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d034:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d038:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d03c:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 800d040:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d044:	ed93 7a00 	vldr	s14, [r3]
 800d048:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d04c:	edd3 7a01 	vldr	s15, [r3, #4]
 800d050:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d054:	f507 7392 	add.w	r3, r7, #292	; 0x124
 800d058:	edd3 6a01 	vldr	s13, [r3, #4]
 800d05c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800d060:	edd3 7a00 	vldr	s15, [r3]
 800d064:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d06c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800d070:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d074:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800d078:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800d07c:	ca07      	ldmia	r2, {r0, r1, r2}
 800d07e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d082:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800d086:	461c      	mov	r4, r3
 800d088:	f507 735c 	add.w	r3, r7, #880	; 0x370
 800d08c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d090:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d094:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 800d098:	f507 7234 	add.w	r2, r7, #720	; 0x2d0
 800d09c:	ca07      	ldmia	r2, {r0, r1, r2}
 800d09e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d0a2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0a6:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800d0aa:	ca07      	ldmia	r2, {r0, r1, r2}
 800d0ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return V.x * V.x + V.y * V.y + V.z * V.z;
 800d0b0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0b4:	ed93 7a00 	vldr	s14, [r3]
 800d0b8:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0bc:	edd3 7a00 	vldr	s15, [r3]
 800d0c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d0c4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0c8:	edd3 6a01 	vldr	s13, [r3, #4]
 800d0cc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0d0:	edd3 7a01 	vldr	s15, [r3, #4]
 800d0d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d0d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d0dc:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0e0:	edd3 6a02 	vldr	s13, [r3, #8]
 800d0e4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800d0e8:	edd3 7a02 	vldr	s15, [r3, #8]
 800d0ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d0f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d0f4:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 800d0f8:	edc3 7a00 	vstr	s15, [r3]
    float halfx = 0.5f * x;
 800d0fc:	f207 430c 	addw	r3, r7, #1036	; 0x40c
 800d100:	edd3 7a00 	vldr	s15, [r3]
 800d104:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d10c:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800d110:	edc3 7a00 	vstr	s15, [r3]
    float y = x;
 800d114:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d118:	f207 420c 	addw	r2, r7, #1036	; 0x40c
 800d11c:	6812      	ldr	r2, [r2, #0]
 800d11e:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 800d120:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d124:	681a      	ldr	r2, [r3, #0]
 800d126:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800d12a:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 800d12c:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	105a      	asrs	r2, r3, #1
 800d134:	4b99      	ldr	r3, [pc, #612]	; (800d39c <FusionAhrsUpdate+0x918>)
 800d136:	1a9b      	subs	r3, r3, r2
 800d138:	f107 02f8 	add.w	r2, r7, #248	; 0xf8
 800d13c:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 800d13e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d148:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800d14a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d14e:	ed93 7a00 	vldr	s14, [r3]
 800d152:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 800d156:	edd3 7a00 	vldr	s15, [r3]
 800d15a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d15e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d162:	edd3 7a00 	vldr	s15, [r3]
 800d166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d16a:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800d16e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d172:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d176:	edd3 7a00 	vldr	s15, [r3]
 800d17a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d17e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d182:	edc3 7a00 	vstr	s15, [r3]
    return y;
 800d186:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800d18a:	681b      	ldr	r3, [r3, #0]
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800d18c:	f207 4204 	addw	r2, r7, #1028	; 0x404
 800d190:	6013      	str	r3, [r2, #0]
 800d192:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d196:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 800d19a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d19c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d1a0:	f207 4304 	addw	r3, r7, #1028	; 0x404
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f507 6280 	add.w	r2, r7, #1024	; 0x400
 800d1aa:	6013      	str	r3, [r2, #0]
    result.axis.x = vector.axis.x * scalar;
 800d1ac:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d1b0:	ed93 7a00 	vldr	s14, [r3]
 800d1b4:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800d1b8:	edd3 7a00 	vldr	s15, [r3]
 800d1bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1c0:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800d1c4:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d1c8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d1cc:	ed93 7a01 	vldr	s14, [r3, #4]
 800d1d0:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800d1d4:	edd3 7a00 	vldr	s15, [r3]
 800d1d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1dc:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800d1e0:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d1e4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800d1e8:	ed93 7a02 	vldr	s14, [r3, #8]
 800d1ec:	f507 6380 	add.w	r3, r7, #1024	; 0x400
 800d1f0:	edd3 7a00 	vldr	s15, [r3]
 800d1f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1f8:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800d1fc:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d200:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800d204:	f507 7356 	add.w	r3, r7, #856	; 0x358
 800d208:	ca07      	ldmia	r2, {r0, r1, r2}
 800d20a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d20e:	f507 7359 	add.w	r3, r7, #868	; 0x364
 800d212:	f507 7256 	add.w	r2, r7, #856	; 0x358
 800d216:	ca07      	ldmia	r2, {r0, r1, r2}
 800d218:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800d21c:	bf00      	nop
 800d21e:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800d222:	461c      	mov	r4, r3
 800d224:	f507 7359 	add.w	r3, r7, #868	; 0x364
 800d228:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d22c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d230:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d234:	f507 7237 	add.w	r2, r7, #732	; 0x2dc
 800d238:	ca07      	ldmia	r2, {r0, r1, r2}
 800d23a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d23e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d242:	f507 729e 	add.w	r2, r7, #316	; 0x13c
 800d246:	ca07      	ldmia	r2, {r0, r1, r2}
 800d248:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = A.y * B.z - A.z * B.y;
 800d24c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d250:	ed93 7a01 	vldr	s14, [r3, #4]
 800d254:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d258:	edd3 7a02 	vldr	s15, [r3, #8]
 800d25c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d260:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d264:	edd3 6a02 	vldr	s13, [r3, #8]
 800d268:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d26c:	edd3 7a01 	vldr	s15, [r3, #4]
 800d270:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d274:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d278:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800d27c:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = A.z * B.x - A.x * B.z;
 800d280:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d284:	ed93 7a02 	vldr	s14, [r3, #8]
 800d288:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d28c:	edd3 7a00 	vldr	s15, [r3]
 800d290:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d294:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d298:	edd3 6a00 	vldr	s13, [r3]
 800d29c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d2a0:	edd3 7a02 	vldr	s15, [r3, #8]
 800d2a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d2a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2ac:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800d2b0:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = A.x * B.y - A.y * B.x;
 800d2b4:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d2b8:	ed93 7a00 	vldr	s14, [r3]
 800d2bc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d2c0:	edd3 7a01 	vldr	s15, [r3, #4]
 800d2c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d2c8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800d2cc:	edd3 6a01 	vldr	s13, [r3, #4]
 800d2d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800d2d4:	edd3 7a00 	vldr	s15, [r3]
 800d2d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d2dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d2e0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800d2e4:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d2e8:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 800d2ec:	f507 7353 	add.w	r3, r7, #844	; 0x34c
 800d2f0:	ca07      	ldmia	r2, {r0, r1, r2}
 800d2f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d2f6:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800d2fa:	461c      	mov	r4, r3
 800d2fc:	f507 7353 	add.w	r3, r7, #844	; 0x34c
 800d300:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d304:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d308:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d30c:	f507 722e 	add.w	r2, r7, #696	; 0x2b8
 800d310:	ca07      	ldmia	r2, {r0, r1, r2}
 800d312:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d316:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d31a:	f507 723a 	add.w	r2, r7, #744	; 0x2e8
 800d31e:	ca07      	ldmia	r2, {r0, r1, r2}
 800d320:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 800d324:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d328:	ed93 7a00 	vldr	s14, [r3]
 800d32c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d330:	edd3 7a00 	vldr	s15, [r3]
 800d334:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d338:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d33c:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 800d340:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d344:	ed93 7a01 	vldr	s14, [r3, #4]
 800d348:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d34c:	edd3 7a01 	vldr	s15, [r3, #4]
 800d350:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d354:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d358:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 800d35c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800d360:	ed93 7a02 	vldr	s14, [r3, #8]
 800d364:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800d368:	edd3 7a02 	vldr	s15, [r3, #8]
 800d36c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d370:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d374:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d378:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800d37c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800d380:	ca07      	ldmia	r2, {r0, r1, r2}
 800d382:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d386:	f507 732e 	add.w	r3, r7, #696	; 0x2b8
 800d38a:	461c      	mov	r4, r3
 800d38c:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800d390:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d394:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d398:	e005      	b.n	800d3a6 <FusionAhrsUpdate+0x922>
 800d39a:	bf00      	nop
 800d39c:	5f3759df 	.word	0x5f3759df
 800d3a0:	3c8efa35 	.word	0x3c8efa35
            break;
 800d3a4:	bf00      	nop
        halfFeedbackError = FusionVectorAdd(halfFeedbackError, FusionVectorCrossProduct(FusionVectorFastNormalise(FusionVectorCrossProduct(accelerometer, magnetometer)), halfWest));

    } while (false);

    // Ramp down gain until initialisation complete
    if (fusionAhrs->gain == 0) {
 800d3a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	edd3 7a00 	vldr	s15, [r3]
 800d3b0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3b8:	d105      	bne.n	800d3c6 <FusionAhrsUpdate+0x942>
        fusionAhrs->rampedGain = 0; // skip initialisation if gain is zero
 800d3ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	f04f 0200 	mov.w	r2, #0
 800d3c4:	629a      	str	r2, [r3, #40]	; 0x28
    }
    float feedbackGain = fusionAhrs->gain;
 800d3c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800d3d2:	6013      	str	r3, [r2, #0]
    if (fusionAhrs->rampedGain > fusionAhrs->gain) {
 800d3d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800d3de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	edd3 7a00 	vldr	s15, [r3]
 800d3e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d3ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3f0:	dd24      	ble.n	800d43c <FusionAhrsUpdate+0x9b8>
        fusionAhrs->rampedGain -= (INITIAL_GAIN - fusionAhrs->gain) * samplePeriod / INITIALISATION_PERIOD;
 800d3f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800d3fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	edd3 7a00 	vldr	s15, [r3]
 800d406:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800d40a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800d40e:	1d3b      	adds	r3, r7, #4
 800d410:	edd3 7a00 	vldr	s15, [r3]
 800d414:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800d418:	eeb0 6a08 	vmov.f32	s12, #8	; 0x40400000  3.0
 800d41c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800d420:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d424:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        feedbackGain = fusionAhrs->rampedGain;
 800d42e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d436:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800d43a:	6013      	str	r3, [r2, #0]
    return degrees * ((float) M_PI / 180.0f);
 800d43c:	ed1f 7a28 	vldr	s14, [pc, #-160]	; 800d3a0 <FusionAhrsUpdate+0x91c>
    }

    // Convert gyroscope to radians per second scaled by 0.5
    FusionVector3 halfGyroscope = FusionVectorMultiplyScalar(gyroscope, 0.5f * FusionDegreesToRadians(1.0f));
 800d440:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d444:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d448:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d44c:	f107 0220 	add.w	r2, r7, #32
 800d450:	ca07      	ldmia	r2, {r0, r1, r2}
 800d452:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d456:	edc7 7afa 	vstr	s15, [r7, #1000]	; 0x3e8
    result.axis.x = vector.axis.x * scalar;
 800d45a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d45e:	ed93 7a00 	vldr	s14, [r3]
 800d462:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 800d466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d46a:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800d46e:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d472:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d476:	ed93 7a01 	vldr	s14, [r3, #4]
 800d47a:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 800d47e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d482:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800d486:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d48a:	f507 7322 	add.w	r3, r7, #648	; 0x288
 800d48e:	ed93 7a02 	vldr	s14, [r3, #8]
 800d492:	edd7 7afa 	vldr	s15, [r7, #1000]	; 0x3e8
 800d496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d49a:	f507 731f 	add.w	r3, r7, #636	; 0x27c
 800d49e:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d4a2:	f507 721f 	add.w	r2, r7, #636	; 0x27c
 800d4a6:	f507 7377 	add.w	r3, r7, #988	; 0x3dc
 800d4aa:	ca07      	ldmia	r2, {r0, r1, r2}
 800d4ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d4b0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 800d4b4:	461c      	mov	r4, r3
 800d4b6:	f507 7377 	add.w	r3, r7, #988	; 0x3dc
 800d4ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d4be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d4c2:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d4c6:	f507 722e 	add.w	r2, r7, #696	; 0x2b8
 800d4ca:	ca07      	ldmia	r2, {r0, r1, r2}
 800d4cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d4d0:	f207 4324 	addw	r3, r7, #1060	; 0x424
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	f8c7 33ec 	str.w	r3, [r7, #1004]	; 0x3ec
    result.axis.x = vector.axis.x * scalar;
 800d4da:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d4de:	ed93 7a00 	vldr	s14, [r3]
 800d4e2:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800d4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4ea:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800d4ee:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d4f2:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d4f6:	ed93 7a01 	vldr	s14, [r3, #4]
 800d4fa:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800d4fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d502:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800d506:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d50a:	f507 731c 	add.w	r3, r7, #624	; 0x270
 800d50e:	ed93 7a02 	vldr	s14, [r3, #8]
 800d512:	edd7 7afb 	vldr	s15, [r7, #1004]	; 0x3ec
 800d516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d51a:	f507 7319 	add.w	r3, r7, #612	; 0x264
 800d51e:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d522:	f507 7219 	add.w	r2, r7, #612	; 0x264
 800d526:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 800d52a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d52c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d530:	f507 733d 	add.w	r3, r7, #756	; 0x2f4
 800d534:	461c      	mov	r4, r3
 800d536:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 800d53a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d53e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d542:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800d546:	f507 7228 	add.w	r2, r7, #672	; 0x2a0
 800d54a:	ca07      	ldmia	r2, {r0, r1, r2}
 800d54c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d550:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800d554:	f507 723d 	add.w	r2, r7, #756	; 0x2f4
 800d558:	ca07      	ldmia	r2, {r0, r1, r2}
 800d55a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x + vectorB.axis.x;
 800d55e:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800d562:	ed93 7a00 	vldr	s14, [r3]
 800d566:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800d56a:	edd3 7a00 	vldr	s15, [r3]
 800d56e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d572:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800d576:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y + vectorB.axis.y;
 800d57a:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800d57e:	ed93 7a01 	vldr	s14, [r3, #4]
 800d582:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800d586:	edd3 7a01 	vldr	s15, [r3, #4]
 800d58a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d58e:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800d592:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z + vectorB.axis.z;
 800d596:	f507 7313 	add.w	r3, r7, #588	; 0x24c
 800d59a:	ed93 7a02 	vldr	s14, [r3, #8]
 800d59e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 800d5a2:	edd3 7a02 	vldr	s15, [r3, #8]
 800d5a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d5aa:	f507 7310 	add.w	r3, r7, #576	; 0x240
 800d5ae:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d5b2:	f507 7210 	add.w	r2, r7, #576	; 0x240
 800d5b6:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 800d5ba:	ca07      	ldmia	r2, {r0, r1, r2}
 800d5bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d5c0:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 800d5c4:	461c      	mov	r4, r3
 800d5c6:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 800d5ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d5ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d5d2:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800d5d6:	f507 7228 	add.w	r2, r7, #672	; 0x2a0
 800d5da:	ca07      	ldmia	r2, {r0, r1, r2}
 800d5dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d5e0:	1d3b      	adds	r3, r7, #4
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	f8c7 33f0 	str.w	r3, [r7, #1008]	; 0x3f0
    result.axis.x = vector.axis.x * scalar;
 800d5e8:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800d5ec:	ed93 7a00 	vldr	s14, [r3]
 800d5f0:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 800d5f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5f8:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800d5fc:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vector.axis.y * scalar;
 800d600:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800d604:	ed93 7a01 	vldr	s14, [r3, #4]
 800d608:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 800d60c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d610:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800d614:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vector.axis.z * scalar;
 800d618:	f507 730d 	add.w	r3, r7, #564	; 0x234
 800d61c:	ed93 7a02 	vldr	s14, [r3, #8]
 800d620:	edd7 7afc 	vldr	s15, [r7, #1008]	; 0x3f0
 800d624:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d628:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800d62c:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800d630:	f507 720a 	add.w	r2, r7, #552	; 0x228
 800d634:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 800d638:	ca07      	ldmia	r2, {r0, r1, r2}
 800d63a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d63e:	f507 7340 	add.w	r3, r7, #768	; 0x300
 800d642:	461c      	mov	r4, r3
 800d644:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 800d648:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d64c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d650:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 800d654:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	4614      	mov	r4, r2
 800d65c:	330c      	adds	r3, #12
 800d65e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d660:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d664:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d668:	f507 7240 	add.w	r2, r7, #768	; 0x300
 800d66c:	ca07      	ldmia	r2, {r0, r1, r2}
 800d66e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 */
static inline __attribute__((always_inline)) FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector3 vector) {
#define Q quaternion.element // define shorthand labels for more readable code
#define V vector.axis
    FusionQuaternion result;
    result.element.w = -Q.x * V.x - Q.y * V.y - Q.z * V.z;
 800d672:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d676:	edd3 7a01 	vldr	s15, [r3, #4]
 800d67a:	eeb1 7a67 	vneg.f32	s14, s15
 800d67e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d682:	edd3 7a00 	vldr	s15, [r3]
 800d686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d68a:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d68e:	edd3 6a02 	vldr	s13, [r3, #8]
 800d692:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d696:	edd3 7a01 	vldr	s15, [r3, #4]
 800d69a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d69e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d6a2:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d6a6:	edd3 6a03 	vldr	s13, [r3, #12]
 800d6aa:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d6ae:	edd3 7a02 	vldr	s15, [r3, #8]
 800d6b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d6b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d6ba:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800d6be:	edc3 7a00 	vstr	s15, [r3]
    result.element.x = Q.w * V.x + Q.y * V.z - Q.z * V.y;
 800d6c2:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d6c6:	ed93 7a00 	vldr	s14, [r3]
 800d6ca:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d6ce:	edd3 7a00 	vldr	s15, [r3]
 800d6d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d6d6:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d6da:	edd3 6a02 	vldr	s13, [r3, #8]
 800d6de:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d6e2:	edd3 7a02 	vldr	s15, [r3, #8]
 800d6e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d6ea:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d6ee:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d6f2:	edd3 6a03 	vldr	s13, [r3, #12]
 800d6f6:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d6fa:	edd3 7a01 	vldr	s15, [r3, #4]
 800d6fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d702:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d706:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800d70a:	edc3 7a01 	vstr	s15, [r3, #4]
    result.element.y = Q.w * V.y - Q.x * V.z + Q.z * V.x;
 800d70e:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d712:	ed93 7a00 	vldr	s14, [r3]
 800d716:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d71a:	edd3 7a01 	vldr	s15, [r3, #4]
 800d71e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d722:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d726:	edd3 6a01 	vldr	s13, [r3, #4]
 800d72a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d72e:	edd3 7a02 	vldr	s15, [r3, #8]
 800d732:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d736:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d73a:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d73e:	edd3 6a03 	vldr	s13, [r3, #12]
 800d742:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d746:	edd3 7a00 	vldr	s15, [r3]
 800d74a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d74e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d752:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800d756:	edc3 7a02 	vstr	s15, [r3, #8]
    result.element.z = Q.w * V.z + Q.x * V.y - Q.y * V.x;
 800d75a:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d75e:	ed93 7a00 	vldr	s14, [r3]
 800d762:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d766:	edd3 7a02 	vldr	s15, [r3, #8]
 800d76a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d76e:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d772:	edd3 6a01 	vldr	s13, [r3, #4]
 800d776:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d77a:	edd3 7a01 	vldr	s15, [r3, #4]
 800d77e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d782:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d786:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 800d78a:	edd3 6a02 	vldr	s13, [r3, #8]
 800d78e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 800d792:	edd3 7a00 	vldr	s15, [r3]
 800d796:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d79a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d79e:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800d7a2:	edc3 7a03 	vstr	s15, [r3, #12]
    return result;
 800d7a6:	f507 73fe 	add.w	r3, r7, #508	; 0x1fc
 800d7aa:	f507 746a 	add.w	r4, r7, #936	; 0x3a8
 800d7ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d7b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d7b4:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 800d7b8:	461c      	mov	r4, r3
 800d7ba:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 800d7be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d7c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d7c4:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 800d7c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	4614      	mov	r4, r2
 800d7d0:	330c      	adds	r3, #12
 800d7d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d7d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d7d8:	f507 72f6 	add.w	r2, r7, #492	; 0x1ec
 800d7dc:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 800d7e0:	4614      	mov	r4, r2
 800d7e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d7e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    result.element.w = quaternionA.element.w + quaternionB.element.w;
 800d7e8:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800d7ec:	ed93 7a00 	vldr	s14, [r3]
 800d7f0:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800d7f4:	edd3 7a00 	vldr	s15, [r3]
 800d7f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d7fc:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800d800:	edc3 7a00 	vstr	s15, [r3]
    result.element.x = quaternionA.element.x + quaternionB.element.x;
 800d804:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800d808:	ed93 7a01 	vldr	s14, [r3, #4]
 800d80c:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800d810:	edd3 7a01 	vldr	s15, [r3, #4]
 800d814:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d818:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800d81c:	edc3 7a01 	vstr	s15, [r3, #4]
    result.element.y = quaternionA.element.y + quaternionB.element.y;
 800d820:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800d824:	ed93 7a02 	vldr	s14, [r3, #8]
 800d828:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800d82c:	edd3 7a02 	vldr	s15, [r3, #8]
 800d830:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d834:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800d838:	edc3 7a02 	vstr	s15, [r3, #8]
    result.element.z = quaternionA.element.z + quaternionB.element.z;
 800d83c:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 800d840:	ed93 7a03 	vldr	s14, [r3, #12]
 800d844:	f507 73f6 	add.w	r3, r7, #492	; 0x1ec
 800d848:	edd3 7a03 	vldr	s15, [r3, #12]
 800d84c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d850:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800d854:	edc3 7a03 	vstr	s15, [r3, #12]
    return result;
 800d858:	f507 73de 	add.w	r3, r7, #444	; 0x1bc
 800d85c:	f507 7466 	add.w	r4, r7, #920	; 0x398
 800d860:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d862:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d866:	f507 73e6 	add.w	r3, r7, #460	; 0x1cc
 800d86a:	461c      	mov	r4, r3
 800d86c:	f507 7366 	add.w	r3, r7, #920	; 0x398
 800d870:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d872:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Apply feedback to gyroscope
    halfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(halfFeedbackError, feedbackGain));

    // Integrate rate of change of quaternion
    fusionAhrs->quaternion = FusionQuaternionAdd(fusionAhrs->quaternion, FusionQuaternionMultiplyVector(fusionAhrs->quaternion, FusionVectorMultiplyScalar(halfGyroscope, samplePeriod)));
 800d876:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f507 72e6 	add.w	r2, r7, #460	; 0x1cc
 800d880:	f103 040c 	add.w	r4, r3, #12
 800d884:	4613      	mov	r3, r2
 800d886:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d888:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d88c:	f507 72d6 	add.w	r2, r7, #428	; 0x1ac
 800d890:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	4614      	mov	r4, r2
 800d898:	330c      	adds	r3, #12
 800d89a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d89c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 * @param quaternion Quaternion to be normalised.
 * @return Normalised quaternion.
 */
static inline __attribute__((always_inline)) FusionQuaternion FusionQuaternionFastNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element // define shorthand label for more readable code
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800d8a0:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8a4:	ed93 7a00 	vldr	s14, [r3]
 800d8a8:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8ac:	edd3 7a00 	vldr	s15, [r3]
 800d8b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d8b4:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8b8:	edd3 6a01 	vldr	s13, [r3, #4]
 800d8bc:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8c0:	edd3 7a01 	vldr	s15, [r3, #4]
 800d8c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d8c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d8cc:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8d0:	edd3 6a02 	vldr	s13, [r3, #8]
 800d8d4:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8d8:	edd3 7a02 	vldr	s15, [r3, #8]
 800d8dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d8e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d8e4:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8e8:	edd3 6a03 	vldr	s13, [r3, #12]
 800d8ec:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d8f0:	edd3 7a03 	vldr	s15, [r3, #12]
 800d8f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d8f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d8fc:	edc7 7aff 	vstr	s15, [r7, #1020]	; 0x3fc
    float halfx = 0.5f * x;
 800d900:	edd7 7aff 	vldr	s15, [r7, #1020]	; 0x3fc
 800d904:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d90c:	edc7 7afe 	vstr	s15, [r7, #1016]	; 0x3f8
    float y = x;
 800d910:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d914:	f8d7 23fc 	ldr.w	r2, [r7, #1020]	; 0x3fc
 800d918:	601a      	str	r2, [r3, #0]
    int32_t i = *(int32_t*) & y;
 800d91a:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d91e:	681a      	ldr	r2, [r3, #0]
 800d920:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800d924:	601a      	str	r2, [r3, #0]
    i = 0x5f3759df - (i >> 1);
 800d926:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	105a      	asrs	r2, r3, #1
 800d92e:	4b98      	ldr	r3, [pc, #608]	; (800db90 <FusionAhrsUpdate+0x110c>)
 800d930:	1a9b      	subs	r3, r3, r2
 800d932:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 800d936:	6013      	str	r3, [r2, #0]
    y = *(float*) &i;
 800d938:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 800d93c:	681a      	ldr	r2, [r3, #0]
 800d93e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d942:	601a      	str	r2, [r3, #0]
    y = y * (1.5f - (halfx * y * y));
 800d944:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d948:	ed93 7a00 	vldr	s14, [r3]
 800d94c:	edd7 7afe 	vldr	s15, [r7, #1016]	; 0x3f8
 800d950:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d954:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d958:	edd3 7a00 	vldr	s15, [r3]
 800d95c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d960:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800d964:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d968:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d96c:	edd3 7a00 	vldr	s15, [r3]
 800d970:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d974:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d978:	edc3 7a00 	vstr	s15, [r3]
    return y;
 800d97c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800d980:	681b      	ldr	r3, [r3, #0]
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800d982:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
    FusionQuaternion normalisedQuaternion;
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
 800d986:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d98a:	ed93 7a00 	vldr	s14, [r3]
 800d98e:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800d992:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d996:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800d99a:	edc3 7a00 	vstr	s15, [r3]
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
 800d99e:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d9a2:	ed93 7a01 	vldr	s14, [r3, #4]
 800d9a6:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800d9aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9ae:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800d9b2:	edc3 7a01 	vstr	s15, [r3, #4]
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
 800d9b6:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d9ba:	ed93 7a02 	vldr	s14, [r3, #8]
 800d9be:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800d9c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9c6:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800d9ca:	edc3 7a02 	vstr	s15, [r3, #8]
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
 800d9ce:	f507 73d6 	add.w	r3, r7, #428	; 0x1ac
 800d9d2:	ed93 7a03 	vldr	s14, [r3, #12]
 800d9d6:	edd7 7afd 	vldr	s15, [r7, #1012]	; 0x3f4
 800d9da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9de:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800d9e2:	edc3 7a03 	vstr	s15, [r3, #12]
    return normalisedQuaternion;
 800d9e6:	f507 73c6 	add.w	r3, r7, #396	; 0x18c
 800d9ea:	f507 7462 	add.w	r4, r7, #904	; 0x388
 800d9ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d9f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d9f4:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 800d9f8:	461c      	mov	r4, r3
 800d9fa:	f507 7362 	add.w	r3, r7, #904	; 0x388
 800d9fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800da00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Normalise quaternion
    fusionAhrs->quaternion = FusionQuaternionFastNormalise(fusionAhrs->quaternion);
 800da04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	f507 72ce 	add.w	r2, r7, #412	; 0x19c
 800da0e:	f103 040c 	add.w	r4, r3, #12
 800da12:	4613      	mov	r3, r2
 800da14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800da16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // Calculate linear acceleration
    const FusionVector3 gravity = {
        .axis.x = 2.0f * (Q.x * Q.z - Q.w * Q.y),
 800da1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	ed93 7a04 	vldr	s14, [r3, #16]
 800da24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	edd3 7a06 	vldr	s15, [r3, #24]
 800da2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800da32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	edd3 6a03 	vldr	s13, [r3, #12]
 800da3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	edd3 7a05 	vldr	s15, [r3, #20]
 800da46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800da4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800da4e:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 800da52:	f507 7325 	add.w	r3, r7, #660	; 0x294
 800da56:	edc3 7a00 	vstr	s15, [r3]
        .axis.y = 2.0f * (Q.w * Q.x + Q.y * Q.z),
 800da5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	ed93 7a03 	vldr	s14, [r3, #12]
 800da64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	edd3 7a04 	vldr	s15, [r3, #16]
 800da6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800da72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	edd3 6a05 	vldr	s13, [r3, #20]
 800da7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	edd3 7a06 	vldr	s15, [r3, #24]
 800da86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800da8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800da8e:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 800da92:	f507 7325 	add.w	r3, r7, #660	; 0x294
 800da96:	edc3 7a01 	vstr	s15, [r3, #4]
        .axis.z = 2.0f * (Q.w * Q.w - 0.5f + Q.z * Q.z),
 800da9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	ed93 7a03 	vldr	s14, [r3, #12]
 800daa4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	edd3 7a03 	vldr	s15, [r3, #12]
 800daae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dab2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dab6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800daba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	edd3 6a06 	vldr	s13, [r3, #24]
 800dac4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	edd3 7a06 	vldr	s15, [r3, #24]
 800dace:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dad6:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionVector3 gravity = {
 800dada:	f507 7325 	add.w	r3, r7, #660	; 0x294
 800dade:	edc3 7a02 	vstr	s15, [r3, #8]
 800dae2:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800dae6:	f107 0214 	add.w	r2, r7, #20
 800daea:	ca07      	ldmia	r2, {r0, r1, r2}
 800daec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800daf0:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800daf4:	f507 7225 	add.w	r2, r7, #660	; 0x294
 800daf8:	ca07      	ldmia	r2, {r0, r1, r2}
 800dafa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    result.axis.x = vectorA.axis.x - vectorB.axis.x;
 800dafe:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800db02:	ed93 7a00 	vldr	s14, [r3]
 800db06:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800db0a:	edd3 7a00 	vldr	s15, [r3]
 800db0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db12:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800db16:	edc3 7a00 	vstr	s15, [r3]
    result.axis.y = vectorA.axis.y - vectorB.axis.y;
 800db1a:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800db1e:	ed93 7a01 	vldr	s14, [r3, #4]
 800db22:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800db26:	edd3 7a01 	vldr	s15, [r3, #4]
 800db2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db2e:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800db32:	edc3 7a01 	vstr	s15, [r3, #4]
    result.axis.z = vectorA.axis.z - vectorB.axis.z;
 800db36:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800db3a:	ed93 7a02 	vldr	s14, [r3, #8]
 800db3e:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800db42:	edd3 7a02 	vldr	s15, [r3, #8]
 800db46:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db4a:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 800db4e:	edc3 7a02 	vstr	s15, [r3, #8]
    return result;
 800db52:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 800db56:	f507 735f 	add.w	r3, r7, #892	; 0x37c
 800db5a:	ca07      	ldmia	r2, {r0, r1, r2}
 800db5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800db60:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 800db64:	461c      	mov	r4, r3
 800db66:	f507 735f 	add.w	r3, r7, #892	; 0x37c
 800db6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800db6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    }; // equal to 3rd column of rotation matrix representation
    fusionAhrs->linearAcceleration = FusionVectorSubtract(accelerometer, gravity);
 800db72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	f507 72b0 	add.w	r2, r7, #352	; 0x160
 800db7c:	331c      	adds	r3, #28
 800db7e:	ca07      	ldmia	r2, {r0, r1, r2}
 800db80:	e883 0007 	stmia.w	r3, {r0, r1, r2}

#undef Q // undefine shorthand label
}
 800db84:	bf00      	nop
 800db86:	f507 6785 	add.w	r7, r7, #1064	; 0x428
 800db8a:	46bd      	mov	sp, r7
 800db8c:	bc90      	pop	{r4, r7}
 800db8e:	4770      	bx	lr
 800db90:	5f3759df 	.word	0x5f3759df

0800db94 <FusionAhrsUpdateWithoutMagnetometer>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param samplePeriod Sample period in seconds.  This is the difference in time
 * between the current and previous gyroscope measurements.
 */
void FusionAhrsUpdateWithoutMagnetometer(FusionAhrs * const fusionAhrs, const FusionVector3 gyroscope, const FusionVector3 accelerometer, const float samplePeriod) {
 800db94:	b580      	push	{r7, lr}
 800db96:	b08c      	sub	sp, #48	; 0x30
 800db98:	af00      	add	r7, sp, #0
 800db9a:	61f8      	str	r0, [r7, #28]
 800db9c:	eeb0 5a40 	vmov.f32	s10, s0
 800dba0:	eef0 5a60 	vmov.f32	s11, s1
 800dba4:	eeb0 6a41 	vmov.f32	s12, s2
 800dba8:	eef0 6a61 	vmov.f32	s13, s3
 800dbac:	eeb0 7a42 	vmov.f32	s14, s4
 800dbb0:	eef0 7a62 	vmov.f32	s15, s5
 800dbb4:	ed87 3a00 	vstr	s6, [r7]
 800dbb8:	ed87 5a04 	vstr	s10, [r7, #16]
 800dbbc:	edc7 5a05 	vstr	s11, [r7, #20]
 800dbc0:	ed87 6a06 	vstr	s12, [r7, #24]
 800dbc4:	edc7 6a01 	vstr	s13, [r7, #4]
 800dbc8:	ed87 7a02 	vstr	s14, [r7, #8]
 800dbcc:	edc7 7a03 	vstr	s15, [r7, #12]

    // Update AHRS algorithm
    FusionAhrsUpdate(fusionAhrs, gyroscope, accelerometer, FUSION_VECTOR3_ZERO, samplePeriod);
 800dbd0:	f04f 0300 	mov.w	r3, #0
 800dbd4:	627b      	str	r3, [r7, #36]	; 0x24
 800dbd6:	f04f 0300 	mov.w	r3, #0
 800dbda:	62bb      	str	r3, [r7, #40]	; 0x28
 800dbdc:	f04f 0300 	mov.w	r3, #0
 800dbe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800dbe2:	ed97 3a09 	vldr	s6, [r7, #36]	; 0x24
 800dbe6:	edd7 3a0a 	vldr	s7, [r7, #40]	; 0x28
 800dbea:	ed97 4a0b 	vldr	s8, [r7, #44]	; 0x2c
 800dbee:	ed97 5a01 	vldr	s10, [r7, #4]
 800dbf2:	edd7 5a02 	vldr	s11, [r7, #8]
 800dbf6:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbfa:	edd7 6a04 	vldr	s13, [r7, #16]
 800dbfe:	ed97 7a05 	vldr	s14, [r7, #20]
 800dc02:	edd7 7a06 	vldr	s15, [r7, #24]
 800dc06:	edd7 4a00 	vldr	s9, [r7]
 800dc0a:	eef0 1a45 	vmov.f32	s3, s10
 800dc0e:	eeb0 2a65 	vmov.f32	s4, s11
 800dc12:	eef0 2a46 	vmov.f32	s5, s12
 800dc16:	eeb0 0a66 	vmov.f32	s0, s13
 800dc1a:	eef0 0a47 	vmov.f32	s1, s14
 800dc1e:	eeb0 1a67 	vmov.f32	s2, s15
 800dc22:	69f8      	ldr	r0, [r7, #28]
 800dc24:	f7fe ff2e 	bl	800ca84 <FusionAhrsUpdate>

    // Zero yaw once initialisation complete
    if (FusionAhrsIsInitialising(fusionAhrs) == true) {
 800dc28:	69f8      	ldr	r0, [r7, #28]
 800dc2a:	f000 f862 	bl	800dcf2 <FusionAhrsIsInitialising>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d004      	beq.n	800dc3e <FusionAhrsUpdateWithoutMagnetometer+0xaa>
        fusionAhrs->zeroYawPending = true;
 800dc34:	69fb      	ldr	r3, [r7, #28]
 800dc36:	2201      	movs	r2, #1
 800dc38:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        if (fusionAhrs->zeroYawPending == true) {
            FusionAhrsSetYaw(fusionAhrs, 0.0f);
            fusionAhrs->zeroYawPending = false;
        }
    }
}
 800dc3c:	e00d      	b.n	800dc5a <FusionAhrsUpdateWithoutMagnetometer+0xc6>
        if (fusionAhrs->zeroYawPending == true) {
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d008      	beq.n	800dc5a <FusionAhrsUpdateWithoutMagnetometer+0xc6>
            FusionAhrsSetYaw(fusionAhrs, 0.0f);
 800dc48:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800dc64 <FusionAhrsUpdateWithoutMagnetometer+0xd0>
 800dc4c:	69f8      	ldr	r0, [r7, #28]
 800dc4e:	f000 f869 	bl	800dd24 <FusionAhrsSetYaw>
            fusionAhrs->zeroYawPending = false;
 800dc52:	69fb      	ldr	r3, [r7, #28]
 800dc54:	2200      	movs	r2, #0
 800dc56:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
}
 800dc5a:	bf00      	nop
 800dc5c:	3730      	adds	r7, #48	; 0x30
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bd80      	pop	{r7, pc}
 800dc62:	bf00      	nop
 800dc64:	00000000 	.word	0x00000000

0800dc68 <FusionAhrsGetQuaternion>:
/**
 * @brief Gets the quaternion describing the sensor relative to the Earth.
 * @param fusionAhrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs * const fusionAhrs) {
 800dc68:	b490      	push	{r4, r7}
 800dc6a:	b096      	sub	sp, #88	; 0x58
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6178      	str	r0, [r7, #20]
 800dc70:	697b      	ldr	r3, [r7, #20]
 800dc72:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800dc76:	330c      	adds	r3, #12
 800dc78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dc7a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    conjugate.element.w = quaternion.element.w;
 800dc7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc80:	61bb      	str	r3, [r7, #24]
    conjugate.element.x = -1.0f * quaternion.element.x;
 800dc82:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800dc86:	eef1 7a67 	vneg.f32	s15, s15
 800dc8a:	edc7 7a07 	vstr	s15, [r7, #28]
    conjugate.element.y = -1.0f * quaternion.element.y;
 800dc8e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800dc92:	eef1 7a67 	vneg.f32	s15, s15
 800dc96:	edc7 7a08 	vstr	s15, [r7, #32]
    conjugate.element.z = -1.0f * quaternion.element.z;
 800dc9a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800dc9e:	eef1 7a67 	vneg.f32	s15, s15
 800dca2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    return conjugate;
 800dca6:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800dcaa:	f107 0318 	add.w	r3, r7, #24
 800dcae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dcb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dcb4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800dcb8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800dcbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dcbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return FusionQuaternionConjugate(fusionAhrs->quaternion);
 800dcc2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dcc4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800dcc6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800dcc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcca:	ee06 0a10 	vmov	s12, r0
 800dcce:	ee06 1a90 	vmov	s13, r1
 800dcd2:	ee07 2a10 	vmov	s14, r2
 800dcd6:	ee07 3a90 	vmov	s15, r3
}
 800dcda:	eeb0 0a46 	vmov.f32	s0, s12
 800dcde:	eef0 0a66 	vmov.f32	s1, s13
 800dce2:	eeb0 1a47 	vmov.f32	s2, s14
 800dce6:	eef0 1a67 	vmov.f32	s3, s15
 800dcea:	3758      	adds	r7, #88	; 0x58
 800dcec:	46bd      	mov	sp, r7
 800dcee:	bc90      	pop	{r4, r7}
 800dcf0:	4770      	bx	lr

0800dcf2 <FusionAhrsIsInitialising>:
/**
 * @brief Returns true while the AHRS algorithm is initialising.
 * @param fusionAhrs AHRS algorithm structure.
 * @return True while the AHRS algorithm is initialising.
 */
bool FusionAhrsIsInitialising(const FusionAhrs * const fusionAhrs) {
 800dcf2:	b480      	push	{r7}
 800dcf4:	b083      	sub	sp, #12
 800dcf6:	af00      	add	r7, sp, #0
 800dcf8:	6078      	str	r0, [r7, #4]
    return fusionAhrs->rampedGain > fusionAhrs->gain;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	edd3 7a00 	vldr	s15, [r3]
 800dd06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800dd0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0e:	bfcc      	ite	gt
 800dd10:	2301      	movgt	r3, #1
 800dd12:	2300      	movle	r3, #0
 800dd14:	b2db      	uxtb	r3, r3
}
 800dd16:	4618      	mov	r0, r3
 800dd18:	370c      	adds	r7, #12
 800dd1a:	46bd      	mov	sp, r7
 800dd1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd20:	4770      	bx	lr
	...

0800dd24 <FusionAhrsSetYaw>:
 * AHRS algorithm.  This function can be used to reset drift in yaw when the
 * AHRS algorithm is being used without a magnetometer.
 * @param fusionAhrs AHRS algorithm structure.
 * @param yaw Yaw angle in degrees.
 */
void FusionAhrsSetYaw(FusionAhrs * const fusionAhrs, const float yaw) {
 800dd24:	b590      	push	{r4, r7, lr}
 800dd26:	b0af      	sub	sp, #188	; 0xbc
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
 800dd2c:	ed87 0a00 	vstr	s0, [r7]
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f107 0468 	add.w	r4, r7, #104	; 0x68
 800dd36:	330c      	adds	r3, #12
 800dd38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dd3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800dd3e:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800dd42:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800dd46:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dd4a:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800dd4e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800dd52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dd56:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd5a:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800dd5e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800dd62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dd66:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd6a:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 800dd6e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800dd72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dd76:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dd7a:	eeb0 0a67 	vmov.f32	s0, s15
 800dd7e:	f005 fc7d 	bl	801367c <sqrtf>
 800dd82:	eeb0 7a40 	vmov.f32	s14, s0
 800dd86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dd8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd8e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
    normalisedQuaternion.element.w = Q.w * magnitudeReciprocal;
 800dd92:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800dd96:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800dd9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd9e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    normalisedQuaternion.element.x = Q.x * magnitudeReciprocal;
 800dda2:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 800dda6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800ddaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddae:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    normalisedQuaternion.element.y = Q.y * magnitudeReciprocal;
 800ddb2:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800ddb6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800ddba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddbe:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    normalisedQuaternion.element.z = Q.z * magnitudeReciprocal;
 800ddc2:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 800ddc6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800ddca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddce:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    return normalisedQuaternion;
 800ddd2:	f107 0498 	add.w	r4, r7, #152	; 0x98
 800ddd6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ddda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dddc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dde0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800dde4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800dde8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ddea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#define Q fusionAhrs->quaternion.element // define shorthand label for more readable code
    fusionAhrs->quaternion = FusionQuaternionNormalise(fusionAhrs->quaternion); // quaternion must be normalised accurately (approximation not sufficient)
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f103 040c 	add.w	r4, r3, #12
 800ddf4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800ddf8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ddfa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    const float inverseYaw = atan2f(Q.x * Q.y + Q.w * Q.z, Q.w * Q.w - 0.5f + Q.x * Q.x); // Euler angle of conjugate
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	ed93 7a04 	vldr	s14, [r3, #16]
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	edd3 7a05 	vldr	s15, [r3, #20]
 800de0a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	edd3 6a03 	vldr	s13, [r3, #12]
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	edd3 7a06 	vldr	s15, [r3, #24]
 800de1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800de1e:	ee37 6a27 	vadd.f32	s12, s14, s15
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	ed93 7a03 	vldr	s14, [r3, #12]
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	edd3 7a03 	vldr	s15, [r3, #12]
 800de2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de32:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800de36:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	edd3 6a04 	vldr	s13, [r3, #16]
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	edd3 7a04 	vldr	s15, [r3, #16]
 800de46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800de4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de4e:	eef0 0a67 	vmov.f32	s1, s15
 800de52:	eeb0 0a46 	vmov.f32	s0, s12
 800de56:	f005 fc0f 	bl	8013678 <atan2f>
 800de5a:	ed87 0a2d 	vstr	s0, [r7, #180]	; 0xb4
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    return degrees * ((float) M_PI / 180.0f);
 800de64:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 800de68:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800e008 <FusionAhrsSetYaw+0x2e4>
 800de6c:	ee67 7a87 	vmul.f32	s15, s15, s14
    const float halfInverseYawMinusOffset = 0.5f * (inverseYaw - FusionDegreesToRadians(yaw));
 800de70:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800de74:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de78:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800de7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800de80:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
    const FusionQuaternion inverseYawQuaternion = {
        .element.w = cosf(halfInverseYawMinusOffset),
 800de84:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 800de88:	f005 faf2 	bl	8013470 <cosf>
 800de8c:	eef0 7a40 	vmov.f32	s15, s0
    const FusionQuaternion inverseYawQuaternion = {
 800de90:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 800de94:	f04f 0300 	mov.w	r3, #0
 800de98:	67fb      	str	r3, [r7, #124]	; 0x7c
 800de9a:	f04f 0300 	mov.w	r3, #0
 800de9e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
        .element.x = 0.0f,
        .element.y = 0.0f,
        .element.z = -1.0f * sinf(halfInverseYawMinusOffset),
 800dea2:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 800dea6:	f005 fb23 	bl	80134f0 <sinf>
 800deaa:	eef0 7a40 	vmov.f32	s15, s0
 800deae:	eef1 7a67 	vneg.f32	s15, s15
    const FusionQuaternion inverseYawQuaternion = {
 800deb2:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
 800deb6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800deba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800debe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dec0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800deca:	330c      	adds	r3, #12
 800decc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dece:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    result.element.w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z;
 800ded2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ded6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800deda:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dede:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800dee2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800dee6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800deea:	ee37 7a67 	vsub.f32	s14, s14, s15
 800deee:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800def2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800def6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800defa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800defe:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800df02:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800df06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df0e:	edc7 7a02 	vstr	s15, [r7, #8]
    result.element.x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y;
 800df12:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800df16:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800df1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800df1e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800df22:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800df26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800df2e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800df32:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800df36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800df3e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800df42:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800df46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800df4e:	edc7 7a03 	vstr	s15, [r7, #12]
    result.element.y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x;
 800df52:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800df56:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800df5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800df5e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800df62:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800df66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800df6e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800df72:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800df76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800df7e:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800df82:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800df86:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800df8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df8e:	edc7 7a04 	vstr	s15, [r7, #16]
    result.element.z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w;
 800df92:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800df96:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800df9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800df9e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800dfa2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800dfa6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dfaa:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dfae:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800dfb2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800dfb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dfba:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dfbe:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800dfc2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800dfc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dfca:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dfce:	edc7 7a05 	vstr	s15, [r7, #20]
    return result;
 800dfd2:	f107 0488 	add.w	r4, r7, #136	; 0x88
 800dfd6:	f107 0308 	add.w	r3, r7, #8
 800dfda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dfdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800dfe0:	f107 0418 	add.w	r4, r7, #24
 800dfe4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800dfe8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dfea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    };
    fusionAhrs->quaternion = FusionQuaternionMultiply(inverseYawQuaternion, fusionAhrs->quaternion);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	f103 040c 	add.w	r4, r3, #12
 800dff4:	f107 0318 	add.w	r3, r7, #24
 800dff8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800dffa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#undef Q // undefine shorthand label
}
 800dffe:	bf00      	nop
 800e000:	37bc      	adds	r7, #188	; 0xbc
 800e002:	46bd      	mov	sp, r7
 800e004:	bd90      	pop	{r4, r7, pc}
 800e006:	bf00      	nop
 800e008:	3c8efa35 	.word	0x3c8efa35
 800e00c:	00000000 	.word	0x00000000

0800e010 <filter_init>:
#include "filter.h"

void filter_init(filter_t *filter, float freq){
 800e010:	b580      	push	{r7, lr}
 800e012:	b082      	sub	sp, #8
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	ed87 0a00 	vstr	s0, [r7]
	filter->freq = freq;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	683a      	ldr	r2, [r7, #0]
 800e020:	601a      	str	r2, [r3, #0]
	filter->a = exp(-0.001 * freq);
 800e022:	6838      	ldr	r0, [r7, #0]
 800e024:	f7f2 fa98 	bl	8000558 <__aeabi_f2d>
 800e028:	a30d      	add	r3, pc, #52	; (adr r3, 800e060 <filter_init+0x50>)
 800e02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02e:	f7f2 faeb 	bl	8000608 <__aeabi_dmul>
 800e032:	4602      	mov	r2, r0
 800e034:	460b      	mov	r3, r1
 800e036:	ec43 2b17 	vmov	d7, r2, r3
 800e03a:	eeb0 0a47 	vmov.f32	s0, s14
 800e03e:	eef0 0a67 	vmov.f32	s1, s15
 800e042:	f005 fa99 	bl	8013578 <exp>
 800e046:	ec53 2b10 	vmov	r2, r3, d0
 800e04a:	4610      	mov	r0, r2
 800e04c:	4619      	mov	r1, r3
 800e04e:	f7f2 fd9d 	bl	8000b8c <__aeabi_d2f>
 800e052:	4602      	mov	r2, r0
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	605a      	str	r2, [r3, #4]
}
 800e058:	bf00      	nop
 800e05a:	3708      	adds	r7, #8
 800e05c:	46bd      	mov	sp, r7
 800e05e:	bd80      	pop	{r7, pc}
 800e060:	d2f1a9fc 	.word	0xd2f1a9fc
 800e064:	bf50624d 	.word	0xbf50624d

0800e068 <filter_calc>:
	
float filter_calc(filter_t *filter, float current){
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
 800e070:	ed87 0a00 	vstr	s0, [r7]
	//filter->a = exp(-0.001 * filter->freq);
	return filter->out = filter->a * filter->out + (1 - filter->a) * current;
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	ed93 7a01 	vldr	s14, [r3, #4]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	edd3 7a02 	vldr	s15, [r3, #8]
 800e080:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	edd3 7a01 	vldr	s15, [r3, #4]
 800e08a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e08e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e092:	edd7 7a00 	vldr	s15, [r7]
 800e096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e09a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	edc3 7a02 	vstr	s15, [r3, #8]
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	689b      	ldr	r3, [r3, #8]
 800e0a8:	ee07 3a90 	vmov	s15, r3
}
 800e0ac:	eeb0 0a67 	vmov.f32	s0, s15
 800e0b0:	370c      	adds	r7, #12
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr

0800e0ba <PID_Init>:
        } else if ((input) < -(max)) { \
            (input) = -(max);          \
        }                              \
    }

void PID_Init(PidTypeDef *pid, uint8_t mode, const float PID[3], float max_out, float max_iout) {
 800e0ba:	b480      	push	{r7}
 800e0bc:	b087      	sub	sp, #28
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	6178      	str	r0, [r7, #20]
 800e0c2:	460b      	mov	r3, r1
 800e0c4:	60fa      	str	r2, [r7, #12]
 800e0c6:	ed87 0a02 	vstr	s0, [r7, #8]
 800e0ca:	edc7 0a01 	vstr	s1, [r7, #4]
 800e0ce:	74fb      	strb	r3, [r7, #19]
    if (pid == NULL || PID == NULL) {
 800e0d0:	697b      	ldr	r3, [r7, #20]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d048      	beq.n	800e168 <PID_Init+0xae>
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d045      	beq.n	800e168 <PID_Init+0xae>
        return;
    }
    pid->mode = mode;
 800e0dc:	697b      	ldr	r3, [r7, #20]
 800e0de:	7cfa      	ldrb	r2, [r7, #19]
 800e0e0:	701a      	strb	r2, [r3, #0]
    pid->Kp = PID[0];
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	681a      	ldr	r2, [r3, #0]
 800e0e6:	697b      	ldr	r3, [r7, #20]
 800e0e8:	605a      	str	r2, [r3, #4]
    pid->Ki = PID[1];
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	685a      	ldr	r2, [r3, #4]
 800e0ee:	697b      	ldr	r3, [r7, #20]
 800e0f0:	609a      	str	r2, [r3, #8]
    pid->Kd = PID[2];
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	689a      	ldr	r2, [r3, #8]
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	60da      	str	r2, [r3, #12]
    pid->max_out = max_out;
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	68ba      	ldr	r2, [r7, #8]
 800e0fe:	611a      	str	r2, [r3, #16]
    pid->max_iout = max_iout;
 800e100:	697b      	ldr	r3, [r7, #20]
 800e102:	687a      	ldr	r2, [r7, #4]
 800e104:	615a      	str	r2, [r3, #20]
    pid->derivative_output_filter_coefficient = 0;
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	f04f 0200 	mov.w	r2, #0
 800e10c:	619a      	str	r2, [r3, #24]
    pid->proportion_output_filter_coefficient = 0;
 800e10e:	697b      	ldr	r3, [r7, #20]
 800e110:	f04f 0200 	mov.w	r2, #0
 800e114:	61da      	str	r2, [r3, #28]
    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 800e116:	697b      	ldr	r3, [r7, #20]
 800e118:	f04f 0200 	mov.w	r2, #0
 800e11c:	641a      	str	r2, [r3, #64]	; 0x40
 800e11e:	697b      	ldr	r3, [r7, #20]
 800e120:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e122:	697b      	ldr	r3, [r7, #20]
 800e124:	63da      	str	r2, [r3, #60]	; 0x3c
 800e126:	697b      	ldr	r3, [r7, #20]
 800e128:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e12a:	697b      	ldr	r3, [r7, #20]
 800e12c:	639a      	str	r2, [r3, #56]	; 0x38
    pid->error[0] = pid->error[1] = pid->error[2] = pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800e12e:	697b      	ldr	r3, [r7, #20]
 800e130:	f04f 0200 	mov.w	r2, #0
 800e134:	629a      	str	r2, [r3, #40]	; 0x28
 800e136:	697b      	ldr	r3, [r7, #20]
 800e138:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	635a      	str	r2, [r3, #52]	; 0x34
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	631a      	str	r2, [r3, #48]	; 0x30
 800e146:	697b      	ldr	r3, [r7, #20]
 800e148:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	62da      	str	r2, [r3, #44]	; 0x2c
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e152:	697b      	ldr	r3, [r7, #20]
 800e154:	64da      	str	r2, [r3, #76]	; 0x4c
 800e156:	697b      	ldr	r3, [r7, #20]
 800e158:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e15a:	697b      	ldr	r3, [r7, #20]
 800e15c:	649a      	str	r2, [r3, #72]	; 0x48
 800e15e:	697b      	ldr	r3, [r7, #20]
 800e160:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e162:	697b      	ldr	r3, [r7, #20]
 800e164:	645a      	str	r2, [r3, #68]	; 0x44
 800e166:	e000      	b.n	800e16a <PID_Init+0xb0>
        return;
 800e168:	bf00      	nop
}
 800e16a:	371c      	adds	r7, #28
 800e16c:	46bd      	mov	sp, r7
 800e16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e172:	4770      	bx	lr

0800e174 <PID_Calc>:

float PID_Calc(PidTypeDef *pid, float ref, float set) {
 800e174:	b480      	push	{r7}
 800e176:	b085      	sub	sp, #20
 800e178:	af00      	add	r7, sp, #0
 800e17a:	60f8      	str	r0, [r7, #12]
 800e17c:	ed87 0a02 	vstr	s0, [r7, #8]
 800e180:	edc7 0a01 	vstr	s1, [r7, #4]
    if (pid == NULL) {
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d102      	bne.n	800e190 <PID_Calc+0x1c>
        return 0.0f;
 800e18a:	f04f 0300 	mov.w	r3, #0
 800e18e:	e156      	b.n	800e43e <PID_Calc+0x2ca>
    }

    pid->error[2] = pid->error[1];
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	64da      	str	r2, [r3, #76]	; 0x4c
    pid->error[1] = pid->error[0];
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	649a      	str	r2, [r3, #72]	; 0x48
    pid->set = set;
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	687a      	ldr	r2, [r7, #4]
 800e1a4:	621a      	str	r2, [r3, #32]
    pid->fdb = ref;
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	68ba      	ldr	r2, [r7, #8]
 800e1aa:	625a      	str	r2, [r3, #36]	; 0x24
    pid->error[0] = set - ref;
 800e1ac:	ed97 7a01 	vldr	s14, [r7, #4]
 800e1b0:	edd7 7a02 	vldr	s15, [r7, #8]
 800e1b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    if (pid->mode == PID_POSITION) {
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	781b      	ldrb	r3, [r3, #0]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	f040 80bb 	bne.w	800e33e <PID_Calc+0x1ca>
        pid->Pout = pid->proportion_output_filter_coefficient * pid->Pout + (1 - pid->proportion_output_filter_coefficient) * pid->Kp * pid->error[0];
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	ed93 7a07 	vldr	s14, [r3, #28]
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800e1d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	edd3 7a07 	vldr	s15, [r3, #28]
 800e1de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e1e2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	edd3 7a01 	vldr	s15, [r3, #4]
 800e1ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e1f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e1fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
        pid->Iout += pid->Ki * pid->error[0];
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	edd3 6a02 	vldr	s13, [r3, #8]
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e216:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e21a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        pid->Dbuf[2] = pid->Dbuf[1];
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	641a      	str	r2, [r3, #64]	; 0x40
        pid->Dbuf[1] = pid->Dbuf[0];
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	63da      	str	r2, [r3, #60]	; 0x3c
        pid->Dbuf[0] = (pid->error[0] - pid->error[1]);
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e240:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        pid->Dout = pid->derivative_output_filter_coefficient * pid->Dout + (1 - pid->derivative_output_filter_coefficient) * pid->Kd * pid->Dbuf[0];
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	ed93 7a06 	vldr	s14, [r3, #24]
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e256:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	edd3 7a06 	vldr	s15, [r3, #24]
 800e260:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800e264:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	edd3 7a03 	vldr	s15, [r3, #12]
 800e26e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e278:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e27c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
        LimitMax(pid->Iout, pid->max_iout);
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	edd3 7a05 	vldr	s15, [r3, #20]
 800e292:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e29a:	dd04      	ble.n	800e2a6 <PID_Calc+0x132>
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	695a      	ldr	r2, [r3, #20]
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	631a      	str	r2, [r3, #48]	; 0x30
 800e2a4:	e014      	b.n	800e2d0 <PID_Calc+0x15c>
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	edd3 7a05 	vldr	s15, [r3, #20]
 800e2b2:	eef1 7a67 	vneg.f32	s15, s15
 800e2b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2be:	d507      	bpl.n	800e2d0 <PID_Calc+0x15c>
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	edd3 7a05 	vldr	s15, [r3, #20]
 800e2c6:	eef1 7a67 	vneg.f32	s15, s15
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        pid->out = pid->Pout + pid->Iout + pid->Dout;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800e2dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e2e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        LimitMax(pid->out, pid->max_out);
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	edd3 7a04 	vldr	s15, [r3, #16]
 800e2fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e304:	dd04      	ble.n	800e310 <PID_Calc+0x19c>
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	691a      	ldr	r2, [r3, #16]
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	629a      	str	r2, [r3, #40]	; 0x28
 800e30e:	e094      	b.n	800e43a <PID_Calc+0x2c6>
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	edd3 7a04 	vldr	s15, [r3, #16]
 800e31c:	eef1 7a67 	vneg.f32	s15, s15
 800e320:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e328:	f140 8087 	bpl.w	800e43a <PID_Calc+0x2c6>
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	edd3 7a04 	vldr	s15, [r3, #16]
 800e332:	eef1 7a67 	vneg.f32	s15, s15
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
 800e33c:	e07d      	b.n	800e43a <PID_Calc+0x2c6>
    } else if (pid->mode == PID_DELTA) {
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	781b      	ldrb	r3, [r3, #0]
 800e342:	2b01      	cmp	r3, #1
 800e344:	d179      	bne.n	800e43a <PID_Calc+0x2c6>
        pid->Pout = pid->Kp * (pid->error[0] - pid->error[1]);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	ed93 7a01 	vldr	s14, [r3, #4]
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e358:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e35c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
        pid->Iout = pid->Ki * pid->error[0];
 800e366:	68fb      	ldr	r3, [r7, #12]
 800e368:	ed93 7a02 	vldr	s14, [r3, #8]
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e372:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
        pid->Dbuf[2] = pid->Dbuf[1];
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	641a      	str	r2, [r3, #64]	; 0x40
        pid->Dbuf[1] = pid->Dbuf[0];
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	63da      	str	r2, [r3, #60]	; 0x3c
        pid->Dbuf[0] = (pid->error[0] - 2.0f * pid->error[1] + pid->error[2]);
 800e38c:	68fb      	ldr	r3, [r7, #12]
 800e38e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e398:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800e39c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800e3a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        pid->Dout = pid->Kd * pid->Dbuf[0];
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	ed93 7a03 	vldr	s14, [r3, #12]
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e3bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
        pid->out += pid->Pout + pid->Iout + pid->Dout;
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800e3d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e3e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e3e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
        LimitMax(pid->out, pid->max_out);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	edd3 7a04 	vldr	s15, [r3, #16]
 800e3fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e404:	dd04      	ble.n	800e410 <PID_Calc+0x29c>
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	691a      	ldr	r2, [r3, #16]
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	629a      	str	r2, [r3, #40]	; 0x28
 800e40e:	e014      	b.n	800e43a <PID_Calc+0x2c6>
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	edd3 7a04 	vldr	s15, [r3, #16]
 800e41c:	eef1 7a67 	vneg.f32	s15, s15
 800e420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e428:	d507      	bpl.n	800e43a <PID_Calc+0x2c6>
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	edd3 7a04 	vldr	s15, [r3, #16]
 800e430:	eef1 7a67 	vneg.f32	s15, s15
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    }
    return pid->out;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e43e:	ee07 3a90 	vmov	s15, r3
}
 800e442:	eeb0 0a67 	vmov.f32	s0, s15
 800e446:	3714      	adds	r7, #20
 800e448:	46bd      	mov	sp, r7
 800e44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e44e:	4770      	bx	lr

0800e450 <gimbal_PID_calc>:

float gimbal_PID_calc(PidTypeDef *pid, float get, float set, float error_delta) {
 800e450:	b480      	push	{r7}
 800e452:	b087      	sub	sp, #28
 800e454:	af00      	add	r7, sp, #0
 800e456:	60f8      	str	r0, [r7, #12]
 800e458:	ed87 0a02 	vstr	s0, [r7, #8]
 800e45c:	edc7 0a01 	vstr	s1, [r7, #4]
 800e460:	ed87 1a00 	vstr	s2, [r7]
    float err;
    if (pid == NULL) {
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d102      	bne.n	800e470 <gimbal_PID_calc+0x20>
        return 0.0f;
 800e46a:	f04f 0300 	mov.w	r3, #0
 800e46e:	e0b3      	b.n	800e5d8 <gimbal_PID_calc+0x188>
    }
    pid->fdb = get;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	68ba      	ldr	r2, [r7, #8]
 800e474:	625a      	str	r2, [r3, #36]	; 0x24
    pid->set = set;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	687a      	ldr	r2, [r7, #4]
 800e47a:	621a      	str	r2, [r3, #32]

    err = set - get;
 800e47c:	ed97 7a01 	vldr	s14, [r7, #4]
 800e480:	edd7 7a02 	vldr	s15, [r7, #8]
 800e484:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e488:	edc7 7a05 	vstr	s15, [r7, #20]
    if (err > 180.f) err -= 360.f;
 800e48c:	edd7 7a05 	vldr	s15, [r7, #20]
 800e490:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800e5ec <gimbal_PID_calc+0x19c>
 800e494:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e49c:	dd07      	ble.n	800e4ae <gimbal_PID_calc+0x5e>
 800e49e:	edd7 7a05 	vldr	s15, [r7, #20]
 800e4a2:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800e5f0 <gimbal_PID_calc+0x1a0>
 800e4a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e4aa:	edc7 7a05 	vstr	s15, [r7, #20]
    if (err < -180.f) err += 360.f;
 800e4ae:	edd7 7a05 	vldr	s15, [r7, #20]
 800e4b2:	ed9f 7a50 	vldr	s14, [pc, #320]	; 800e5f4 <gimbal_PID_calc+0x1a4>
 800e4b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e4ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4be:	d507      	bpl.n	800e4d0 <gimbal_PID_calc+0x80>
 800e4c0:	edd7 7a05 	vldr	s15, [r7, #20]
 800e4c4:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800e5f0 <gimbal_PID_calc+0x1a0>
 800e4c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4cc:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->error[0] = err;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	697a      	ldr	r2, [r7, #20]
 800e4d4:	645a      	str	r2, [r3, #68]	; 0x44
    pid->Pout = pid->Kp * pid->error[0];
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	ed93 7a01 	vldr	s14, [r3, #4]
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e4e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    pid->Iout += pid->Ki * pid->error[0];
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	edd3 6a02 	vldr	s13, [r3, #8]
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e4fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e502:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    pid->Dout = pid->Kd * error_delta;
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	ed93 7a03 	vldr	s14, [r3, #12]
 800e512:	edd7 7a00 	vldr	s15, [r7]
 800e516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    LimitMax(pid->Iout, pid->max_iout);
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	edd3 7a05 	vldr	s15, [r3, #20]
 800e52c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e530:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e534:	dd04      	ble.n	800e540 <gimbal_PID_calc+0xf0>
 800e536:	68fb      	ldr	r3, [r7, #12]
 800e538:	695a      	ldr	r2, [r3, #20]
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	631a      	str	r2, [r3, #48]	; 0x30
 800e53e:	e014      	b.n	800e56a <gimbal_PID_calc+0x11a>
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	edd3 7a05 	vldr	s15, [r3, #20]
 800e54c:	eef1 7a67 	vneg.f32	s15, s15
 800e550:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e558:	d507      	bpl.n	800e56a <gimbal_PID_calc+0x11a>
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	edd3 7a05 	vldr	s15, [r3, #20]
 800e560:	eef1 7a67 	vneg.f32	s15, s15
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800e576:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e580:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    LimitMax(pid->out, pid->max_out);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	edd3 7a04 	vldr	s15, [r3, #16]
 800e596:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e59e:	dd04      	ble.n	800e5aa <gimbal_PID_calc+0x15a>
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	691a      	ldr	r2, [r3, #16]
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	629a      	str	r2, [r3, #40]	; 0x28
 800e5a8:	e014      	b.n	800e5d4 <gimbal_PID_calc+0x184>
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	edd3 7a04 	vldr	s15, [r3, #16]
 800e5b6:	eef1 7a67 	vneg.f32	s15, s15
 800e5ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e5c2:	d507      	bpl.n	800e5d4 <gimbal_PID_calc+0x184>
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	edd3 7a04 	vldr	s15, [r3, #16]
 800e5ca:	eef1 7a67 	vneg.f32	s15, s15
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    return pid->out;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5d8:	ee07 3a90 	vmov	s15, r3
}
 800e5dc:	eeb0 0a67 	vmov.f32	s0, s15
 800e5e0:	371c      	adds	r7, #28
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e8:	4770      	bx	lr
 800e5ea:	bf00      	nop
 800e5ec:	43340000 	.word	0x43340000
 800e5f0:	43b40000 	.word	0x43b40000
 800e5f4:	c3340000 	.word	0xc3340000

0800e5f8 <deg_limit>:
	uint8_t data_ready_flag;
} vision_control_t;

vision_control_t vision_control;

void deg_limit(float *x){
 800e5f8:	b480      	push	{r7}
 800e5fa:	b083      	sub	sp, #12
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
	if(*x > 180.f) *x -= 360.f;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	edd3 7a00 	vldr	s15, [r3]
 800e606:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800e660 <deg_limit+0x68>
 800e60a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e612:	dd09      	ble.n	800e628 <deg_limit+0x30>
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	edd3 7a00 	vldr	s15, [r3]
 800e61a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800e664 <deg_limit+0x6c>
 800e61e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	edc3 7a00 	vstr	s15, [r3]
	if(*x < -180.f) *x += 360.f;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	edd3 7a00 	vldr	s15, [r3]
 800e62e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800e668 <deg_limit+0x70>
 800e632:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e63a:	d400      	bmi.n	800e63e <deg_limit+0x46>
}
 800e63c:	e009      	b.n	800e652 <deg_limit+0x5a>
	if(*x < -180.f) *x += 360.f;
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	edd3 7a00 	vldr	s15, [r3]
 800e644:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800e664 <deg_limit+0x6c>
 800e648:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	edc3 7a00 	vstr	s15, [r3]
}
 800e652:	bf00      	nop
 800e654:	370c      	adds	r7, #12
 800e656:	46bd      	mov	sp, r7
 800e658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65c:	4770      	bx	lr
 800e65e:	bf00      	nop
 800e660:	43340000 	.word	0x43340000
 800e664:	43b40000 	.word	0x43b40000
 800e668:	c3340000 	.word	0xc3340000
 800e66c:	00000000 	.word	0x00000000

0800e670 <Gimbal_Task>:

void Gimbal_Task(void const *argument) {
 800e670:	b580      	push	{r7, lr}
 800e672:	ed2d 8b02 	vpush	{d8}
 800e676:	b09a      	sub	sp, #104	; 0x68
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
	// Initialise the xLastWakeTime variable with the current time.
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800e67c:	f7fc fbba 	bl	800adf4 <xTaskGetTickCount>
 800e680:	4603      	mov	r3, r0
 800e682:	663b      	str	r3, [r7, #96]	; 0x60

	// Init Yaw and pitch motors PID parameters
	float yaw_gyro_pid[3] = { 400.0f, 0, 100000.0f };
 800e684:	4ac0      	ldr	r2, [pc, #768]	; (800e988 <Gimbal_Task+0x318>)
 800e686:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800e68a:	ca07      	ldmia	r2, {r0, r1, r2}
 800e68c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float yaw_angle_pid[3] = { 17, 0, 0.85 };
 800e690:	4abe      	ldr	r2, [pc, #760]	; (800e98c <Gimbal_Task+0x31c>)
 800e692:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e696:	ca07      	ldmia	r2, {r0, r1, r2}
 800e698:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	float yaw_ecd_angle_pid[3] = { 12, 0, 0.35 };
 800e69c:	4abc      	ldr	r2, [pc, #752]	; (800e990 <Gimbal_Task+0x320>)
 800e69e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800e6a2:	ca07      	ldmia	r2, {r0, r1, r2}
 800e6a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float pitch_gyro_pid[3] = { 50.f, 0.8f, 50.f };
 800e6a8:	4aba      	ldr	r2, [pc, #744]	; (800e994 <Gimbal_Task+0x324>)
 800e6aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e6ae:	ca07      	ldmia	r2, {r0, r1, r2}
 800e6b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float pitch_angle_pid[3] = { 40, 0.4, 1.5 };
 800e6b4:	4ab8      	ldr	r2, [pc, #736]	; (800e998 <Gimbal_Task+0x328>)
 800e6b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e6ba:	ca07      	ldmia	r2, {r0, r1, r2}
 800e6bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// Set motor measure pointers point to motor_measure[] in bsp_can.c
	yaw_motor.motor_measure = motor_measure + 4;
 800e6c0:	4ab6      	ldr	r2, [pc, #728]	; (800e99c <Gimbal_Task+0x32c>)
 800e6c2:	4bb7      	ldr	r3, [pc, #732]	; (800e9a0 <Gimbal_Task+0x330>)
 800e6c4:	601a      	str	r2, [r3, #0]
	pitch_motor.motor_measure = motor_measure + 5;
 800e6c6:	4ab7      	ldr	r2, [pc, #732]	; (800e9a4 <Gimbal_Task+0x334>)
 800e6c8:	4bb7      	ldr	r3, [pc, #732]	; (800e9a8 <Gimbal_Task+0x338>)
 800e6ca:	601a      	str	r2, [r3, #0]

	// Init gyro (angle speed) PIDs
	PID_Init(&yaw_motor.gyro_pid, PID_POSITION, yaw_gyro_pid, 30000, 10000);
 800e6cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800e6d0:	eddf 0ab6 	vldr	s1, [pc, #728]	; 800e9ac <Gimbal_Task+0x33c>
 800e6d4:	ed9f 0ab6 	vldr	s0, [pc, #728]	; 800e9b0 <Gimbal_Task+0x340>
 800e6d8:	461a      	mov	r2, r3
 800e6da:	2100      	movs	r1, #0
 800e6dc:	48b5      	ldr	r0, [pc, #724]	; (800e9b4 <Gimbal_Task+0x344>)
 800e6de:	f7ff fcec 	bl	800e0ba <PID_Init>
	PID_Init(&pitch_motor.gyro_pid, PID_POSITION, pitch_gyro_pid, 24000, 5000);
 800e6e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e6e6:	eddf 0ab4 	vldr	s1, [pc, #720]	; 800e9b8 <Gimbal_Task+0x348>
 800e6ea:	ed9f 0ab4 	vldr	s0, [pc, #720]	; 800e9bc <Gimbal_Task+0x34c>
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	2100      	movs	r1, #0
 800e6f2:	48b3      	ldr	r0, [pc, #716]	; (800e9c0 <Gimbal_Task+0x350>)
 800e6f4:	f7ff fce1 	bl	800e0ba <PID_Init>

	// Init angle (ecd or imu) PIDs
	PID_Init(&yaw_motor.angle_pid, PID_POSITION, yaw_angle_pid, 800, 80);
 800e6f8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e6fc:	eddf 0ab1 	vldr	s1, [pc, #708]	; 800e9c4 <Gimbal_Task+0x354>
 800e700:	ed9f 0ab1 	vldr	s0, [pc, #708]	; 800e9c8 <Gimbal_Task+0x358>
 800e704:	461a      	mov	r2, r3
 800e706:	2100      	movs	r1, #0
 800e708:	48b0      	ldr	r0, [pc, #704]	; (800e9cc <Gimbal_Task+0x35c>)
 800e70a:	f7ff fcd6 	bl	800e0ba <PID_Init>
	PID_Init(&pitch_motor.angle_pid, PID_POSITION, pitch_angle_pid, 200, 40);
 800e70e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e712:	eddf 0aaf 	vldr	s1, [pc, #700]	; 800e9d0 <Gimbal_Task+0x360>
 800e716:	ed9f 0aaf 	vldr	s0, [pc, #700]	; 800e9d4 <Gimbal_Task+0x364>
 800e71a:	461a      	mov	r2, r3
 800e71c:	2100      	movs	r1, #0
 800e71e:	48ae      	ldr	r0, [pc, #696]	; (800e9d8 <Gimbal_Task+0x368>)
 800e720:	f7ff fccb 	bl	800e0ba <PID_Init>

	// Init current out filter
	filter_init(&yaw_motor.current_filter, 60.f);
 800e724:	ed9f 0aad 	vldr	s0, [pc, #692]	; 800e9dc <Gimbal_Task+0x36c>
 800e728:	48ad      	ldr	r0, [pc, #692]	; (800e9e0 <Gimbal_Task+0x370>)
 800e72a:	f7ff fc71 	bl	800e010 <filter_init>
	filter_init(&pitch_motor.current_filter, 45.f);
 800e72e:	ed9f 0aad 	vldr	s0, [pc, #692]	; 800e9e4 <Gimbal_Task+0x374>
 800e732:	48ad      	ldr	r0, [pc, #692]	; (800e9e8 <Gimbal_Task+0x378>)
 800e734:	f7ff fc6c 	bl	800e010 <filter_init>

	float Trigger_speed_pid[3] = { TRIGGER_ANGLE_PID_KP, TRIGGER_ANGLE_PID_KI,
 800e738:	4aac      	ldr	r2, [pc, #688]	; (800e9ec <Gimbal_Task+0x37c>)
 800e73a:	f107 0318 	add.w	r3, r7, #24
 800e73e:	ca07      	ldmia	r2, {r0, r1, r2}
 800e740:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			TRIGGER_ANGLE_PID_KD };
	shoot_control.shoot_motor_measure = motor_measure + 6;
 800e744:	4aaa      	ldr	r2, [pc, #680]	; (800e9f0 <Gimbal_Task+0x380>)
 800e746:	4bab      	ldr	r3, [pc, #684]	; (800e9f4 <Gimbal_Task+0x384>)
 800e748:	609a      	str	r2, [r3, #8]
	PID_Init(&shoot_control.trigger_motor_pid, PID_POSITION, Trigger_speed_pid,
 800e74a:	f107 0318 	add.w	r3, r7, #24
 800e74e:	eddf 0aaa 	vldr	s1, [pc, #680]	; 800e9f8 <Gimbal_Task+0x388>
 800e752:	ed9f 0aaa 	vldr	s0, [pc, #680]	; 800e9fc <Gimbal_Task+0x38c>
 800e756:	461a      	mov	r2, r3
 800e758:	2100      	movs	r1, #0
 800e75a:	48a9      	ldr	r0, [pc, #676]	; (800ea00 <Gimbal_Task+0x390>)
 800e75c:	f7ff fcad 	bl	800e0ba <PID_Init>
			TRIGGER_READY_PID_MAX_OUT, TRIGGER_READY_PID_MAX_IOUT);

	yaw_motor.gyro_pid.proportion_output_filter_coefficient = 0.95;
 800e760:	4b8f      	ldr	r3, [pc, #572]	; (800e9a0 <Gimbal_Task+0x330>)
 800e762:	4aa8      	ldr	r2, [pc, #672]	; (800ea04 <Gimbal_Task+0x394>)
 800e764:	675a      	str	r2, [r3, #116]	; 0x74
	yaw_motor.gyro_pid.derivative_output_filter_coefficient = 0.99995;
 800e766:	4b8e      	ldr	r3, [pc, #568]	; (800e9a0 <Gimbal_Task+0x330>)
 800e768:	4aa7      	ldr	r2, [pc, #668]	; (800ea08 <Gimbal_Task+0x398>)
 800e76a:	671a      	str	r2, [r3, #112]	; 0x70

	pitch_motor.gyro_pid.proportion_output_filter_coefficient = 0.8;
 800e76c:	4b8e      	ldr	r3, [pc, #568]	; (800e9a8 <Gimbal_Task+0x338>)
 800e76e:	4aa7      	ldr	r2, [pc, #668]	; (800ea0c <Gimbal_Task+0x39c>)
 800e770:	675a      	str	r2, [r3, #116]	; 0x74
	pitch_motor.gyro_pid.derivative_output_filter_coefficient = 0.8;
 800e772:	4b8d      	ldr	r3, [pc, #564]	; (800e9a8 <Gimbal_Task+0x338>)
 800e774:	4aa5      	ldr	r2, [pc, #660]	; (800ea0c <Gimbal_Task+0x39c>)
 800e776:	671a      	str	r2, [r3, #112]	; 0x70

	/* Chassis Motor M3508 */
	chassis_motor.chassis_motor_measure = motor_measure + 0;
 800e778:	4ba5      	ldr	r3, [pc, #660]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e77a:	4aa6      	ldr	r2, [pc, #664]	; (800ea14 <Gimbal_Task+0x3a4>)
 800e77c:	601a      	str	r2, [r3, #0]
	float m3508_speed_pid_para[] = M3508_MOTOR_SPEED_PID;
 800e77e:	4aa6      	ldr	r2, [pc, #664]	; (800ea18 <Gimbal_Task+0x3a8>)
 800e780:	f107 030c 	add.w	r3, r7, #12
 800e784:	ca07      	ldmia	r2, {r0, r1, r2}
 800e786:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	PID_Init(&chassis_motor.pid_speed, PID_POSITION, m3508_speed_pid_para,
 800e78a:	f107 030c 	add.w	r3, r7, #12
 800e78e:	eddf 0aa3 	vldr	s1, [pc, #652]	; 800ea1c <Gimbal_Task+0x3ac>
 800e792:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800e9ac <Gimbal_Task+0x33c>
 800e796:	461a      	mov	r2, r3
 800e798:	2100      	movs	r1, #0
 800e79a:	48a1      	ldr	r0, [pc, #644]	; (800ea20 <Gimbal_Task+0x3b0>)
 800e79c:	f7ff fc8d 	bl	800e0ba <PID_Init>
			M3508_MOTOR_SPEED_PID_MAX_OUT, M3508_MOTOR_SPEED_PID_MAX_IOUT);

	set_waring_buf_value(100.f);
 800e7a0:	ed9f 0aa0 	vldr	s0, [pc, #640]	; 800ea24 <Gimbal_Task+0x3b4>
 800e7a4:	f7fe f920 	bl	800c9e8 <set_waring_buf_value>

	chassis_motor.accel_filter.a = 0.99;
 800e7a8:	4b99      	ldr	r3, [pc, #612]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e7aa:	4a9f      	ldr	r2, [pc, #636]	; (800ea28 <Gimbal_Task+0x3b8>)
 800e7ac:	60da      	str	r2, [r3, #12]

	vTaskDelay(1500);
 800e7ae:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800e7b2:	f7fc f9d7 	bl	800ab64 <vTaskDelay>

	yaw_motor.angle_set = imu.eulerAngles.angle.yaw;
 800e7b6:	4b9d      	ldr	r3, [pc, #628]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e7b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7ba:	4a79      	ldr	r2, [pc, #484]	; (800e9a0 <Gimbal_Task+0x330>)
 800e7bc:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	pitch_motor.angle_set = imu.eulerAngles.angle.pitch;
 800e7c0:	4b9a      	ldr	r3, [pc, #616]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e7c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7c4:	4a78      	ldr	r2, [pc, #480]	; (800e9a8 <Gimbal_Task+0x338>)
 800e7c6:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4

	while (1) {
		gimbal_cnt++;
 800e7ca:	4b99      	ldr	r3, [pc, #612]	; (800ea30 <Gimbal_Task+0x3c0>)
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	3301      	adds	r3, #1
 800e7d0:	4a97      	ldr	r2, [pc, #604]	; (800ea30 <Gimbal_Task+0x3c0>)
 800e7d2:	6013      	str	r3, [r2, #0]
		/* --- [1] Feedback from sensors --- */

		yaw_motor.motor_gyro = imu.gimbal_yaw_gyro;
 800e7d4:	4b95      	ldr	r3, [pc, #596]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e7d6:	699b      	ldr	r3, [r3, #24]
 800e7d8:	4a71      	ldr	r2, [pc, #452]	; (800e9a0 <Gimbal_Task+0x330>)
 800e7da:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
		pitch_motor.motor_gyro = imu.gyro.axis.x;
 800e7de:	4b93      	ldr	r3, [pc, #588]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	4a71      	ldr	r2, [pc, #452]	; (800e9a8 <Gimbal_Task+0x338>)
 800e7e4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8

		yaw_motor.ecd_angle = (-yaw_motor.motor_measure->ecd + 4096) / 4096.f
 800e7e8:	4b6d      	ldr	r3, [pc, #436]	; (800e9a0 <Gimbal_Task+0x330>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	881b      	ldrh	r3, [r3, #0]
 800e7ee:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800e7f2:	ee07 3a90 	vmov	s15, r3
 800e7f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e7fa:	eddf 6a8e 	vldr	s13, [pc, #568]	; 800ea34 <Gimbal_Task+0x3c4>
 800e7fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
				* 180.f;
 800e802:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800ea38 <Gimbal_Task+0x3c8>
 800e806:	ee67 7a87 	vmul.f32	s15, s15, s14
		yaw_motor.ecd_angle = (-yaw_motor.motor_measure->ecd + 4096) / 4096.f
 800e80a:	4b65      	ldr	r3, [pc, #404]	; (800e9a0 <Gimbal_Task+0x330>)
 800e80c:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
		yaw_motor.imu_angle = imu.eulerAngles.angle.yaw;
 800e810:	4b86      	ldr	r3, [pc, #536]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e814:	4a62      	ldr	r2, [pc, #392]	; (800e9a0 <Gimbal_Task+0x330>)
 800e816:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

		pitch_motor.imu_angle = imu.eulerAngles.angle.pitch;
 800e81a:	4b84      	ldr	r3, [pc, #528]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e81c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e81e:	4a62      	ldr	r2, [pc, #392]	; (800e9a8 <Gimbal_Task+0x338>)
 800e820:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

		shoot_control.speed = shoot_control.shoot_motor_measure->speed_rpm
 800e824:	4b73      	ldr	r3, [pc, #460]	; (800e9f4 <Gimbal_Task+0x384>)
 800e826:	689b      	ldr	r3, [r3, #8]
 800e828:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				* MOTOR_RPM_TO_SPEED;
 800e82c:	ee07 3a90 	vmov	s15, r3
 800e830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e834:	ed9f 7a81 	vldr	s14, [pc, #516]	; 800ea3c <Gimbal_Task+0x3cc>
 800e838:	ee67 7a87 	vmul.f32	s15, s15, s14
		shoot_control.speed = shoot_control.shoot_motor_measure->speed_rpm
 800e83c:	4b6d      	ldr	r3, [pc, #436]	; (800e9f4 <Gimbal_Task+0x384>)
 800e83e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

		if (!last_trigger_sw_state && switch_is_up(rc.rc.s[1])) {
 800e842:	4b7f      	ldr	r3, [pc, #508]	; (800ea40 <Gimbal_Task+0x3d0>)
 800e844:	781b      	ldrb	r3, [r3, #0]
 800e846:	2b00      	cmp	r3, #0
 800e848:	d10f      	bne.n	800e86a <Gimbal_Task+0x1fa>
 800e84a:	4b7e      	ldr	r3, [pc, #504]	; (800ea44 <Gimbal_Task+0x3d4>)
 800e84c:	7adb      	ldrb	r3, [r3, #11]
 800e84e:	2b01      	cmp	r3, #1
 800e850:	d10b      	bne.n	800e86a <Gimbal_Task+0x1fa>
			trigger_is_on = ~trigger_is_on & 0x1;
 800e852:	4b7d      	ldr	r3, [pc, #500]	; (800ea48 <Gimbal_Task+0x3d8>)
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	f003 0301 	and.w	r3, r3, #1
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	bf0c      	ite	eq
 800e85e:	2301      	moveq	r3, #1
 800e860:	2300      	movne	r3, #0
 800e862:	b2db      	uxtb	r3, r3
 800e864:	461a      	mov	r2, r3
 800e866:	4b78      	ldr	r3, [pc, #480]	; (800ea48 <Gimbal_Task+0x3d8>)
 800e868:	701a      	strb	r2, [r3, #0]
		}
		last_trigger_sw_state = switch_is_up(rc.rc.s[1]);
 800e86a:	4b76      	ldr	r3, [pc, #472]	; (800ea44 <Gimbal_Task+0x3d4>)
 800e86c:	7adb      	ldrb	r3, [r3, #11]
 800e86e:	2b01      	cmp	r3, #1
 800e870:	bf0c      	ite	eq
 800e872:	2301      	moveq	r3, #1
 800e874:	2300      	movne	r3, #0
 800e876:	b2db      	uxtb	r3, r3
 800e878:	461a      	mov	r2, r3
 800e87a:	4b71      	ldr	r3, [pc, #452]	; (800ea40 <Gimbal_Task+0x3d0>)
 800e87c:	701a      	strb	r2, [r3, #0]

		float tmp_speed = chassis_motor.chassis_motor_measure->speed_rpm
 800e87e:	4b64      	ldr	r3, [pc, #400]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
				* CHASSIS_MOTOR_RPM_TO_VECTOR_SEN;
 800e886:	ee07 3a90 	vmov	s15, r3
 800e88a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		float tmp_speed = chassis_motor.chassis_motor_measure->speed_rpm
 800e88e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 800ea4c <Gimbal_Task+0x3dc>
 800e892:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e896:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		chassis_motor.accel = tmp_speed - chassis_motor.speed;
 800e89a:	4b5d      	ldr	r3, [pc, #372]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e89c:	edd3 7a05 	vldr	s15, [r3, #20]
 800e8a0:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800e8a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e8a8:	4b59      	ldr	r3, [pc, #356]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e8aa:	edc3 7a01 	vstr	s15, [r3, #4]
		chassis_motor.speed = tmp_speed;
 800e8ae:	4a58      	ldr	r2, [pc, #352]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e8b0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e8b2:	6153      	str	r3, [r2, #20]

		accel_gimbal_y = imu.accel.axis.y
 800e8b4:	4b5d      	ldr	r3, [pc, #372]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e8b6:	ed93 8a04 	vldr	s16, [r3, #16]
				* cosf(imu.eulerAngles.angle.pitch / 57.29577958f)
 800e8ba:	4b5c      	ldr	r3, [pc, #368]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e8bc:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800e8c0:	eddf 6a63 	vldr	s13, [pc, #396]	; 800ea50 <Gimbal_Task+0x3e0>
 800e8c4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800e8c8:	eeb0 0a47 	vmov.f32	s0, s14
 800e8cc:	f004 fdd0 	bl	8013470 <cosf>
 800e8d0:	eef0 7a40 	vmov.f32	s15, s0
 800e8d4:	ee28 8a27 	vmul.f32	s16, s16, s15
				- imu.accel.axis.z
 800e8d8:	4b54      	ldr	r3, [pc, #336]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e8da:	edd3 8a05 	vldr	s17, [r3, #20]
						* sinf(imu.eulerAngles.angle.pitch / 57.29577958f);
 800e8de:	4b53      	ldr	r3, [pc, #332]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e8e0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800e8e4:	eddf 6a5a 	vldr	s13, [pc, #360]	; 800ea50 <Gimbal_Task+0x3e0>
 800e8e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800e8ec:	eeb0 0a47 	vmov.f32	s0, s14
 800e8f0:	f004 fdfe 	bl	80134f0 <sinf>
 800e8f4:	eef0 7a40 	vmov.f32	s15, s0
 800e8f8:	ee68 7aa7 	vmul.f32	s15, s17, s15
				- imu.accel.axis.z
 800e8fc:	ee78 7a67 	vsub.f32	s15, s16, s15
		accel_gimbal_y = imu.accel.axis.y
 800e900:	4b54      	ldr	r3, [pc, #336]	; (800ea54 <Gimbal_Task+0x3e4>)
 800e902:	edc3 7a00 	vstr	s15, [r3]

		chassis_motor.accel = accel_gimbal_y
				* cosf((yaw_motor.ecd_angle - 60) / 57.29577958f)
 800e906:	4b26      	ldr	r3, [pc, #152]	; (800e9a0 <Gimbal_Task+0x330>)
 800e908:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800e90c:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800e9dc <Gimbal_Task+0x36c>
 800e910:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e914:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800ea50 <Gimbal_Task+0x3e0>
 800e918:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800e91c:	eeb0 0a47 	vmov.f32	s0, s14
 800e920:	f004 fda6 	bl	8013470 <cosf>
 800e924:	eeb0 7a40 	vmov.f32	s14, s0
 800e928:	4b4a      	ldr	r3, [pc, #296]	; (800ea54 <Gimbal_Task+0x3e4>)
 800e92a:	edd3 7a00 	vldr	s15, [r3]
 800e92e:	ee27 8a27 	vmul.f32	s16, s14, s15
				+ imu.accel.axis.x
 800e932:	4b3e      	ldr	r3, [pc, #248]	; (800ea2c <Gimbal_Task+0x3bc>)
 800e934:	edd3 8a03 	vldr	s17, [r3, #12]
						* sinf((yaw_motor.ecd_angle - 60) / 57.29577958f);
 800e938:	4b19      	ldr	r3, [pc, #100]	; (800e9a0 <Gimbal_Task+0x330>)
 800e93a:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800e93e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800e9dc <Gimbal_Task+0x36c>
 800e942:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e946:	eddf 6a42 	vldr	s13, [pc, #264]	; 800ea50 <Gimbal_Task+0x3e0>
 800e94a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800e94e:	eeb0 0a47 	vmov.f32	s0, s14
 800e952:	f004 fdcd 	bl	80134f0 <sinf>
 800e956:	eef0 7a40 	vmov.f32	s15, s0
 800e95a:	ee68 7aa7 	vmul.f32	s15, s17, s15
				+ imu.accel.axis.x
 800e95e:	ee78 7a27 	vadd.f32	s15, s16, s15
		chassis_motor.accel = accel_gimbal_y
 800e962:	4b2b      	ldr	r3, [pc, #172]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e964:	edc3 7a01 	vstr	s15, [r3, #4]

		filter_calc(&chassis_motor.accel_filter, chassis_motor.accel);
 800e968:	4b29      	ldr	r3, [pc, #164]	; (800ea10 <Gimbal_Task+0x3a0>)
 800e96a:	edd3 7a01 	vldr	s15, [r3, #4]
 800e96e:	eeb0 0a67 	vmov.f32	s0, s15
 800e972:	4839      	ldr	r0, [pc, #228]	; (800ea58 <Gimbal_Task+0x3e8>)
 800e974:	f7ff fb78 	bl	800e068 <filter_calc>
			if(plot_start_index >= 240) plot_start_index = 0;
		}
		*/

		/* [1.2] Vision Control */
		if(vision_control.data_ready_flag == 1){
 800e978:	4b38      	ldr	r3, [pc, #224]	; (800ea5c <Gimbal_Task+0x3ec>)
 800e97a:	7e1b      	ldrb	r3, [r3, #24]
 800e97c:	2b01      	cmp	r3, #1
 800e97e:	d17d      	bne.n	800ea7c <Gimbal_Task+0x40c>
			yaw_motor.angle_set = vision_control.absolute_yaw;
 800e980:	4b36      	ldr	r3, [pc, #216]	; (800ea5c <Gimbal_Task+0x3ec>)
 800e982:	691b      	ldr	r3, [r3, #16]
 800e984:	e06c      	b.n	800ea60 <Gimbal_Task+0x3f0>
 800e986:	bf00      	nop
 800e988:	080159b8 	.word	0x080159b8
 800e98c:	080159c4 	.word	0x080159c4
 800e990:	080159d0 	.word	0x080159d0
 800e994:	080159dc 	.word	0x080159dc
 800e998:	080159e8 	.word	0x080159e8
 800e99c:	20005534 	.word	0x20005534
 800e9a0:	20005308 	.word	0x20005308
 800e9a4:	20005548 	.word	0x20005548
 800e9a8:	200053f4 	.word	0x200053f4
 800e9ac:	461c4000 	.word	0x461c4000
 800e9b0:	46ea6000 	.word	0x46ea6000
 800e9b4:	20005360 	.word	0x20005360
 800e9b8:	459c4000 	.word	0x459c4000
 800e9bc:	46bb8000 	.word	0x46bb8000
 800e9c0:	2000544c 	.word	0x2000544c
 800e9c4:	42a00000 	.word	0x42a00000
 800e9c8:	44480000 	.word	0x44480000
 800e9cc:	20005310 	.word	0x20005310
 800e9d0:	42200000 	.word	0x42200000
 800e9d4:	43480000 	.word	0x43480000
 800e9d8:	200053fc 	.word	0x200053fc
 800e9dc:	42700000 	.word	0x42700000
 800e9e0:	200053bc 	.word	0x200053bc
 800e9e4:	42340000 	.word	0x42340000
 800e9e8:	200054a8 	.word	0x200054a8
 800e9ec:	080159f4 	.word	0x080159f4
 800e9f0:	2000555c 	.word	0x2000555c
 800e9f4:	200051a0 	.word	0x200051a0
 800e9f8:	457a0000 	.word	0x457a0000
 800e9fc:	463b8000 	.word	0x463b8000
 800ea00:	200051b0 	.word	0x200051b0
 800ea04:	3f733333 	.word	0x3f733333
 800ea08:	3f7ffcb9 	.word	0x3f7ffcb9
 800ea0c:	3f4ccccd 	.word	0x3f4ccccd
 800ea10:	20005230 	.word	0x20005230
 800ea14:	200054e4 	.word	0x200054e4
 800ea18:	08015a00 	.word	0x08015a00
 800ea1c:	44fa0000 	.word	0x44fa0000
 800ea20:	20005260 	.word	0x20005260
 800ea24:	42c80000 	.word	0x42c80000
 800ea28:	3f7d70a4 	.word	0x3f7d70a4
 800ea2c:	20004ecc 	.word	0x20004ecc
 800ea30:	20004b54 	.word	0x20004b54
 800ea34:	45800000 	.word	0x45800000
 800ea38:	43340000 	.word	0x43340000
 800ea3c:	3b3ea2f1 	.word	0x3b3ea2f1
 800ea40:	20004b51 	.word	0x20004b51
 800ea44:	200055e4 	.word	0x200055e4
 800ea48:	20004b50 	.word	0x20004b50
 800ea4c:	39da010a 	.word	0x39da010a
 800ea50:	42652ee1 	.word	0x42652ee1
 800ea54:	20005304 	.word	0x20005304
 800ea58:	20005238 	.word	0x20005238
 800ea5c:	20005184 	.word	0x20005184
 800ea60:	4ac8      	ldr	r2, [pc, #800]	; (800ed84 <Gimbal_Task+0x714>)
 800ea62:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
			pitch_motor.angle_set = vision_control.absolute_pitch + 3;
 800ea66:	4bc8      	ldr	r3, [pc, #800]	; (800ed88 <Gimbal_Task+0x718>)
 800ea68:	edd3 7a05 	vldr	s15, [r3, #20]
 800ea6c:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800ea70:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ea74:	4bc5      	ldr	r3, [pc, #788]	; (800ed8c <Gimbal_Task+0x71c>)
 800ea76:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
 800ea7a:	e028      	b.n	800eace <Gimbal_Task+0x45e>

		} else{
			/* Set angle increasement from RC */
			yaw_motor.angle_set -= rc.rc.ch[0] / 3300.f;
 800ea7c:	4bc1      	ldr	r3, [pc, #772]	; (800ed84 <Gimbal_Task+0x714>)
 800ea7e:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800ea82:	4bc3      	ldr	r3, [pc, #780]	; (800ed90 <Gimbal_Task+0x720>)
 800ea84:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ea88:	ee07 3a90 	vmov	s15, r3
 800ea8c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ea90:	ed9f 6ac0 	vldr	s12, [pc, #768]	; 800ed94 <Gimbal_Task+0x724>
 800ea94:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800ea98:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ea9c:	4bb9      	ldr	r3, [pc, #740]	; (800ed84 <Gimbal_Task+0x714>)
 800ea9e:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4
			pitch_motor.angle_set += rc.rc.ch[1] / 3300.f;
 800eaa2:	4bba      	ldr	r3, [pc, #744]	; (800ed8c <Gimbal_Task+0x71c>)
 800eaa4:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800eaa8:	4bb9      	ldr	r3, [pc, #740]	; (800ed90 <Gimbal_Task+0x720>)
 800eaaa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800eaae:	ee07 3a90 	vmov	s15, r3
 800eab2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800eab6:	ed9f 6ab7 	vldr	s12, [pc, #732]	; 800ed94 <Gimbal_Task+0x724>
 800eaba:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800eabe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eac2:	4bb2      	ldr	r3, [pc, #712]	; (800ed8c <Gimbal_Task+0x71c>)
 800eac4:	edc3 7a35 	vstr	s15, [r3, #212]	; 0xd4

			deg_limit(&yaw_motor.angle_set);
 800eac8:	48b3      	ldr	r0, [pc, #716]	; (800ed98 <Gimbal_Task+0x728>)
 800eaca:	f7ff fd95 	bl	800e5f8 <deg_limit>
		}
		if (pitch_motor.angle_set > PITCH_ANGLE_MAX)
 800eace:	4baf      	ldr	r3, [pc, #700]	; (800ed8c <Gimbal_Task+0x71c>)
 800ead0:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800ead4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ead8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eadc:	dd04      	ble.n	800eae8 <Gimbal_Task+0x478>
			pitch_motor.angle_set = PITCH_ANGLE_MAX;
 800eade:	4bab      	ldr	r3, [pc, #684]	; (800ed8c <Gimbal_Task+0x71c>)
 800eae0:	f04f 0200 	mov.w	r2, #0
 800eae4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		if (pitch_motor.angle_set < PITCH_ANGLE_MIN)
 800eae8:	4ba8      	ldr	r3, [pc, #672]	; (800ed8c <Gimbal_Task+0x71c>)
 800eaea:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800eaee:	eebb 7a09 	vmov.f32	s14, #185	; 0xc1c80000 -25.0
 800eaf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eaf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eafa:	d503      	bpl.n	800eb04 <Gimbal_Task+0x494>
			pitch_motor.angle_set = PITCH_ANGLE_MIN;
 800eafc:	4ba3      	ldr	r3, [pc, #652]	; (800ed8c <Gimbal_Task+0x71c>)
 800eafe:	4aa7      	ldr	r2, [pc, #668]	; (800ed9c <Gimbal_Task+0x72c>)
 800eb00:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		 shoot_control.speed_set = 0.f;
		 }
		 */

		/* Set trigger speed from RC throttle */
		shoot_control.speed_set = rc.rc.ch[3] / 660.f * 5.f + 5.f;
 800eb04:	4ba2      	ldr	r3, [pc, #648]	; (800ed90 <Gimbal_Task+0x720>)
 800eb06:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800eb0a:	ee07 3a90 	vmov	s15, r3
 800eb0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eb12:	eddf 6aa3 	vldr	s13, [pc, #652]	; 800eda0 <Gimbal_Task+0x730>
 800eb16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800eb1a:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800eb1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800eb22:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 800eb26:	ee77 7a87 	vadd.f32	s15, s15, s14
 800eb2a:	4b9e      	ldr	r3, [pc, #632]	; (800eda4 <Gimbal_Task+0x734>)
 800eb2c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

		/* [2.1] Chassis Control */

		if (switch_is_up(rc.rc.s[0])) {
 800eb30:	4b97      	ldr	r3, [pc, #604]	; (800ed90 <Gimbal_Task+0x720>)
 800eb32:	7a9b      	ldrb	r3, [r3, #10]
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d103      	bne.n	800eb40 <Gimbal_Task+0x4d0>
			chassis_auto_flag = 1;
 800eb38:	4b9b      	ldr	r3, [pc, #620]	; (800eda8 <Gimbal_Task+0x738>)
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	701a      	strb	r2, [r3, #0]
 800eb3e:	e002      	b.n	800eb46 <Gimbal_Task+0x4d6>
		} else {
			chassis_auto_flag = 0;
 800eb40:	4b99      	ldr	r3, [pc, #612]	; (800eda8 <Gimbal_Task+0x738>)
 800eb42:	2200      	movs	r2, #0
 800eb44:	701a      	strb	r2, [r3, #0]
		}

		if (chassis_auto_flag) {
 800eb46:	4b98      	ldr	r3, [pc, #608]	; (800eda8 <Gimbal_Task+0x738>)
 800eb48:	781b      	ldrb	r3, [r3, #0]
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d025      	beq.n	800eb9a <Gimbal_Task+0x52a>
			if (chassis_dir_is_left) {
 800eb4e:	4b97      	ldr	r3, [pc, #604]	; (800edac <Gimbal_Task+0x73c>)
 800eb50:	781b      	ldrb	r3, [r3, #0]
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d010      	beq.n	800eb78 <Gimbal_Task+0x508>
				chassis_motor.speed_set = 1.7f;
 800eb56:	4b96      	ldr	r3, [pc, #600]	; (800edb0 <Gimbal_Task+0x740>)
 800eb58:	4a96      	ldr	r2, [pc, #600]	; (800edb4 <Gimbal_Task+0x744>)
 800eb5a:	619a      	str	r2, [r3, #24]
				if (chassis_motor.accel_filter.out < -4.7f) {
 800eb5c:	4b94      	ldr	r3, [pc, #592]	; (800edb0 <Gimbal_Task+0x740>)
 800eb5e:	edd3 7a04 	vldr	s15, [r3, #16]
 800eb62:	ed9f 7a95 	vldr	s14, [pc, #596]	; 800edb8 <Gimbal_Task+0x748>
 800eb66:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb6e:	d526      	bpl.n	800ebbe <Gimbal_Task+0x54e>
					chassis_dir_is_left = 0;
 800eb70:	4b8e      	ldr	r3, [pc, #568]	; (800edac <Gimbal_Task+0x73c>)
 800eb72:	2200      	movs	r2, #0
 800eb74:	701a      	strb	r2, [r3, #0]
 800eb76:	e022      	b.n	800ebbe <Gimbal_Task+0x54e>
				}
			} else {
				chassis_motor.speed_set = -1.7f;
 800eb78:	4b8d      	ldr	r3, [pc, #564]	; (800edb0 <Gimbal_Task+0x740>)
 800eb7a:	4a90      	ldr	r2, [pc, #576]	; (800edbc <Gimbal_Task+0x74c>)
 800eb7c:	619a      	str	r2, [r3, #24]
				if (chassis_motor.accel_filter.out > 4.7f) {
 800eb7e:	4b8c      	ldr	r3, [pc, #560]	; (800edb0 <Gimbal_Task+0x740>)
 800eb80:	edd3 7a04 	vldr	s15, [r3, #16]
 800eb84:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 800edc0 <Gimbal_Task+0x750>
 800eb88:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eb8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb90:	dd15      	ble.n	800ebbe <Gimbal_Task+0x54e>
					chassis_dir_is_left = 1;
 800eb92:	4b86      	ldr	r3, [pc, #536]	; (800edac <Gimbal_Task+0x73c>)
 800eb94:	2201      	movs	r2, #1
 800eb96:	701a      	strb	r2, [r3, #0]
 800eb98:	e011      	b.n	800ebbe <Gimbal_Task+0x54e>
				}
			}
		} else {
			chassis_motor.speed_set = rc.rc.ch[2] / 660.f * 4.f;
 800eb9a:	4b7d      	ldr	r3, [pc, #500]	; (800ed90 <Gimbal_Task+0x720>)
 800eb9c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800eba0:	ee07 3a90 	vmov	s15, r3
 800eba4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eba8:	eddf 6a7d 	vldr	s13, [pc, #500]	; 800eda0 <Gimbal_Task+0x730>
 800ebac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ebb0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800ebb4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ebb8:	4b7d      	ldr	r3, [pc, #500]	; (800edb0 <Gimbal_Task+0x740>)
 800ebba:	edc3 7a06 	vstr	s15, [r3, #24]
		// chassis_current_set = rc.rc.ch[2] * -10;

		/* --- [3] Calculate control variables --- */

		/* Angle loop PID calc: 250Hz */
		yaw_motor.motor_gyro_set = gimbal_PID_calc(&yaw_motor.angle_pid,
 800ebbe:	4b71      	ldr	r3, [pc, #452]	; (800ed84 <Gimbal_Task+0x714>)
 800ebc0:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800ebc4:	4b6f      	ldr	r3, [pc, #444]	; (800ed84 <Gimbal_Task+0x714>)
 800ebc6:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
				yaw_motor.imu_angle, yaw_motor.angle_set,
				-yaw_motor.motor_gyro);
 800ebca:	4b6e      	ldr	r3, [pc, #440]	; (800ed84 <Gimbal_Task+0x714>)
 800ebcc:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
		yaw_motor.motor_gyro_set = gimbal_PID_calc(&yaw_motor.angle_pid,
 800ebd0:	eef1 7a67 	vneg.f32	s15, s15
 800ebd4:	eeb0 1a67 	vmov.f32	s2, s15
 800ebd8:	eef0 0a66 	vmov.f32	s1, s13
 800ebdc:	eeb0 0a47 	vmov.f32	s0, s14
 800ebe0:	4878      	ldr	r0, [pc, #480]	; (800edc4 <Gimbal_Task+0x754>)
 800ebe2:	f7ff fc35 	bl	800e450 <gimbal_PID_calc>
 800ebe6:	eef0 7a40 	vmov.f32	s15, s0
 800ebea:	4b66      	ldr	r3, [pc, #408]	; (800ed84 <Gimbal_Task+0x714>)
 800ebec:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
		pitch_motor.motor_gyro_set = gimbal_PID_calc(&pitch_motor.angle_pid,
 800ebf0:	4b66      	ldr	r3, [pc, #408]	; (800ed8c <Gimbal_Task+0x71c>)
 800ebf2:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800ebf6:	4b65      	ldr	r3, [pc, #404]	; (800ed8c <Gimbal_Task+0x71c>)
 800ebf8:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
				pitch_motor.imu_angle, pitch_motor.angle_set,
				-pitch_motor.motor_gyro);
 800ebfc:	4b63      	ldr	r3, [pc, #396]	; (800ed8c <Gimbal_Task+0x71c>)
 800ebfe:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
		pitch_motor.motor_gyro_set = gimbal_PID_calc(&pitch_motor.angle_pid,
 800ec02:	eef1 7a67 	vneg.f32	s15, s15
 800ec06:	eeb0 1a67 	vmov.f32	s2, s15
 800ec0a:	eef0 0a66 	vmov.f32	s1, s13
 800ec0e:	eeb0 0a47 	vmov.f32	s0, s14
 800ec12:	486d      	ldr	r0, [pc, #436]	; (800edc8 <Gimbal_Task+0x758>)
 800ec14:	f7ff fc1c 	bl	800e450 <gimbal_PID_calc>
 800ec18:	eef0 7a40 	vmov.f32	s15, s0
 800ec1c:	4b5b      	ldr	r3, [pc, #364]	; (800ed8c <Gimbal_Task+0x71c>)
 800ec1e:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc

		/* Gyro loop PID */
		yaw_motor.current_set = PID_Calc(&yaw_motor.gyro_pid,
 800ec22:	4b58      	ldr	r3, [pc, #352]	; (800ed84 <Gimbal_Task+0x714>)
 800ec24:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800ec28:	4b56      	ldr	r3, [pc, #344]	; (800ed84 <Gimbal_Task+0x714>)
 800ec2a:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800ec2e:	eef0 0a47 	vmov.f32	s1, s14
 800ec32:	eeb0 0a67 	vmov.f32	s0, s15
 800ec36:	4865      	ldr	r0, [pc, #404]	; (800edcc <Gimbal_Task+0x75c>)
 800ec38:	f7ff fa9c 	bl	800e174 <PID_Calc>
 800ec3c:	eef0 7a40 	vmov.f32	s15, s0
 800ec40:	4b50      	ldr	r3, [pc, #320]	; (800ed84 <Gimbal_Task+0x714>)
 800ec42:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
				yaw_motor.motor_gyro, yaw_motor.motor_gyro_set);
		pitch_motor.current_set = PID_Calc(&pitch_motor.gyro_pid,
 800ec46:	4b51      	ldr	r3, [pc, #324]	; (800ed8c <Gimbal_Task+0x71c>)
 800ec48:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800ec4c:	4b4f      	ldr	r3, [pc, #316]	; (800ed8c <Gimbal_Task+0x71c>)
 800ec4e:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800ec52:	eef0 0a47 	vmov.f32	s1, s14
 800ec56:	eeb0 0a67 	vmov.f32	s0, s15
 800ec5a:	485d      	ldr	r0, [pc, #372]	; (800edd0 <Gimbal_Task+0x760>)
 800ec5c:	f7ff fa8a 	bl	800e174 <PID_Calc>
 800ec60:	eef0 7a40 	vmov.f32	s15, s0
 800ec64:	4b49      	ldr	r3, [pc, #292]	; (800ed8c <Gimbal_Task+0x71c>)
 800ec66:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
				pitch_motor.motor_gyro, pitch_motor.motor_gyro_set);

		/* Trigger motor PID */
		PID_Calc(&shoot_control.trigger_motor_pid, shoot_control.speed,
 800ec6a:	4b4e      	ldr	r3, [pc, #312]	; (800eda4 <Gimbal_Task+0x734>)
 800ec6c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800ec70:	4b4c      	ldr	r3, [pc, #304]	; (800eda4 <Gimbal_Task+0x734>)
 800ec72:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800ec76:	eef0 0a47 	vmov.f32	s1, s14
 800ec7a:	eeb0 0a67 	vmov.f32	s0, s15
 800ec7e:	4855      	ldr	r0, [pc, #340]	; (800edd4 <Gimbal_Task+0x764>)
 800ec80:	f7ff fa78 	bl	800e174 <PID_Calc>
				shoot_control.speed_set);
		shoot_control.given_current =
				(int16_t) (shoot_control.trigger_motor_pid.out);
 800ec84:	4b47      	ldr	r3, [pc, #284]	; (800eda4 <Gimbal_Task+0x734>)
 800ec86:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800ec8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ec8e:	ee17 3a90 	vmov	r3, s15
 800ec92:	b21a      	sxth	r2, r3
		shoot_control.given_current =
 800ec94:	4b43      	ldr	r3, [pc, #268]	; (800eda4 <Gimbal_Task+0x734>)
 800ec96:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74

		/* Chassis Motor PID */
		chassis_motor.current_set = (int16_t) PID_Calc(&chassis_motor.pid_speed,
 800ec9a:	4b45      	ldr	r3, [pc, #276]	; (800edb0 <Gimbal_Task+0x740>)
 800ec9c:	edd3 7a05 	vldr	s15, [r3, #20]
 800eca0:	4b43      	ldr	r3, [pc, #268]	; (800edb0 <Gimbal_Task+0x740>)
 800eca2:	ed93 7a06 	vldr	s14, [r3, #24]
 800eca6:	eef0 0a47 	vmov.f32	s1, s14
 800ecaa:	eeb0 0a67 	vmov.f32	s0, s15
 800ecae:	484a      	ldr	r0, [pc, #296]	; (800edd8 <Gimbal_Task+0x768>)
 800ecb0:	f7ff fa60 	bl	800e174 <PID_Calc>
 800ecb4:	eef0 7a40 	vmov.f32	s15, s0
 800ecb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ecbc:	ee17 3a90 	vmov	r3, s15
 800ecc0:	b21b      	sxth	r3, r3
 800ecc2:	ee07 3a90 	vmov	s15, r3
 800ecc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ecca:	4b39      	ldr	r3, [pc, #228]	; (800edb0 <Gimbal_Task+0x740>)
 800eccc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
				chassis_motor.speed, chassis_motor.speed_set);
		chassis_motor.give_current = (int16_t) chassis_power_control(
 800ecd0:	4b37      	ldr	r3, [pc, #220]	; (800edb0 <Gimbal_Task+0x740>)
 800ecd2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ecd6:	eeb0 0a67 	vmov.f32	s0, s15
 800ecda:	f7fd fddb 	bl	800c894 <chassis_power_control>
 800ecde:	eef0 7a40 	vmov.f32	s15, s0
 800ece2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ece6:	ee17 3a90 	vmov	r3, s15
 800ecea:	b21a      	sxth	r2, r3
 800ecec:	4b30      	ldr	r3, [pc, #192]	; (800edb0 <Gimbal_Task+0x740>)
 800ecee:	855a      	strh	r2, [r3, #42]	; 0x2a
		 yaw_motor.given_current = - (int16_t) filter_calc(&yaw_motor.current_filter, yaw_motor.current_set);
		 pitch_motor.given_current = (int16_t) (filter_calc(&pitch_motor.current_filter, pitch_motor.current_set) + 6000.f * cosf(imu.eulerAngles.angle.pitch / 57.29577958f));
		 */

		/* Disable current filter */
		yaw_motor.given_current = -(int16_t) yaw_motor.current_set;
 800ecf0:	4b24      	ldr	r3, [pc, #144]	; (800ed84 <Gimbal_Task+0x714>)
 800ecf2:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800ecf6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ecfa:	ee17 3a90 	vmov	r3, s15
 800ecfe:	b21b      	sxth	r3, r3
 800ed00:	b29b      	uxth	r3, r3
 800ed02:	425b      	negs	r3, r3
 800ed04:	b29b      	uxth	r3, r3
 800ed06:	b21a      	sxth	r2, r3
 800ed08:	4b1e      	ldr	r3, [pc, #120]	; (800ed84 <Gimbal_Task+0x714>)
 800ed0a:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8
		pitch_motor.given_current = (int16_t) (pitch_motor.current_set
 800ed0e:	4b1f      	ldr	r3, [pc, #124]	; (800ed8c <Gimbal_Task+0x71c>)
 800ed10:	ed93 8a39 	vldr	s16, [r3, #228]	; 0xe4
				+ 6000.f * cosf(imu.eulerAngles.angle.pitch / 57.29577958f));
 800ed14:	4b31      	ldr	r3, [pc, #196]	; (800eddc <Gimbal_Task+0x76c>)
 800ed16:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ed1a:	eddf 6a31 	vldr	s13, [pc, #196]	; 800ede0 <Gimbal_Task+0x770>
 800ed1e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ed22:	eeb0 0a47 	vmov.f32	s0, s14
 800ed26:	f004 fba3 	bl	8013470 <cosf>
 800ed2a:	eef0 7a40 	vmov.f32	s15, s0
 800ed2e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800ede4 <Gimbal_Task+0x774>
 800ed32:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ed36:	ee78 7a27 	vadd.f32	s15, s16, s15
		pitch_motor.given_current = (int16_t) (pitch_motor.current_set
 800ed3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ed3e:	ee17 3a90 	vmov	r3, s15
 800ed42:	b21a      	sxth	r2, r3
 800ed44:	4b11      	ldr	r3, [pc, #68]	; (800ed8c <Gimbal_Task+0x71c>)
 800ed46:	f8a3 20e8 	strh.w	r2, [r3, #232]	; 0xe8

		CAN_cmd_gimbal(yaw_motor.given_current, pitch_motor.given_current,
 800ed4a:	4b0e      	ldr	r3, [pc, #56]	; (800ed84 <Gimbal_Task+0x714>)
 800ed4c:	f9b3 00e8 	ldrsh.w	r0, [r3, #232]	; 0xe8
 800ed50:	4b0e      	ldr	r3, [pc, #56]	; (800ed8c <Gimbal_Task+0x71c>)
 800ed52:	f9b3 10e8 	ldrsh.w	r1, [r3, #232]	; 0xe8
 800ed56:	4b13      	ldr	r3, [pc, #76]	; (800eda4 <Gimbal_Task+0x734>)
 800ed58:	f9b3 2074 	ldrsh.w	r2, [r3, #116]	; 0x74
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	f000 fc4d 	bl	800f5fc <CAN_cmd_gimbal>
				shoot_control.given_current, 0);

		CAN_cmd_chassis(chassis_motor.give_current, 0, 0, 0);
 800ed62:	4b13      	ldr	r3, [pc, #76]	; (800edb0 <Gimbal_Task+0x740>)
 800ed64:	f9b3 002a 	ldrsh.w	r0, [r3, #42]	; 0x2a
 800ed68:	2300      	movs	r3, #0
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	2100      	movs	r1, #0
 800ed6e:	f000 fc9f 	bl	800f6b0 <CAN_cmd_chassis>

		if (trigger_is_on) {
 800ed72:	4b1d      	ldr	r3, [pc, #116]	; (800ede8 <Gimbal_Task+0x778>)
 800ed74:	781b      	ldrb	r3, [r3, #0]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d03c      	beq.n	800edf4 <Gimbal_Task+0x784>
			trigger_target_pulse = 1200.f;
 800ed7a:	4b1c      	ldr	r3, [pc, #112]	; (800edec <Gimbal_Task+0x77c>)
 800ed7c:	4a1c      	ldr	r2, [pc, #112]	; (800edf0 <Gimbal_Task+0x780>)
 800ed7e:	601a      	str	r2, [r3, #0]
 800ed80:	e03b      	b.n	800edfa <Gimbal_Task+0x78a>
 800ed82:	bf00      	nop
 800ed84:	20005308 	.word	0x20005308
 800ed88:	20005184 	.word	0x20005184
 800ed8c:	200053f4 	.word	0x200053f4
 800ed90:	200055e4 	.word	0x200055e4
 800ed94:	454e4000 	.word	0x454e4000
 800ed98:	200053dc 	.word	0x200053dc
 800ed9c:	c1c80000 	.word	0xc1c80000
 800eda0:	44250000 	.word	0x44250000
 800eda4:	200051a0 	.word	0x200051a0
 800eda8:	20004b58 	.word	0x20004b58
 800edac:	2000012c 	.word	0x2000012c
 800edb0:	20005230 	.word	0x20005230
 800edb4:	3fd9999a 	.word	0x3fd9999a
 800edb8:	c0966666 	.word	0xc0966666
 800edbc:	bfd9999a 	.word	0xbfd9999a
 800edc0:	40966666 	.word	0x40966666
 800edc4:	20005310 	.word	0x20005310
 800edc8:	200053fc 	.word	0x200053fc
 800edcc:	20005360 	.word	0x20005360
 800edd0:	2000544c 	.word	0x2000544c
 800edd4:	200051b0 	.word	0x200051b0
 800edd8:	20005260 	.word	0x20005260
 800eddc:	20004ecc 	.word	0x20004ecc
 800ede0:	42652ee1 	.word	0x42652ee1
 800ede4:	45bb8000 	.word	0x45bb8000
 800ede8:	20004b50 	.word	0x20004b50
 800edec:	20000124 	.word	0x20000124
 800edf0:	44960000 	.word	0x44960000
		} else {
			trigger_target_pulse = 1000.f;
 800edf4:	4b38      	ldr	r3, [pc, #224]	; (800eed8 <Gimbal_Task+0x868>)
 800edf6:	4a39      	ldr	r2, [pc, #228]	; (800eedc <Gimbal_Task+0x86c>)
 800edf8:	601a      	str	r2, [r3, #0]
		}

		if (trigger_target_pulse - trigger_send_pulse > 0.15) {
 800edfa:	4b37      	ldr	r3, [pc, #220]	; (800eed8 <Gimbal_Task+0x868>)
 800edfc:	ed93 7a00 	vldr	s14, [r3]
 800ee00:	4b37      	ldr	r3, [pc, #220]	; (800eee0 <Gimbal_Task+0x870>)
 800ee02:	edd3 7a00 	vldr	s15, [r3]
 800ee06:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee0a:	ee17 0a90 	vmov	r0, s15
 800ee0e:	f7f1 fba3 	bl	8000558 <__aeabi_f2d>
 800ee12:	a32d      	add	r3, pc, #180	; (adr r3, 800eec8 <Gimbal_Task+0x858>)
 800ee14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee18:	f7f1 fe86 	bl	8000b28 <__aeabi_dcmpgt>
 800ee1c:	4603      	mov	r3, r0
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d013      	beq.n	800ee4a <Gimbal_Task+0x7da>
			trigger_send_pulse += 0.15;
 800ee22:	4b2f      	ldr	r3, [pc, #188]	; (800eee0 <Gimbal_Task+0x870>)
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	4618      	mov	r0, r3
 800ee28:	f7f1 fb96 	bl	8000558 <__aeabi_f2d>
 800ee2c:	a326      	add	r3, pc, #152	; (adr r3, 800eec8 <Gimbal_Task+0x858>)
 800ee2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee32:	f7f1 fa33 	bl	800029c <__adddf3>
 800ee36:	4602      	mov	r2, r0
 800ee38:	460b      	mov	r3, r1
 800ee3a:	4610      	mov	r0, r2
 800ee3c:	4619      	mov	r1, r3
 800ee3e:	f7f1 fea5 	bl	8000b8c <__aeabi_d2f>
 800ee42:	4603      	mov	r3, r0
 800ee44:	4a26      	ldr	r2, [pc, #152]	; (800eee0 <Gimbal_Task+0x870>)
 800ee46:	6013      	str	r3, [r2, #0]
 800ee48:	e02b      	b.n	800eea2 <Gimbal_Task+0x832>
		} else if (trigger_target_pulse - trigger_send_pulse < -0.15) {
 800ee4a:	4b23      	ldr	r3, [pc, #140]	; (800eed8 <Gimbal_Task+0x868>)
 800ee4c:	ed93 7a00 	vldr	s14, [r3]
 800ee50:	4b23      	ldr	r3, [pc, #140]	; (800eee0 <Gimbal_Task+0x870>)
 800ee52:	edd3 7a00 	vldr	s15, [r3]
 800ee56:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee5a:	ee17 0a90 	vmov	r0, s15
 800ee5e:	f7f1 fb7b 	bl	8000558 <__aeabi_f2d>
 800ee62:	a31b      	add	r3, pc, #108	; (adr r3, 800eed0 <Gimbal_Task+0x860>)
 800ee64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee68:	f7f1 fe40 	bl	8000aec <__aeabi_dcmplt>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d013      	beq.n	800ee9a <Gimbal_Task+0x82a>
			trigger_send_pulse -= 0.15;
 800ee72:	4b1b      	ldr	r3, [pc, #108]	; (800eee0 <Gimbal_Task+0x870>)
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	4618      	mov	r0, r3
 800ee78:	f7f1 fb6e 	bl	8000558 <__aeabi_f2d>
 800ee7c:	a312      	add	r3, pc, #72	; (adr r3, 800eec8 <Gimbal_Task+0x858>)
 800ee7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee82:	f7f1 fa09 	bl	8000298 <__aeabi_dsub>
 800ee86:	4602      	mov	r2, r0
 800ee88:	460b      	mov	r3, r1
 800ee8a:	4610      	mov	r0, r2
 800ee8c:	4619      	mov	r1, r3
 800ee8e:	f7f1 fe7d 	bl	8000b8c <__aeabi_d2f>
 800ee92:	4603      	mov	r3, r0
 800ee94:	4a12      	ldr	r2, [pc, #72]	; (800eee0 <Gimbal_Task+0x870>)
 800ee96:	6013      	str	r3, [r2, #0]
 800ee98:	e003      	b.n	800eea2 <Gimbal_Task+0x832>
		} else {
			trigger_send_pulse = trigger_target_pulse;
 800ee9a:	4b0f      	ldr	r3, [pc, #60]	; (800eed8 <Gimbal_Task+0x868>)
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	4a10      	ldr	r2, [pc, #64]	; (800eee0 <Gimbal_Task+0x870>)
 800eea0:	6013      	str	r3, [r2, #0]
		}

		trigger_set_pulse((uint16_t) trigger_send_pulse);
 800eea2:	4b0f      	ldr	r3, [pc, #60]	; (800eee0 <Gimbal_Task+0x870>)
 800eea4:	edd3 7a00 	vldr	s15, [r3]
 800eea8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eeac:	ee17 3a90 	vmov	r3, s15
 800eeb0:	b29b      	uxth	r3, r3
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f001 f918 	bl	80100e8 <trigger_set_pulse>

		/* Wait for the next cycle */
		vTaskDelayUntil(&xLastWakeTime, 1);
 800eeb8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800eebc:	2101      	movs	r1, #1
 800eebe:	4618      	mov	r0, r3
 800eec0:	f7fb fdd2 	bl	800aa68 <vTaskDelayUntil>
	while (1) {
 800eec4:	e481      	b.n	800e7ca <Gimbal_Task+0x15a>
 800eec6:	bf00      	nop
 800eec8:	33333333 	.word	0x33333333
 800eecc:	3fc33333 	.word	0x3fc33333
 800eed0:	33333333 	.word	0x33333333
 800eed4:	bfc33333 	.word	0xbfc33333
 800eed8:	20000124 	.word	0x20000124
 800eedc:	447a0000 	.word	0x447a0000
 800eee0:	20000128 	.word	0x20000128

0800eee4 <usb_cdc_unpackage>:
	}
}

void usb_cdc_unpackage(uint8_t *Buf, uint32_t *Len) {
 800eee4:	b590      	push	{r4, r7, lr}
 800eee6:	b083      	sub	sp, #12
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
 800eeec:	6039      	str	r1, [r7, #0]
	if (*Len < 15) {
 800eeee:	683b      	ldr	r3, [r7, #0]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	2b0e      	cmp	r3, #14
 800eef4:	d944      	bls.n	800ef80 <usb_cdc_unpackage+0x9c>
		return;
	}
	if (Buf[0] != 0xF6) {
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	781b      	ldrb	r3, [r3, #0]
 800eefa:	2bf6      	cmp	r3, #246	; 0xf6
 800eefc:	d142      	bne.n	800ef84 <usb_cdc_unpackage+0xa0>
		return;
	}
	memcpy(&vision_control.vision_rx, Buf, sizeof(vision_rx_t));
 800eefe:	4b23      	ldr	r3, [pc, #140]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef00:	687a      	ldr	r2, [r7, #4]
 800ef02:	4614      	mov	r4, r2
 800ef04:	6820      	ldr	r0, [r4, #0]
 800ef06:	6861      	ldr	r1, [r4, #4]
 800ef08:	68a2      	ldr	r2, [r4, #8]
 800ef0a:	c307      	stmia	r3!, {r0, r1, r2}
 800ef0c:	89a2      	ldrh	r2, [r4, #12]
 800ef0e:	7ba1      	ldrb	r1, [r4, #14]
 800ef10:	801a      	strh	r2, [r3, #0]
 800ef12:	460a      	mov	r2, r1
 800ef14:	709a      	strb	r2, [r3, #2]
	if(vision_control.vision_rx.found_target){
 800ef16:	4b1d      	ldr	r3, [pc, #116]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef18:	789b      	ldrb	r3, [r3, #2]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d026      	beq.n	800ef6c <usb_cdc_unpackage+0x88>
		get_history_eular_angle(vision_control.vision_rx.latency,
 800ef1e:	4b1b      	ldr	r3, [pc, #108]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef20:	785b      	ldrb	r3, [r3, #1]
 800ef22:	4a1b      	ldr	r2, [pc, #108]	; (800ef90 <usb_cdc_unpackage+0xac>)
 800ef24:	491b      	ldr	r1, [pc, #108]	; (800ef94 <usb_cdc_unpackage+0xb0>)
 800ef26:	4618      	mov	r0, r3
 800ef28:	f000 f846 	bl	800efb8 <get_history_eular_angle>
				&vision_control.absolute_yaw, &vision_control.absolute_pitch);
		vision_control.absolute_yaw += vision_control.vision_rx.yaw;
 800ef2c:	4b17      	ldr	r3, [pc, #92]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef2e:	edd3 7a04 	vldr	s15, [r3, #16]
 800ef32:	4b16      	ldr	r3, [pc, #88]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef34:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800ef38:	ee07 3a10 	vmov	s14, r3
 800ef3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef40:	4b12      	ldr	r3, [pc, #72]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef42:	edc3 7a04 	vstr	s15, [r3, #16]
		vision_control.absolute_pitch += vision_control.vision_rx.pitch;
 800ef46:	4b11      	ldr	r3, [pc, #68]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef48:	edd3 7a05 	vldr	s15, [r3, #20]
 800ef4c:	4b0f      	ldr	r3, [pc, #60]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef4e:	f8d3 3007 	ldr.w	r3, [r3, #7]
 800ef52:	ee07 3a10 	vmov	s14, r3
 800ef56:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef5a:	4b0c      	ldr	r3, [pc, #48]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef5c:	edc3 7a05 	vstr	s15, [r3, #20]
		deg_limit(&vision_control.absolute_yaw);
 800ef60:	480c      	ldr	r0, [pc, #48]	; (800ef94 <usb_cdc_unpackage+0xb0>)
 800ef62:	f7ff fb49 	bl	800e5f8 <deg_limit>
		deg_limit(&vision_control.absolute_pitch);
 800ef66:	480a      	ldr	r0, [pc, #40]	; (800ef90 <usb_cdc_unpackage+0xac>)
 800ef68:	f7ff fb46 	bl	800e5f8 <deg_limit>
	}
	vision_control.data_ready_flag = vision_control.vision_rx.found_target?1:2;
 800ef6c:	4b07      	ldr	r3, [pc, #28]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef6e:	789b      	ldrb	r3, [r3, #2]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d001      	beq.n	800ef78 <usb_cdc_unpackage+0x94>
 800ef74:	2201      	movs	r2, #1
 800ef76:	e000      	b.n	800ef7a <usb_cdc_unpackage+0x96>
 800ef78:	2202      	movs	r2, #2
 800ef7a:	4b04      	ldr	r3, [pc, #16]	; (800ef8c <usb_cdc_unpackage+0xa8>)
 800ef7c:	761a      	strb	r2, [r3, #24]
 800ef7e:	e002      	b.n	800ef86 <usb_cdc_unpackage+0xa2>
		return;
 800ef80:	bf00      	nop
 800ef82:	e000      	b.n	800ef86 <usb_cdc_unpackage+0xa2>
		return;
 800ef84:	bf00      	nop
}
 800ef86:	370c      	adds	r7, #12
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bd90      	pop	{r4, r7, pc}
 800ef8c:	20005184 	.word	0x20005184
 800ef90:	20005198 	.word	0x20005198
 800ef94:	20005194 	.word	0x20005194

0800ef98 <LCD_Task>:


//int8_t plot_buf[240];
//int8_t plot2_buf[240];

void LCD_Task(void const *argument) {
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b084      	sub	sp, #16
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	6078      	str	r0, [r7, #4]

	 vTaskDelay(10000);
	 */

	// Initialise the xLastWakeTime variable with the current time.
	TickType_t xLastWakeTime = xTaskGetTickCount();
 800efa0:	f7fb ff28 	bl	800adf4 <xTaskGetTickCount>
 800efa4:	4603      	mov	r3, r0
 800efa6:	60fb      	str	r3, [r7, #12]
		 if (++j >= 240) j = 0;
		 }
		 */

		/* Wait for the next cycle */
		vTaskDelayUntil(&xLastWakeTime, 45);
 800efa8:	f107 030c 	add.w	r3, r7, #12
 800efac:	212d      	movs	r1, #45	; 0x2d
 800efae:	4618      	mov	r0, r3
 800efb0:	f7fb fd5a 	bl	800aa68 <vTaskDelayUntil>
 800efb4:	e7f8      	b.n	800efa8 <LCD_Task+0x10>
	...

0800efb8 <get_history_eular_angle>:
#define HISTORY_SIZE 100
static eular_angle_t history_angle_queue[HISTORY_SIZE];
static uint8_t current_index = 0;
static int8_t available_length = -1;

int8_t get_history_eular_angle(uint8_t latency, float *yaw, float *pitch) {
 800efb8:	b480      	push	{r7}
 800efba:	b087      	sub	sp, #28
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	4603      	mov	r3, r0
 800efc0:	60b9      	str	r1, [r7, #8]
 800efc2:	607a      	str	r2, [r7, #4]
 800efc4:	73fb      	strb	r3, [r7, #15]
	if(latency > available_length){
 800efc6:	7bfb      	ldrb	r3, [r7, #15]
 800efc8:	4a20      	ldr	r2, [pc, #128]	; (800f04c <get_history_eular_angle+0x94>)
 800efca:	f992 2000 	ldrsb.w	r2, [r2]
 800efce:	4293      	cmp	r3, r2
 800efd0:	dd13      	ble.n	800effa <get_history_eular_angle+0x42>
		*yaw = history_angle_queue[current_index].yaw;
 800efd2:	4b1f      	ldr	r3, [pc, #124]	; (800f050 <get_history_eular_angle+0x98>)
 800efd4:	781b      	ldrb	r3, [r3, #0]
 800efd6:	4a1f      	ldr	r2, [pc, #124]	; (800f054 <get_history_eular_angle+0x9c>)
 800efd8:	00db      	lsls	r3, r3, #3
 800efda:	4413      	add	r3, r2
 800efdc:	681a      	ldr	r2, [r3, #0]
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	601a      	str	r2, [r3, #0]
		*pitch = history_angle_queue[current_index].pitch;
 800efe2:	4b1b      	ldr	r3, [pc, #108]	; (800f050 <get_history_eular_angle+0x98>)
 800efe4:	781b      	ldrb	r3, [r3, #0]
 800efe6:	4a1b      	ldr	r2, [pc, #108]	; (800f054 <get_history_eular_angle+0x9c>)
 800efe8:	00db      	lsls	r3, r3, #3
 800efea:	4413      	add	r3, r2
 800efec:	3304      	adds	r3, #4
 800efee:	681a      	ldr	r2, [r3, #0]
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	601a      	str	r2, [r3, #0]
		return -1;
 800eff4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eff8:	e021      	b.n	800f03e <get_history_eular_angle+0x86>
	}
	uint8_t tmp_index;
	if(latency > current_index){
 800effa:	4b15      	ldr	r3, [pc, #84]	; (800f050 <get_history_eular_angle+0x98>)
 800effc:	781b      	ldrb	r3, [r3, #0]
 800effe:	7bfa      	ldrb	r2, [r7, #15]
 800f000:	429a      	cmp	r2, r3
 800f002:	d907      	bls.n	800f014 <get_history_eular_angle+0x5c>
		tmp_index = current_index + (HISTORY_SIZE - latency);
 800f004:	4b12      	ldr	r3, [pc, #72]	; (800f050 <get_history_eular_angle+0x98>)
 800f006:	781a      	ldrb	r2, [r3, #0]
 800f008:	7bfb      	ldrb	r3, [r7, #15]
 800f00a:	1ad3      	subs	r3, r2, r3
 800f00c:	b2db      	uxtb	r3, r3
 800f00e:	3364      	adds	r3, #100	; 0x64
 800f010:	75fb      	strb	r3, [r7, #23]
 800f012:	e004      	b.n	800f01e <get_history_eular_angle+0x66>
	} else{
		tmp_index = current_index - latency;
 800f014:	4b0e      	ldr	r3, [pc, #56]	; (800f050 <get_history_eular_angle+0x98>)
 800f016:	781a      	ldrb	r2, [r3, #0]
 800f018:	7bfb      	ldrb	r3, [r7, #15]
 800f01a:	1ad3      	subs	r3, r2, r3
 800f01c:	75fb      	strb	r3, [r7, #23]
	}
	*yaw = history_angle_queue[tmp_index].yaw;
 800f01e:	7dfb      	ldrb	r3, [r7, #23]
 800f020:	4a0c      	ldr	r2, [pc, #48]	; (800f054 <get_history_eular_angle+0x9c>)
 800f022:	00db      	lsls	r3, r3, #3
 800f024:	4413      	add	r3, r2
 800f026:	681a      	ldr	r2, [r3, #0]
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	601a      	str	r2, [r3, #0]
	*pitch = history_angle_queue[tmp_index].pitch;
 800f02c:	7dfb      	ldrb	r3, [r7, #23]
 800f02e:	4a09      	ldr	r2, [pc, #36]	; (800f054 <get_history_eular_angle+0x9c>)
 800f030:	00db      	lsls	r3, r3, #3
 800f032:	4413      	add	r3, r2
 800f034:	3304      	adds	r3, #4
 800f036:	681a      	ldr	r2, [r3, #0]
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	601a      	str	r2, [r3, #0]
	return 0;
 800f03c:	2300      	movs	r3, #0
}
 800f03e:	4618      	mov	r0, r3
 800f040:	371c      	adds	r7, #28
 800f042:	46bd      	mov	sp, r7
 800f044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f048:	4770      	bx	lr
 800f04a:	bf00      	nop
 800f04c:	2000012d 	.word	0x2000012d
 800f050:	20004e80 	.word	0x20004e80
 800f054:	20004b60 	.word	0x20004b60

0800f058 <update_history_eular_angle>:

static void update_history_eular_angle(float yaw, float pitch){
 800f058:	b480      	push	{r7}
 800f05a:	b083      	sub	sp, #12
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	ed87 0a01 	vstr	s0, [r7, #4]
 800f062:	edc7 0a00 	vstr	s1, [r7]
	if(++current_index >= HISTORY_SIZE){
 800f066:	4b18      	ldr	r3, [pc, #96]	; (800f0c8 <update_history_eular_angle+0x70>)
 800f068:	781b      	ldrb	r3, [r3, #0]
 800f06a:	3301      	adds	r3, #1
 800f06c:	b2da      	uxtb	r2, r3
 800f06e:	4b16      	ldr	r3, [pc, #88]	; (800f0c8 <update_history_eular_angle+0x70>)
 800f070:	701a      	strb	r2, [r3, #0]
 800f072:	4b15      	ldr	r3, [pc, #84]	; (800f0c8 <update_history_eular_angle+0x70>)
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	2b63      	cmp	r3, #99	; 0x63
 800f078:	d902      	bls.n	800f080 <update_history_eular_angle+0x28>
		current_index = 0;
 800f07a:	4b13      	ldr	r3, [pc, #76]	; (800f0c8 <update_history_eular_angle+0x70>)
 800f07c:	2200      	movs	r2, #0
 800f07e:	701a      	strb	r2, [r3, #0]
	}
	history_angle_queue[current_index].yaw = yaw;
 800f080:	4b11      	ldr	r3, [pc, #68]	; (800f0c8 <update_history_eular_angle+0x70>)
 800f082:	781b      	ldrb	r3, [r3, #0]
 800f084:	4a11      	ldr	r2, [pc, #68]	; (800f0cc <update_history_eular_angle+0x74>)
 800f086:	00db      	lsls	r3, r3, #3
 800f088:	4413      	add	r3, r2
 800f08a:	687a      	ldr	r2, [r7, #4]
 800f08c:	601a      	str	r2, [r3, #0]
	history_angle_queue[current_index].pitch = pitch;
 800f08e:	4b0e      	ldr	r3, [pc, #56]	; (800f0c8 <update_history_eular_angle+0x70>)
 800f090:	781b      	ldrb	r3, [r3, #0]
 800f092:	4a0e      	ldr	r2, [pc, #56]	; (800f0cc <update_history_eular_angle+0x74>)
 800f094:	00db      	lsls	r3, r3, #3
 800f096:	4413      	add	r3, r2
 800f098:	3304      	adds	r3, #4
 800f09a:	683a      	ldr	r2, [r7, #0]
 800f09c:	601a      	str	r2, [r3, #0]
	if(available_length < HISTORY_SIZE - 1){
 800f09e:	4b0c      	ldr	r3, [pc, #48]	; (800f0d0 <update_history_eular_angle+0x78>)
 800f0a0:	f993 3000 	ldrsb.w	r3, [r3]
 800f0a4:	2b62      	cmp	r3, #98	; 0x62
 800f0a6:	dc08      	bgt.n	800f0ba <update_history_eular_angle+0x62>
		++available_length;
 800f0a8:	4b09      	ldr	r3, [pc, #36]	; (800f0d0 <update_history_eular_angle+0x78>)
 800f0aa:	f993 3000 	ldrsb.w	r3, [r3]
 800f0ae:	b2db      	uxtb	r3, r3
 800f0b0:	3301      	adds	r3, #1
 800f0b2:	b2db      	uxtb	r3, r3
 800f0b4:	b25a      	sxtb	r2, r3
 800f0b6:	4b06      	ldr	r3, [pc, #24]	; (800f0d0 <update_history_eular_angle+0x78>)
 800f0b8:	701a      	strb	r2, [r3, #0]
	}
}
 800f0ba:	bf00      	nop
 800f0bc:	370c      	adds	r7, #12
 800f0be:	46bd      	mov	sp, r7
 800f0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c4:	4770      	bx	lr
 800f0c6:	bf00      	nop
 800f0c8:	20004e80 	.word	0x20004e80
 800f0cc:	20004b60 	.word	0x20004b60
 800f0d0:	2000012d 	.word	0x2000012d

0800f0d4 <INS_Task>:

void INS_Task(void const *argument) {
 800f0d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800f0d8:	b0a4      	sub	sp, #144	; 0x90
 800f0da:	af00      	add	r7, sp, #0
 800f0dc:	6078      	str	r0, [r7, #4]

	FusionAhrs fusionAhrs;

	/* Initialise AHRS algorithm */
	FusionAhrsInitialise(&fusionAhrs, 0.5f);
 800f0de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f0e2:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f7fd fc8e 	bl	800ca08 <FusionAhrsInitialise>

	/* Get Handle for IMU Task */
	INSHandle = xTaskGetCurrentTaskHandle();
 800f0ec:	f7fc f9d2 	bl	800b494 <xTaskGetCurrentTaskHandle>
 800f0f0:	4603      	mov	r3, r0
 800f0f2:	4aa3      	ldr	r2, [pc, #652]	; (800f380 <INS_Task+0x2ac>)
 800f0f4:	6013      	str	r3, [r2, #0]

	while (1) {

		/* Waiting notify from SPI DMA Complete Interrupt */
		while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS) {
 800f0f6:	bf00      	nop
 800f0f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f0fc:	2001      	movs	r0, #1
 800f0fe:	f7fc fa65 	bl	800b5cc <ulTaskNotifyTake>
 800f102:	4603      	mov	r3, r0
 800f104:	2b01      	cmp	r3, #1
 800f106:	d1f7      	bne.n	800f0f8 <INS_Task+0x24>
		};

		mpu6500_cnt++;
 800f108:	4b9e      	ldr	r3, [pc, #632]	; (800f384 <INS_Task+0x2b0>)
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	3301      	adds	r3, #1
 800f10e:	4a9d      	ldr	r2, [pc, #628]	; (800f384 <INS_Task+0x2b0>)
 800f110:	6013      	str	r3, [r2, #0]

		/* Unpackage the buffer read form SPI DMA */
		imu_buff_handler(mpu_ist_dma_rx_buff + 1, mpu_ist_dma_rx_buff + 15);
 800f112:	4b9d      	ldr	r3, [pc, #628]	; (800f388 <INS_Task+0x2b4>)
 800f114:	4a9d      	ldr	r2, [pc, #628]	; (800f38c <INS_Task+0x2b8>)
 800f116:	4611      	mov	r1, r2
 800f118:	4618      	mov	r0, r3
 800f11a:	f000 fd21 	bl	800fb60 <imu_buff_handler>

		/* Update AHRS quaternions */
		FusionAhrsUpdateWithoutMagnetometer(&fusionAhrs, imu.gyro, imu.accel,
 800f11e:	4b9c      	ldr	r3, [pc, #624]	; (800f390 <INS_Task+0x2bc>)
 800f120:	ed93 5a03 	vldr	s10, [r3, #12]
 800f124:	edd3 5a04 	vldr	s11, [r3, #16]
 800f128:	ed93 6a05 	vldr	s12, [r3, #20]
 800f12c:	4b98      	ldr	r3, [pc, #608]	; (800f390 <INS_Task+0x2bc>)
 800f12e:	edd3 6a00 	vldr	s13, [r3]
 800f132:	ed93 7a01 	vldr	s14, [r3, #4]
 800f136:	edd3 7a02 	vldr	s15, [r3, #8]
 800f13a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f13e:	ed9f 3a95 	vldr	s6, [pc, #596]	; 800f394 <INS_Task+0x2c0>
 800f142:	eef0 1a45 	vmov.f32	s3, s10
 800f146:	eeb0 2a65 	vmov.f32	s4, s11
 800f14a:	eef0 2a46 	vmov.f32	s5, s12
 800f14e:	eeb0 0a66 	vmov.f32	s0, s13
 800f152:	eef0 0a47 	vmov.f32	s1, s14
 800f156:	eeb0 1a67 	vmov.f32	s2, s15
 800f15a:	4618      	mov	r0, r3
 800f15c:	f7fe fd1a 	bl	800db94 <FusionAhrsUpdateWithoutMagnetometer>
				0.001f);

		/* Get eualr angles from quaternions */
		imu.eulerAngles = FusionQuaternionToEulerAngles(
 800f160:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800f164:	4618      	mov	r0, r3
 800f166:	f7fe fd7f 	bl	800dc68 <FusionAhrsGetQuaternion>
 800f16a:	eeb0 6a40 	vmov.f32	s12, s0
 800f16e:	eef0 6a60 	vmov.f32	s13, s1
 800f172:	eeb0 7a41 	vmov.f32	s14, s2
 800f176:	eef0 7a61 	vmov.f32	s15, s3
 800f17a:	ed87 6a19 	vstr	s12, [r7, #100]	; 0x64
 800f17e:	edc7 6a1a 	vstr	s13, [r7, #104]	; 0x68
 800f182:	ed87 7a1b 	vstr	s14, [r7, #108]	; 0x6c
 800f186:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
 800f18a:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800f18e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800f192:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800f194:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 * @param quaternion Quaternion to be converted.
 * @return Euler angles in degrees.
 */
static inline __attribute__((always_inline)) FusionEulerAngles FusionQuaternionToEulerAngles(const FusionQuaternion quaternion) {
#define Q quaternion.element // define shorthand label for more readable code
    const float qwqwMinusHalf = Q.w * Q.w - 0.5f; // calculate common terms to avoid repeated operations
 800f198:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800f19c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f1a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1a4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f1a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f1ac:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    FusionEulerAngles eulerAngles;
    eulerAngles.angle.pitch = FusionRadiansToDegrees(atan2f(Q.y * Q.z - Q.w * Q.x, qwqwMinusHalf + Q.z * Q.z));
 800f1b0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800f1b4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f1b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f1bc:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800f1c0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800f1c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f1c8:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f1cc:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800f1d0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f1d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f1d8:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800f1dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f1e0:	eef0 0a67 	vmov.f32	s1, s15
 800f1e4:	eeb0 0a66 	vmov.f32	s0, s13
 800f1e8:	f004 fa46 	bl	8013678 <atan2f>
 800f1ec:	eef0 7a40 	vmov.f32	s15, s0
 800f1f0:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
    return radians * (180.0f / (float) M_PI);
 800f1f4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800f1f8:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800f398 <INS_Task+0x2c4>
 800f1fc:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.pitch = FusionRadiansToDegrees(atan2f(Q.y * Q.z - Q.w * Q.x, qwqwMinusHalf + Q.z * Q.z));
 800f200:	edc7 7a03 	vstr	s15, [r7, #12]
    eulerAngles.angle.roll = FusionRadiansToDegrees(-1.0f * asinf(2.0f * (Q.x * Q.z + Q.w * Q.y)));
 800f204:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f208:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f20c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f210:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800f214:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f21c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f220:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f224:	eeb0 0a67 	vmov.f32	s0, s15
 800f228:	f004 f9f4 	bl	8013614 <asinf>
 800f22c:	eef0 7a40 	vmov.f32	s15, s0
 800f230:	eef1 7a67 	vneg.f32	s15, s15
 800f234:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
    return radians * (180.0f / (float) M_PI);
 800f238:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800f23c:	ed9f 7a56 	vldr	s14, [pc, #344]	; 800f398 <INS_Task+0x2c4>
 800f240:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.roll = FusionRadiansToDegrees(-1.0f * asinf(2.0f * (Q.x * Q.z + Q.w * Q.y)));
 800f244:	edc7 7a04 	vstr	s15, [r7, #16]
    eulerAngles.angle.yaw = FusionRadiansToDegrees(atan2f(Q.x * Q.y - Q.w * Q.z, qwqwMinusHalf + Q.x * Q.x));
 800f248:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f24c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f250:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f254:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800f258:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800f25c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f260:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f264:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f268:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800f26c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f270:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800f274:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f278:	eef0 0a67 	vmov.f32	s1, s15
 800f27c:	eeb0 0a66 	vmov.f32	s0, s13
 800f280:	f004 f9fa 	bl	8013678 <atan2f>
 800f284:	eef0 7a40 	vmov.f32	s15, s0
 800f288:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    return radians * (180.0f / (float) M_PI);
 800f28c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800f290:	ed9f 7a41 	vldr	s14, [pc, #260]	; 800f398 <INS_Task+0x2c4>
 800f294:	ee67 7a87 	vmul.f32	s15, s15, s14
    eulerAngles.angle.yaw = FusionRadiansToDegrees(atan2f(Q.x * Q.y - Q.w * Q.z, qwqwMinusHalf + Q.x * Q.x));
 800f298:	edc7 7a05 	vstr	s15, [r7, #20]
    return eulerAngles;
 800f29c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800f2a0:	f107 020c 	add.w	r2, r7, #12
 800f2a4:	ca07      	ldmia	r2, {r0, r1, r2}
 800f2a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f2aa:	f107 0318 	add.w	r3, r7, #24
 800f2ae:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800f2b2:	ca07      	ldmia	r2, {r0, r1, r2}
 800f2b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800f2b8:	4b35      	ldr	r3, [pc, #212]	; (800f390 <INS_Task+0x2bc>)
 800f2ba:	3324      	adds	r3, #36	; 0x24
 800f2bc:	f107 0218 	add.w	r2, r7, #24
 800f2c0:	ca07      	ldmia	r2, {r0, r1, r2}
 800f2c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				FusionAhrsGetQuaternion(&fusionAhrs));

		/* Record history eualr angles for vision */
		update_history_eular_angle(imu.eulerAngles.angle.yaw, imu.eulerAngles.angle.pitch);
 800f2c6:	4b32      	ldr	r3, [pc, #200]	; (800f390 <INS_Task+0x2bc>)
 800f2c8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800f2cc:	4b30      	ldr	r3, [pc, #192]	; (800f390 <INS_Task+0x2bc>)
 800f2ce:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800f2d2:	eef0 0a47 	vmov.f32	s1, s14
 800f2d6:	eeb0 0a67 	vmov.f32	s0, s15
 800f2da:	f7ff febd 	bl	800f058 <update_history_eular_angle>

		/* Get angle speed for gimbal from gyro_z and gyro_y */
		imu.gimbal_yaw_gyro = cos(imu.eulerAngles.angle.pitch / 57.29577958f)
 800f2de:	4b2c      	ldr	r3, [pc, #176]	; (800f390 <INS_Task+0x2bc>)
 800f2e0:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f2e4:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800f39c <INS_Task+0x2c8>
 800f2e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800f2ec:	ee16 0a90 	vmov	r0, s13
 800f2f0:	f7f1 f932 	bl	8000558 <__aeabi_f2d>
 800f2f4:	4602      	mov	r2, r0
 800f2f6:	460b      	mov	r3, r1
 800f2f8:	ec43 2b10 	vmov	d0, r2, r3
 800f2fc:	f004 f814 	bl	8013328 <cos>
 800f300:	ec55 4b10 	vmov	r4, r5, d0
				* imu.gyro.axis.z
 800f304:	4b22      	ldr	r3, [pc, #136]	; (800f390 <INS_Task+0x2bc>)
 800f306:	689b      	ldr	r3, [r3, #8]
 800f308:	4618      	mov	r0, r3
 800f30a:	f7f1 f925 	bl	8000558 <__aeabi_f2d>
 800f30e:	4602      	mov	r2, r0
 800f310:	460b      	mov	r3, r1
 800f312:	4620      	mov	r0, r4
 800f314:	4629      	mov	r1, r5
 800f316:	f7f1 f977 	bl	8000608 <__aeabi_dmul>
 800f31a:	4602      	mov	r2, r0
 800f31c:	460b      	mov	r3, r1
 800f31e:	4614      	mov	r4, r2
 800f320:	461d      	mov	r5, r3
				+ sin(imu.eulerAngles.angle.pitch / 57.29577958f)
 800f322:	4b1b      	ldr	r3, [pc, #108]	; (800f390 <INS_Task+0x2bc>)
 800f324:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f328:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800f39c <INS_Task+0x2c8>
 800f32c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800f330:	ee16 0a90 	vmov	r0, s13
 800f334:	f7f1 f910 	bl	8000558 <__aeabi_f2d>
 800f338:	4602      	mov	r2, r0
 800f33a:	460b      	mov	r3, r1
 800f33c:	ec43 2b10 	vmov	d0, r2, r3
 800f340:	f004 f842 	bl	80133c8 <sin>
 800f344:	ec59 8b10 	vmov	r8, r9, d0
						* imu.gyro.axis.y;
 800f348:	4b11      	ldr	r3, [pc, #68]	; (800f390 <INS_Task+0x2bc>)
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	4618      	mov	r0, r3
 800f34e:	f7f1 f903 	bl	8000558 <__aeabi_f2d>
 800f352:	4602      	mov	r2, r0
 800f354:	460b      	mov	r3, r1
 800f356:	4640      	mov	r0, r8
 800f358:	4649      	mov	r1, r9
 800f35a:	f7f1 f955 	bl	8000608 <__aeabi_dmul>
 800f35e:	4602      	mov	r2, r0
 800f360:	460b      	mov	r3, r1
				+ sin(imu.eulerAngles.angle.pitch / 57.29577958f)
 800f362:	4620      	mov	r0, r4
 800f364:	4629      	mov	r1, r5
 800f366:	f7f0 ff99 	bl	800029c <__adddf3>
 800f36a:	4602      	mov	r2, r0
 800f36c:	460b      	mov	r3, r1
 800f36e:	4610      	mov	r0, r2
 800f370:	4619      	mov	r1, r3
 800f372:	f7f1 fc0b 	bl	8000b8c <__aeabi_d2f>
 800f376:	4603      	mov	r3, r0
		imu.gimbal_yaw_gyro = cos(imu.eulerAngles.angle.pitch / 57.29577958f)
 800f378:	4a05      	ldr	r2, [pc, #20]	; (800f390 <INS_Task+0x2bc>)
 800f37a:	6193      	str	r3, [r2, #24]
		while (ulTaskNotifyTake(pdTRUE, portMAX_DELAY) != pdPASS) {
 800f37c:	e6bb      	b.n	800f0f6 <INS_Task+0x22>
 800f37e:	bf00      	nop
 800f380:	200054e0 	.word	0x200054e0
 800f384:	20004b5c 	.word	0x20004b5c
 800f388:	20005595 	.word	0x20005595
 800f38c:	200055a3 	.word	0x200055a3
 800f390:	20004ecc 	.word	0x20004ecc
 800f394:	3a83126f 	.word	0x3a83126f
 800f398:	42652ee0 	.word	0x42652ee0
 800f39c:	42652ee1 	.word	0x42652ee1

0800f3a0 <Wake_up_IMU_Task>:
		//}
	}

}

void Wake_up_IMU_Task() {
 800f3a0:	b580      	push	{r7, lr}
 800f3a2:	af00      	add	r7, sp, #0
	/* Wake up IMU_Task */
	if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800f3a4:	f7fc f886 	bl	800b4b4 <xTaskGetSchedulerState>
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	2b01      	cmp	r3, #1
 800f3ac:	d016      	beq.n	800f3dc <Wake_up_IMU_Task+0x3c>
		return;
	if (INSHandle == NULL)
 800f3ae:	4b0d      	ldr	r3, [pc, #52]	; (800f3e4 <Wake_up_IMU_Task+0x44>)
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d014      	beq.n	800f3e0 <Wake_up_IMU_Task+0x40>
		return;

	static BaseType_t xHigherPriorityTaskWoken;
	vTaskNotifyGiveFromISR(INSHandle, &xHigherPriorityTaskWoken);
 800f3b6:	4b0b      	ldr	r3, [pc, #44]	; (800f3e4 <Wake_up_IMU_Task+0x44>)
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	490b      	ldr	r1, [pc, #44]	; (800f3e8 <Wake_up_IMU_Task+0x48>)
 800f3bc:	4618      	mov	r0, r3
 800f3be:	f7fc f94d 	bl	800b65c <vTaskNotifyGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800f3c2:	4b09      	ldr	r3, [pc, #36]	; (800f3e8 <Wake_up_IMU_Task+0x48>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d00b      	beq.n	800f3e2 <Wake_up_IMU_Task+0x42>
 800f3ca:	4b08      	ldr	r3, [pc, #32]	; (800f3ec <Wake_up_IMU_Task+0x4c>)
 800f3cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f3d0:	601a      	str	r2, [r3, #0]
 800f3d2:	f3bf 8f4f 	dsb	sy
 800f3d6:	f3bf 8f6f 	isb	sy
 800f3da:	e002      	b.n	800f3e2 <Wake_up_IMU_Task+0x42>
		return;
 800f3dc:	bf00      	nop
 800f3de:	e000      	b.n	800f3e2 <Wake_up_IMU_Task+0x42>
		return;
 800f3e0:	bf00      	nop
}
 800f3e2:	bd80      	pop	{r7, pc}
 800f3e4:	200054e0 	.word	0x200054e0
 800f3e8:	20004e84 	.word	0x20004e84
 800f3ec:	e000ed04 	.word	0xe000ed04

0800f3f0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief          halCAN,
  * @param[in]      hcan:CAN
  * @retval         none
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b08c      	sub	sp, #48	; 0x30
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rx_header;
    uint8_t rx_data[8];

    HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data);
 800f3f8:	f107 030c 	add.w	r3, r7, #12
 800f3fc:	f107 0214 	add.w	r2, r7, #20
 800f400:	2100      	movs	r1, #0
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f7f2 f8ef 	bl	80015e6 <HAL_CAN_GetRxMessage>

    switch (rx_header.StdId)
 800f408:	697b      	ldr	r3, [r7, #20]
 800f40a:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 800f40e:	2b06      	cmp	r3, #6
 800f410:	f200 80ea 	bhi.w	800f5e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>
        case CAN_PIT_MOTOR_ID:
        case CAN_TRIGGER_MOTOR_ID:
        {
            static uint8_t i = 0;
            //get motor id
            i = rx_header.StdId - CAN_3508_M1_ID;
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	b2db      	uxtb	r3, r3
 800f418:	3b01      	subs	r3, #1
 800f41a:	b2da      	uxtb	r2, r3
 800f41c:	4b75      	ldr	r3, [pc, #468]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f41e:	701a      	strb	r2, [r3, #0]
            get_motor_measure(&motor_measure[i], rx_data);
 800f420:	4b74      	ldr	r3, [pc, #464]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f422:	781b      	ldrb	r3, [r3, #0]
 800f424:	4619      	mov	r1, r3
 800f426:	4a74      	ldr	r2, [pc, #464]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f428:	460b      	mov	r3, r1
 800f42a:	009b      	lsls	r3, r3, #2
 800f42c:	440b      	add	r3, r1
 800f42e:	009b      	lsls	r3, r3, #2
 800f430:	4413      	add	r3, r2
 800f432:	881a      	ldrh	r2, [r3, #0]
 800f434:	4b6f      	ldr	r3, [pc, #444]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	4619      	mov	r1, r3
 800f43a:	b210      	sxth	r0, r2
 800f43c:	4a6e      	ldr	r2, [pc, #440]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f43e:	460b      	mov	r3, r1
 800f440:	009b      	lsls	r3, r3, #2
 800f442:	440b      	add	r3, r1
 800f444:	009b      	lsls	r3, r3, #2
 800f446:	4413      	add	r3, r2
 800f448:	3308      	adds	r3, #8
 800f44a:	4602      	mov	r2, r0
 800f44c:	801a      	strh	r2, [r3, #0]
 800f44e:	7b3b      	ldrb	r3, [r7, #12]
 800f450:	021b      	lsls	r3, r3, #8
 800f452:	b21a      	sxth	r2, r3
 800f454:	7b7b      	ldrb	r3, [r7, #13]
 800f456:	b21b      	sxth	r3, r3
 800f458:	4313      	orrs	r3, r2
 800f45a:	b21a      	sxth	r2, r3
 800f45c:	4b65      	ldr	r3, [pc, #404]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f45e:	781b      	ldrb	r3, [r3, #0]
 800f460:	4619      	mov	r1, r3
 800f462:	b290      	uxth	r0, r2
 800f464:	4a64      	ldr	r2, [pc, #400]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f466:	460b      	mov	r3, r1
 800f468:	009b      	lsls	r3, r3, #2
 800f46a:	440b      	add	r3, r1
 800f46c:	009b      	lsls	r3, r3, #2
 800f46e:	4413      	add	r3, r2
 800f470:	4602      	mov	r2, r0
 800f472:	801a      	strh	r2, [r3, #0]
 800f474:	7bbb      	ldrb	r3, [r7, #14]
 800f476:	021b      	lsls	r3, r3, #8
 800f478:	b21a      	sxth	r2, r3
 800f47a:	7bfb      	ldrb	r3, [r7, #15]
 800f47c:	b21b      	sxth	r3, r3
 800f47e:	495d      	ldr	r1, [pc, #372]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f480:	7809      	ldrb	r1, [r1, #0]
 800f482:	4313      	orrs	r3, r2
 800f484:	b218      	sxth	r0, r3
 800f486:	4a5c      	ldr	r2, [pc, #368]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f488:	460b      	mov	r3, r1
 800f48a:	009b      	lsls	r3, r3, #2
 800f48c:	440b      	add	r3, r1
 800f48e:	009b      	lsls	r3, r3, #2
 800f490:	4413      	add	r3, r2
 800f492:	3302      	adds	r3, #2
 800f494:	4602      	mov	r2, r0
 800f496:	801a      	strh	r2, [r3, #0]
 800f498:	7c3b      	ldrb	r3, [r7, #16]
 800f49a:	021b      	lsls	r3, r3, #8
 800f49c:	b21a      	sxth	r2, r3
 800f49e:	7c7b      	ldrb	r3, [r7, #17]
 800f4a0:	b21b      	sxth	r3, r3
 800f4a2:	4954      	ldr	r1, [pc, #336]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f4a4:	7809      	ldrb	r1, [r1, #0]
 800f4a6:	4313      	orrs	r3, r2
 800f4a8:	b218      	sxth	r0, r3
 800f4aa:	4a53      	ldr	r2, [pc, #332]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f4ac:	460b      	mov	r3, r1
 800f4ae:	009b      	lsls	r3, r3, #2
 800f4b0:	440b      	add	r3, r1
 800f4b2:	009b      	lsls	r3, r3, #2
 800f4b4:	4413      	add	r3, r2
 800f4b6:	3304      	adds	r3, #4
 800f4b8:	4602      	mov	r2, r0
 800f4ba:	801a      	strh	r2, [r3, #0]
 800f4bc:	4b4d      	ldr	r3, [pc, #308]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	4619      	mov	r1, r3
 800f4c2:	7cb8      	ldrb	r0, [r7, #18]
 800f4c4:	4a4c      	ldr	r2, [pc, #304]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f4c6:	460b      	mov	r3, r1
 800f4c8:	009b      	lsls	r3, r3, #2
 800f4ca:	440b      	add	r3, r1
 800f4cc:	009b      	lsls	r3, r3, #2
 800f4ce:	4413      	add	r3, r2
 800f4d0:	3306      	adds	r3, #6
 800f4d2:	4602      	mov	r2, r0
 800f4d4:	701a      	strb	r2, [r3, #0]
            
						if(motor_measure[i].last_ecd - motor_measure[i].ecd > 4096){
 800f4d6:	4b47      	ldr	r3, [pc, #284]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f4d8:	781b      	ldrb	r3, [r3, #0]
 800f4da:	4619      	mov	r1, r3
 800f4dc:	4a46      	ldr	r2, [pc, #280]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f4de:	460b      	mov	r3, r1
 800f4e0:	009b      	lsls	r3, r3, #2
 800f4e2:	440b      	add	r3, r1
 800f4e4:	009b      	lsls	r3, r3, #2
 800f4e6:	4413      	add	r3, r2
 800f4e8:	3308      	adds	r3, #8
 800f4ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	4b40      	ldr	r3, [pc, #256]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f4f2:	781b      	ldrb	r3, [r3, #0]
 800f4f4:	4619      	mov	r1, r3
 800f4f6:	4a40      	ldr	r2, [pc, #256]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	009b      	lsls	r3, r3, #2
 800f4fc:	440b      	add	r3, r1
 800f4fe:	009b      	lsls	r3, r3, #2
 800f500:	4413      	add	r3, r2
 800f502:	881b      	ldrh	r3, [r3, #0]
 800f504:	1ac3      	subs	r3, r0, r3
 800f506:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f50a:	dd17      	ble.n	800f53c <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>
							motor_measure[i].ecd_8192n += 8192;
 800f50c:	4b39      	ldr	r3, [pc, #228]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f50e:	781b      	ldrb	r3, [r3, #0]
 800f510:	4619      	mov	r1, r3
 800f512:	4a39      	ldr	r2, [pc, #228]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f514:	460b      	mov	r3, r1
 800f516:	009b      	lsls	r3, r3, #2
 800f518:	440b      	add	r3, r1
 800f51a:	009b      	lsls	r3, r3, #2
 800f51c:	4413      	add	r3, r2
 800f51e:	330c      	adds	r3, #12
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	4a34      	ldr	r2, [pc, #208]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f524:	7812      	ldrb	r2, [r2, #0]
 800f526:	4610      	mov	r0, r2
 800f528:	f503 5200 	add.w	r2, r3, #8192	; 0x2000
 800f52c:	4932      	ldr	r1, [pc, #200]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f52e:	4603      	mov	r3, r0
 800f530:	009b      	lsls	r3, r3, #2
 800f532:	4403      	add	r3, r0
 800f534:	009b      	lsls	r3, r3, #2
 800f536:	440b      	add	r3, r1
 800f538:	330c      	adds	r3, #12
 800f53a:	601a      	str	r2, [r3, #0]
						}
						if(motor_measure[i].last_ecd - motor_measure[i].ecd < -4096){
 800f53c:	4b2d      	ldr	r3, [pc, #180]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f53e:	781b      	ldrb	r3, [r3, #0]
 800f540:	4619      	mov	r1, r3
 800f542:	4a2d      	ldr	r2, [pc, #180]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f544:	460b      	mov	r3, r1
 800f546:	009b      	lsls	r3, r3, #2
 800f548:	440b      	add	r3, r1
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	4413      	add	r3, r2
 800f54e:	3308      	adds	r3, #8
 800f550:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f554:	4618      	mov	r0, r3
 800f556:	4b27      	ldr	r3, [pc, #156]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f558:	781b      	ldrb	r3, [r3, #0]
 800f55a:	4619      	mov	r1, r3
 800f55c:	4a26      	ldr	r2, [pc, #152]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f55e:	460b      	mov	r3, r1
 800f560:	009b      	lsls	r3, r3, #2
 800f562:	440b      	add	r3, r1
 800f564:	009b      	lsls	r3, r3, #2
 800f566:	4413      	add	r3, r2
 800f568:	881b      	ldrh	r3, [r3, #0]
 800f56a:	1ac3      	subs	r3, r0, r3
 800f56c:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800f570:	da17      	bge.n	800f5a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1b2>
							motor_measure[i].ecd_8192n -= 8192;
 800f572:	4b20      	ldr	r3, [pc, #128]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	4619      	mov	r1, r3
 800f578:	4a1f      	ldr	r2, [pc, #124]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f57a:	460b      	mov	r3, r1
 800f57c:	009b      	lsls	r3, r3, #2
 800f57e:	440b      	add	r3, r1
 800f580:	009b      	lsls	r3, r3, #2
 800f582:	4413      	add	r3, r2
 800f584:	330c      	adds	r3, #12
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	4a1a      	ldr	r2, [pc, #104]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f58a:	7812      	ldrb	r2, [r2, #0]
 800f58c:	4610      	mov	r0, r2
 800f58e:	f5a3 5200 	sub.w	r2, r3, #8192	; 0x2000
 800f592:	4919      	ldr	r1, [pc, #100]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f594:	4603      	mov	r3, r0
 800f596:	009b      	lsls	r3, r3, #2
 800f598:	4403      	add	r3, r0
 800f59a:	009b      	lsls	r3, r3, #2
 800f59c:	440b      	add	r3, r1
 800f59e:	330c      	adds	r3, #12
 800f5a0:	601a      	str	r2, [r3, #0]
						}
						motor_measure[i].ecd_cumulation = 
								motor_measure[i].ecd_8192n
 800f5a2:	4b14      	ldr	r3, [pc, #80]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f5a4:	781b      	ldrb	r3, [r3, #0]
 800f5a6:	4619      	mov	r1, r3
 800f5a8:	4a13      	ldr	r2, [pc, #76]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f5aa:	460b      	mov	r3, r1
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	440b      	add	r3, r1
 800f5b0:	009b      	lsls	r3, r3, #2
 800f5b2:	4413      	add	r3, r2
 800f5b4:	330c      	adds	r3, #12
 800f5b6:	681a      	ldr	r2, [r3, #0]
							+ motor_measure[i].ecd;
 800f5b8:	4b0e      	ldr	r3, [pc, #56]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f5ba:	781b      	ldrb	r3, [r3, #0]
 800f5bc:	4618      	mov	r0, r3
 800f5be:	490e      	ldr	r1, [pc, #56]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	009b      	lsls	r3, r3, #2
 800f5c4:	4403      	add	r3, r0
 800f5c6:	009b      	lsls	r3, r3, #2
 800f5c8:	440b      	add	r3, r1
 800f5ca:	881b      	ldrh	r3, [r3, #0]
 800f5cc:	4619      	mov	r1, r3
						motor_measure[i].ecd_cumulation = 
 800f5ce:	4b09      	ldr	r3, [pc, #36]	; (800f5f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>)
 800f5d0:	781b      	ldrb	r3, [r3, #0]
 800f5d2:	4618      	mov	r0, r3
							+ motor_measure[i].ecd;
 800f5d4:	440a      	add	r2, r1
						motor_measure[i].ecd_cumulation = 
 800f5d6:	4908      	ldr	r1, [pc, #32]	; (800f5f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>)
 800f5d8:	4603      	mov	r3, r0
 800f5da:	009b      	lsls	r3, r3, #2
 800f5dc:	4403      	add	r3, r0
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	440b      	add	r3, r1
 800f5e2:	3310      	adds	r3, #16
 800f5e4:	601a      	str	r2, [r3, #0]
					
						//detect_hook(CHASSIS_MOTOR1_TOE + i);
            break;
 800f5e6:	e000      	b.n	800f5ea <HAL_CAN_RxFifo0MsgPendingCallback+0x1fa>
        }

        default:
        {
            break;
 800f5e8:	bf00      	nop
        }
    }
}
 800f5ea:	bf00      	nop
 800f5ec:	3730      	adds	r7, #48	; 0x30
 800f5ee:	46bd      	mov	sp, r7
 800f5f0:	bd80      	pop	{r7, pc}
 800f5f2:	bf00      	nop
 800f5f4:	20004ec8 	.word	0x20004ec8
 800f5f8:	200054e4 	.word	0x200054e4

0800f5fc <CAN_cmd_gimbal>:
  * @param[in]      shoot: (0x207) 2006,  [-10000,10000]
  * @param[in]      rev: (0x208) 
  * @retval         none
  */
void CAN_cmd_gimbal(int16_t yaw, int16_t pitch, int16_t shoot, int16_t rev)
{
 800f5fc:	b590      	push	{r4, r7, lr}
 800f5fe:	b085      	sub	sp, #20
 800f600:	af00      	add	r7, sp, #0
 800f602:	4604      	mov	r4, r0
 800f604:	4608      	mov	r0, r1
 800f606:	4611      	mov	r1, r2
 800f608:	461a      	mov	r2, r3
 800f60a:	4623      	mov	r3, r4
 800f60c:	80fb      	strh	r3, [r7, #6]
 800f60e:	4603      	mov	r3, r0
 800f610:	80bb      	strh	r3, [r7, #4]
 800f612:	460b      	mov	r3, r1
 800f614:	807b      	strh	r3, [r7, #2]
 800f616:	4613      	mov	r3, r2
 800f618:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    gimbal_tx_message.StdId = CAN_GIMBAL_ALL_ID;
 800f61a:	4b22      	ldr	r3, [pc, #136]	; (800f6a4 <CAN_cmd_gimbal+0xa8>)
 800f61c:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f620:	601a      	str	r2, [r3, #0]
    gimbal_tx_message.IDE = CAN_ID_STD;
 800f622:	4b20      	ldr	r3, [pc, #128]	; (800f6a4 <CAN_cmd_gimbal+0xa8>)
 800f624:	2200      	movs	r2, #0
 800f626:	609a      	str	r2, [r3, #8]
    gimbal_tx_message.RTR = CAN_RTR_DATA;
 800f628:	4b1e      	ldr	r3, [pc, #120]	; (800f6a4 <CAN_cmd_gimbal+0xa8>)
 800f62a:	2200      	movs	r2, #0
 800f62c:	60da      	str	r2, [r3, #12]
    gimbal_tx_message.DLC = 0x08;
 800f62e:	4b1d      	ldr	r3, [pc, #116]	; (800f6a4 <CAN_cmd_gimbal+0xa8>)
 800f630:	2208      	movs	r2, #8
 800f632:	611a      	str	r2, [r3, #16]
    gimbal_can_send_data[0] = (yaw >> 8);
 800f634:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f638:	121b      	asrs	r3, r3, #8
 800f63a:	b21b      	sxth	r3, r3
 800f63c:	b2da      	uxtb	r2, r3
 800f63e:	4b1a      	ldr	r3, [pc, #104]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f640:	701a      	strb	r2, [r3, #0]
    gimbal_can_send_data[1] = yaw;
 800f642:	88fb      	ldrh	r3, [r7, #6]
 800f644:	b2da      	uxtb	r2, r3
 800f646:	4b18      	ldr	r3, [pc, #96]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f648:	705a      	strb	r2, [r3, #1]
    gimbal_can_send_data[2] = (pitch >> 8);
 800f64a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f64e:	121b      	asrs	r3, r3, #8
 800f650:	b21b      	sxth	r3, r3
 800f652:	b2da      	uxtb	r2, r3
 800f654:	4b14      	ldr	r3, [pc, #80]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f656:	709a      	strb	r2, [r3, #2]
    gimbal_can_send_data[3] = pitch;
 800f658:	88bb      	ldrh	r3, [r7, #4]
 800f65a:	b2da      	uxtb	r2, r3
 800f65c:	4b12      	ldr	r3, [pc, #72]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f65e:	70da      	strb	r2, [r3, #3]
    gimbal_can_send_data[4] = (shoot >> 8);
 800f660:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f664:	121b      	asrs	r3, r3, #8
 800f666:	b21b      	sxth	r3, r3
 800f668:	b2da      	uxtb	r2, r3
 800f66a:	4b0f      	ldr	r3, [pc, #60]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f66c:	711a      	strb	r2, [r3, #4]
    gimbal_can_send_data[5] = shoot;
 800f66e:	887b      	ldrh	r3, [r7, #2]
 800f670:	b2da      	uxtb	r2, r3
 800f672:	4b0d      	ldr	r3, [pc, #52]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f674:	715a      	strb	r2, [r3, #5]
    gimbal_can_send_data[6] = (rev >> 8);
 800f676:	f9b7 3000 	ldrsh.w	r3, [r7]
 800f67a:	121b      	asrs	r3, r3, #8
 800f67c:	b21b      	sxth	r3, r3
 800f67e:	b2da      	uxtb	r2, r3
 800f680:	4b09      	ldr	r3, [pc, #36]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f682:	719a      	strb	r2, [r3, #6]
    gimbal_can_send_data[7] = rev;
 800f684:	883b      	ldrh	r3, [r7, #0]
 800f686:	b2da      	uxtb	r2, r3
 800f688:	4b07      	ldr	r3, [pc, #28]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f68a:	71da      	strb	r2, [r3, #7]
    HAL_CAN_AddTxMessage(&hcan1, &gimbal_tx_message, gimbal_can_send_data, &send_mail_box);
 800f68c:	f107 030c 	add.w	r3, r7, #12
 800f690:	4a05      	ldr	r2, [pc, #20]	; (800f6a8 <CAN_cmd_gimbal+0xac>)
 800f692:	4904      	ldr	r1, [pc, #16]	; (800f6a4 <CAN_cmd_gimbal+0xa8>)
 800f694:	4805      	ldr	r0, [pc, #20]	; (800f6ac <CAN_cmd_gimbal+0xb0>)
 800f696:	f7f1 fecb 	bl	8001430 <HAL_CAN_AddTxMessage>
}
 800f69a:	bf00      	nop
 800f69c:	3714      	adds	r7, #20
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	bd90      	pop	{r4, r7, pc}
 800f6a2:	bf00      	nop
 800f6a4:	20004e88 	.word	0x20004e88
 800f6a8:	20004ea0 	.word	0x20004ea0
 800f6ac:	20005778 	.word	0x20005778

0800f6b0 <CAN_cmd_chassis>:
  * @param[in]      motor3: (0x203) 3508,  [-16384,16384]
  * @param[in]      motor4: (0x204) 3508,  [-16384,16384]
  * @retval         none
  */
void CAN_cmd_chassis(int16_t motor1, int16_t motor2, int16_t motor3, int16_t motor4)
{
 800f6b0:	b590      	push	{r4, r7, lr}
 800f6b2:	b085      	sub	sp, #20
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	4604      	mov	r4, r0
 800f6b8:	4608      	mov	r0, r1
 800f6ba:	4611      	mov	r1, r2
 800f6bc:	461a      	mov	r2, r3
 800f6be:	4623      	mov	r3, r4
 800f6c0:	80fb      	strh	r3, [r7, #6]
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	80bb      	strh	r3, [r7, #4]
 800f6c6:	460b      	mov	r3, r1
 800f6c8:	807b      	strh	r3, [r7, #2]
 800f6ca:	4613      	mov	r3, r2
 800f6cc:	803b      	strh	r3, [r7, #0]
    uint32_t send_mail_box;
    chassis_tx_message.StdId = CAN_CHASSIS_ALL_ID;
 800f6ce:	4b22      	ldr	r3, [pc, #136]	; (800f758 <CAN_cmd_chassis+0xa8>)
 800f6d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f6d4:	601a      	str	r2, [r3, #0]
    chassis_tx_message.IDE = CAN_ID_STD;
 800f6d6:	4b20      	ldr	r3, [pc, #128]	; (800f758 <CAN_cmd_chassis+0xa8>)
 800f6d8:	2200      	movs	r2, #0
 800f6da:	609a      	str	r2, [r3, #8]
    chassis_tx_message.RTR = CAN_RTR_DATA;
 800f6dc:	4b1e      	ldr	r3, [pc, #120]	; (800f758 <CAN_cmd_chassis+0xa8>)
 800f6de:	2200      	movs	r2, #0
 800f6e0:	60da      	str	r2, [r3, #12]
    chassis_tx_message.DLC = 0x08;
 800f6e2:	4b1d      	ldr	r3, [pc, #116]	; (800f758 <CAN_cmd_chassis+0xa8>)
 800f6e4:	2208      	movs	r2, #8
 800f6e6:	611a      	str	r2, [r3, #16]
    chassis_can_send_data[0] = motor1 >> 8;
 800f6e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f6ec:	121b      	asrs	r3, r3, #8
 800f6ee:	b21b      	sxth	r3, r3
 800f6f0:	b2da      	uxtb	r2, r3
 800f6f2:	4b1a      	ldr	r3, [pc, #104]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f6f4:	701a      	strb	r2, [r3, #0]
    chassis_can_send_data[1] = motor1;
 800f6f6:	88fb      	ldrh	r3, [r7, #6]
 800f6f8:	b2da      	uxtb	r2, r3
 800f6fa:	4b18      	ldr	r3, [pc, #96]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f6fc:	705a      	strb	r2, [r3, #1]
    chassis_can_send_data[2] = motor2 >> 8;
 800f6fe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800f702:	121b      	asrs	r3, r3, #8
 800f704:	b21b      	sxth	r3, r3
 800f706:	b2da      	uxtb	r2, r3
 800f708:	4b14      	ldr	r3, [pc, #80]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f70a:	709a      	strb	r2, [r3, #2]
    chassis_can_send_data[3] = motor2;
 800f70c:	88bb      	ldrh	r3, [r7, #4]
 800f70e:	b2da      	uxtb	r2, r3
 800f710:	4b12      	ldr	r3, [pc, #72]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f712:	70da      	strb	r2, [r3, #3]
    chassis_can_send_data[4] = motor3 >> 8;
 800f714:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f718:	121b      	asrs	r3, r3, #8
 800f71a:	b21b      	sxth	r3, r3
 800f71c:	b2da      	uxtb	r2, r3
 800f71e:	4b0f      	ldr	r3, [pc, #60]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f720:	711a      	strb	r2, [r3, #4]
    chassis_can_send_data[5] = motor3;
 800f722:	887b      	ldrh	r3, [r7, #2]
 800f724:	b2da      	uxtb	r2, r3
 800f726:	4b0d      	ldr	r3, [pc, #52]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f728:	715a      	strb	r2, [r3, #5]
    chassis_can_send_data[6] = motor4 >> 8;
 800f72a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800f72e:	121b      	asrs	r3, r3, #8
 800f730:	b21b      	sxth	r3, r3
 800f732:	b2da      	uxtb	r2, r3
 800f734:	4b09      	ldr	r3, [pc, #36]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f736:	719a      	strb	r2, [r3, #6]
    chassis_can_send_data[7] = motor4;
 800f738:	883b      	ldrh	r3, [r7, #0]
 800f73a:	b2da      	uxtb	r2, r3
 800f73c:	4b07      	ldr	r3, [pc, #28]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f73e:	71da      	strb	r2, [r3, #7]

    HAL_CAN_AddTxMessage(&hcan1, &chassis_tx_message, chassis_can_send_data, &send_mail_box);
 800f740:	f107 030c 	add.w	r3, r7, #12
 800f744:	4a05      	ldr	r2, [pc, #20]	; (800f75c <CAN_cmd_chassis+0xac>)
 800f746:	4904      	ldr	r1, [pc, #16]	; (800f758 <CAN_cmd_chassis+0xa8>)
 800f748:	4805      	ldr	r0, [pc, #20]	; (800f760 <CAN_cmd_chassis+0xb0>)
 800f74a:	f7f1 fe71 	bl	8001430 <HAL_CAN_AddTxMessage>
}
 800f74e:	bf00      	nop
 800f750:	3714      	adds	r7, #20
 800f752:	46bd      	mov	sp, r7
 800f754:	bd90      	pop	{r4, r7, pc}
 800f756:	bf00      	nop
 800f758:	20004ea8 	.word	0x20004ea8
 800f75c:	20004ec0 	.word	0x20004ec0
 800f760:	20005778 	.word	0x20005778

0800f764 <can_filter_init>:
    return &motor_measure[(i & 0x03)];
}


void can_filter_init(void)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b08a      	sub	sp, #40	; 0x28
 800f768:	af00      	add	r7, sp, #0

    CAN_FilterTypeDef can_filter_st;
    can_filter_st.FilterActivation = ENABLE;
 800f76a:	2301      	movs	r3, #1
 800f76c:	623b      	str	r3, [r7, #32]
    can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 800f76e:	2300      	movs	r3, #0
 800f770:	61bb      	str	r3, [r7, #24]
    can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 800f772:	2301      	movs	r3, #1
 800f774:	61fb      	str	r3, [r7, #28]
    can_filter_st.FilterIdHigh = 0x0000;
 800f776:	2300      	movs	r3, #0
 800f778:	603b      	str	r3, [r7, #0]
    can_filter_st.FilterIdLow = 0x0000;
 800f77a:	2300      	movs	r3, #0
 800f77c:	607b      	str	r3, [r7, #4]
    can_filter_st.FilterMaskIdHigh = 0x0000;
 800f77e:	2300      	movs	r3, #0
 800f780:	60bb      	str	r3, [r7, #8]
    can_filter_st.FilterMaskIdLow = 0x0000;
 800f782:	2300      	movs	r3, #0
 800f784:	60fb      	str	r3, [r7, #12]
    can_filter_st.FilterBank = 0;
 800f786:	2300      	movs	r3, #0
 800f788:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 800f78a:	2300      	movs	r3, #0
 800f78c:	613b      	str	r3, [r7, #16]
    HAL_CAN_ConfigFilter(&hcan1, &can_filter_st);
 800f78e:	463b      	mov	r3, r7
 800f790:	4619      	mov	r1, r3
 800f792:	4807      	ldr	r0, [pc, #28]	; (800f7b0 <can_filter_init+0x4c>)
 800f794:	f7f1 fd28 	bl	80011e8 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 800f798:	4805      	ldr	r0, [pc, #20]	; (800f7b0 <can_filter_init+0x4c>)
 800f79a:	f7f1 fe05 	bl	80013a8 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800f79e:	2102      	movs	r1, #2
 800f7a0:	4803      	ldr	r0, [pc, #12]	; (800f7b0 <can_filter_init+0x4c>)
 800f7a2:	f7f2 f832 	bl	800180a <HAL_CAN_ActivateNotification>
    can_filter_st.FilterBank = 14;
    HAL_CAN_ConfigFilter(&hcan2, &can_filter_st);
    HAL_CAN_Start(&hcan2);
    HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
	*/
}
 800f7a6:	bf00      	nop
 800f7a8:	3728      	adds	r7, #40	; 0x28
 800f7aa:	46bd      	mov	sp, r7
 800f7ac:	bd80      	pop	{r7, pc}
 800f7ae:	bf00      	nop
 800f7b0:	20005778 	.word	0x20005778

0800f7b4 <mpu_write_byte>:
  *                 mpu_set_gyro_fsr(),             
  *                 mpu_set_accel_fsr(), 
  *                 mpu_device_init() function
  */
uint8_t mpu_write_byte(uint8_t const reg, uint8_t const data)
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b084      	sub	sp, #16
 800f7b8:	af02      	add	r7, sp, #8
 800f7ba:	4603      	mov	r3, r0
 800f7bc:	460a      	mov	r2, r1
 800f7be:	71fb      	strb	r3, [r7, #7]
 800f7c0:	4613      	mov	r3, r2
 800f7c2:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	2140      	movs	r1, #64	; 0x40
 800f7c8:	4812      	ldr	r0, [pc, #72]	; (800f814 <mpu_write_byte+0x60>)
 800f7ca:	f7f3 f91d 	bl	8002a08 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800f7ce:	79fb      	ldrb	r3, [r7, #7]
 800f7d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f7d4:	b2da      	uxtb	r2, r3
 800f7d6:	4b10      	ldr	r3, [pc, #64]	; (800f818 <mpu_write_byte+0x64>)
 800f7d8:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800f7da:	2337      	movs	r3, #55	; 0x37
 800f7dc:	9300      	str	r3, [sp, #0]
 800f7de:	2301      	movs	r3, #1
 800f7e0:	4a0e      	ldr	r2, [pc, #56]	; (800f81c <mpu_write_byte+0x68>)
 800f7e2:	490d      	ldr	r1, [pc, #52]	; (800f818 <mpu_write_byte+0x64>)
 800f7e4:	480e      	ldr	r0, [pc, #56]	; (800f820 <mpu_write_byte+0x6c>)
 800f7e6:	f7f4 ffe2 	bl	80047ae <HAL_SPI_TransmitReceive>
    tx = data;
 800f7ea:	4a0b      	ldr	r2, [pc, #44]	; (800f818 <mpu_write_byte+0x64>)
 800f7ec:	79bb      	ldrb	r3, [r7, #6]
 800f7ee:	7013      	strb	r3, [r2, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800f7f0:	2337      	movs	r3, #55	; 0x37
 800f7f2:	9300      	str	r3, [sp, #0]
 800f7f4:	2301      	movs	r3, #1
 800f7f6:	4a09      	ldr	r2, [pc, #36]	; (800f81c <mpu_write_byte+0x68>)
 800f7f8:	4907      	ldr	r1, [pc, #28]	; (800f818 <mpu_write_byte+0x64>)
 800f7fa:	4809      	ldr	r0, [pc, #36]	; (800f820 <mpu_write_byte+0x6c>)
 800f7fc:	f7f4 ffd7 	bl	80047ae <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800f800:	2201      	movs	r2, #1
 800f802:	2140      	movs	r1, #64	; 0x40
 800f804:	4803      	ldr	r0, [pc, #12]	; (800f814 <mpu_write_byte+0x60>)
 800f806:	f7f3 f8ff 	bl	8002a08 <HAL_GPIO_WritePin>
    return 0;
 800f80a:	2300      	movs	r3, #0
}
 800f80c:	4618      	mov	r0, r3
 800f80e:	3708      	adds	r7, #8
 800f810:	46bd      	mov	sp, r7
 800f812:	bd80      	pop	{r7, pc}
 800f814:	40021400 	.word	0x40021400
 800f818:	20004ec9 	.word	0x20004ec9
 800f81c:	20004eca 	.word	0x20004eca
 800f820:	200057b4 	.word	0x200057b4

0800f824 <mpu_read_byte>:
  * @retval 
  * @usage  call in ist_reg_read_by_mpu(),         
  *                 mpu_device_init() function
  */
uint8_t mpu_read_byte(uint8_t const reg)
{
 800f824:	b580      	push	{r7, lr}
 800f826:	b084      	sub	sp, #16
 800f828:	af02      	add	r7, sp, #8
 800f82a:	4603      	mov	r3, r0
 800f82c:	71fb      	strb	r3, [r7, #7]
    MPU_NSS_LOW;
 800f82e:	2200      	movs	r2, #0
 800f830:	2140      	movs	r1, #64	; 0x40
 800f832:	4812      	ldr	r0, [pc, #72]	; (800f87c <mpu_read_byte+0x58>)
 800f834:	f7f3 f8e8 	bl	8002a08 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 800f838:	79fb      	ldrb	r3, [r7, #7]
 800f83a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f83e:	b2da      	uxtb	r2, r3
 800f840:	4b0f      	ldr	r3, [pc, #60]	; (800f880 <mpu_read_byte+0x5c>)
 800f842:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800f844:	2337      	movs	r3, #55	; 0x37
 800f846:	9300      	str	r3, [sp, #0]
 800f848:	2301      	movs	r3, #1
 800f84a:	4a0e      	ldr	r2, [pc, #56]	; (800f884 <mpu_read_byte+0x60>)
 800f84c:	490c      	ldr	r1, [pc, #48]	; (800f880 <mpu_read_byte+0x5c>)
 800f84e:	480e      	ldr	r0, [pc, #56]	; (800f888 <mpu_read_byte+0x64>)
 800f850:	f7f4 ffad 	bl	80047ae <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800f854:	2337      	movs	r3, #55	; 0x37
 800f856:	9300      	str	r3, [sp, #0]
 800f858:	2301      	movs	r3, #1
 800f85a:	4a0a      	ldr	r2, [pc, #40]	; (800f884 <mpu_read_byte+0x60>)
 800f85c:	4908      	ldr	r1, [pc, #32]	; (800f880 <mpu_read_byte+0x5c>)
 800f85e:	480a      	ldr	r0, [pc, #40]	; (800f888 <mpu_read_byte+0x64>)
 800f860:	f7f4 ffa5 	bl	80047ae <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800f864:	2201      	movs	r2, #1
 800f866:	2140      	movs	r1, #64	; 0x40
 800f868:	4804      	ldr	r0, [pc, #16]	; (800f87c <mpu_read_byte+0x58>)
 800f86a:	f7f3 f8cd 	bl	8002a08 <HAL_GPIO_WritePin>
    return rx;
 800f86e:	4b05      	ldr	r3, [pc, #20]	; (800f884 <mpu_read_byte+0x60>)
 800f870:	781b      	ldrb	r3, [r3, #0]
}
 800f872:	4618      	mov	r0, r3
 800f874:	3708      	adds	r7, #8
 800f876:	46bd      	mov	sp, r7
 800f878:	bd80      	pop	{r7, pc}
 800f87a:	bf00      	nop
 800f87c:	40021400 	.word	0x40021400
 800f880:	20004ec9 	.word	0x20004ec9
 800f884:	20004eca 	.word	0x20004eca
 800f888:	200057b4 	.word	0x200057b4

0800f88c <mpu_read_bytes>:
  * @usage  call in ist8310_get_data(),         
  *                 mpu_get_data(), 
  *                 mpu_offset_call() function
  */
uint8_t mpu_read_bytes(uint8_t const regAddr, uint8_t* pData, uint8_t len)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b084      	sub	sp, #16
 800f890:	af02      	add	r7, sp, #8
 800f892:	4603      	mov	r3, r0
 800f894:	6039      	str	r1, [r7, #0]
 800f896:	71fb      	strb	r3, [r7, #7]
 800f898:	4613      	mov	r3, r2
 800f89a:	71bb      	strb	r3, [r7, #6]
    MPU_NSS_LOW;
 800f89c:	2200      	movs	r2, #0
 800f89e:	2140      	movs	r1, #64	; 0x40
 800f8a0:	4813      	ldr	r0, [pc, #76]	; (800f8f0 <mpu_read_bytes+0x64>)
 800f8a2:	f7f3 f8b1 	bl	8002a08 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 800f8a6:	79fb      	ldrb	r3, [r7, #7]
 800f8a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f8ac:	b2da      	uxtb	r2, r3
 800f8ae:	4b11      	ldr	r3, [pc, #68]	; (800f8f4 <mpu_read_bytes+0x68>)
 800f8b0:	701a      	strb	r2, [r3, #0]
    tx_buff[0] = tx;
 800f8b2:	4b10      	ldr	r3, [pc, #64]	; (800f8f4 <mpu_read_bytes+0x68>)
 800f8b4:	781a      	ldrb	r2, [r3, #0]
 800f8b6:	4b10      	ldr	r3, [pc, #64]	; (800f8f8 <mpu_read_bytes+0x6c>)
 800f8b8:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800f8ba:	2337      	movs	r3, #55	; 0x37
 800f8bc:	9300      	str	r3, [sp, #0]
 800f8be:	2301      	movs	r3, #1
 800f8c0:	4a0e      	ldr	r2, [pc, #56]	; (800f8fc <mpu_read_bytes+0x70>)
 800f8c2:	490c      	ldr	r1, [pc, #48]	; (800f8f4 <mpu_read_bytes+0x68>)
 800f8c4:	480e      	ldr	r0, [pc, #56]	; (800f900 <mpu_read_bytes+0x74>)
 800f8c6:	f7f4 ff72 	bl	80047ae <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 800f8ca:	79bb      	ldrb	r3, [r7, #6]
 800f8cc:	b29b      	uxth	r3, r3
 800f8ce:	2237      	movs	r2, #55	; 0x37
 800f8d0:	9200      	str	r2, [sp, #0]
 800f8d2:	683a      	ldr	r2, [r7, #0]
 800f8d4:	4908      	ldr	r1, [pc, #32]	; (800f8f8 <mpu_read_bytes+0x6c>)
 800f8d6:	480a      	ldr	r0, [pc, #40]	; (800f900 <mpu_read_bytes+0x74>)
 800f8d8:	f7f4 ff69 	bl	80047ae <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800f8dc:	2201      	movs	r2, #1
 800f8de:	2140      	movs	r1, #64	; 0x40
 800f8e0:	4803      	ldr	r0, [pc, #12]	; (800f8f0 <mpu_read_bytes+0x64>)
 800f8e2:	f7f3 f891 	bl	8002a08 <HAL_GPIO_WritePin>
    return 0;
 800f8e6:	2300      	movs	r3, #0
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3708      	adds	r7, #8
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}
 800f8f0:	40021400 	.word	0x40021400
 800f8f4:	20004ec9 	.word	0x20004ec9
 800f8f8:	20000130 	.word	0x20000130
 800f8fc:	20004eca 	.word	0x20004eca
 800f900:	200057b4 	.word	0x200057b4

0800f904 <ist_reg_write_by_mpu>:
  *         data: data to be written
	* @retval   
  * @usage  call in ist8310_init() function
	*/
static void ist_reg_write_by_mpu(uint8_t addr, uint8_t data)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b082      	sub	sp, #8
 800f908:	af00      	add	r7, sp, #0
 800f90a:	4603      	mov	r3, r0
 800f90c:	460a      	mov	r2, r1
 800f90e:	71fb      	strb	r3, [r7, #7]
 800f910:	4613      	mov	r3, r2
 800f912:	71bb      	strb	r3, [r7, #6]
    /* turn off slave 1 at first */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 800f914:	2100      	movs	r1, #0
 800f916:	202a      	movs	r0, #42	; 0x2a
 800f918:	f7ff ff4c 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f91c:	2002      	movs	r0, #2
 800f91e:	f7f1 fb43 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, addr);
 800f922:	79fb      	ldrb	r3, [r7, #7]
 800f924:	4619      	mov	r1, r3
 800f926:	2029      	movs	r0, #41	; 0x29
 800f928:	f7ff ff44 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f92c:	2002      	movs	r0, #2
 800f92e:	f7f1 fb3b 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, data);
 800f932:	79bb      	ldrb	r3, [r7, #6]
 800f934:	4619      	mov	r1, r3
 800f936:	2064      	movs	r0, #100	; 0x64
 800f938:	f7ff ff3c 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f93c:	2002      	movs	r0, #2
 800f93e:	f7f1 fb33 	bl	8000fa8 <HAL_Delay>
    /* turn on slave 1 with one byte transmitting */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 800f942:	2181      	movs	r1, #129	; 0x81
 800f944:	202a      	movs	r0, #42	; 0x2a
 800f946:	f7ff ff35 	bl	800f7b4 <mpu_write_byte>
    /* wait longer to ensure the data is transmitted from slave 1 */
    MPU_DELAY(10);
 800f94a:	200a      	movs	r0, #10
 800f94c:	f7f1 fb2c 	bl	8000fa8 <HAL_Delay>
}
 800f950:	bf00      	nop
 800f952:	3708      	adds	r7, #8
 800f954:	46bd      	mov	sp, r7
 800f956:	bd80      	pop	{r7, pc}

0800f958 <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b084      	sub	sp, #16
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	4603      	mov	r3, r0
 800f960:	71fb      	strb	r3, [r7, #7]
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
 800f962:	79fb      	ldrb	r3, [r7, #7]
 800f964:	4619      	mov	r1, r3
 800f966:	2032      	movs	r0, #50	; 0x32
 800f968:	f7ff ff24 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800f96c:	200a      	movs	r0, #10
 800f96e:	f7f1 fb1b 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
 800f972:	2180      	movs	r1, #128	; 0x80
 800f974:	2034      	movs	r0, #52	; 0x34
 800f976:	f7ff ff1d 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800f97a:	200a      	movs	r0, #10
 800f97c:	f7f1 fb14 	bl	8000fa8 <HAL_Delay>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
 800f980:	2035      	movs	r0, #53	; 0x35
 800f982:	f7ff ff4f 	bl	800f824 <mpu_read_byte>
 800f986:	4603      	mov	r3, r0
 800f988:	73fb      	strb	r3, [r7, #15]
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 800f98a:	2100      	movs	r1, #0
 800f98c:	2034      	movs	r0, #52	; 0x34
 800f98e:	f7ff ff11 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800f992:	200a      	movs	r0, #10
 800f994:	f7f1 fb08 	bl	8000fa8 <HAL_Delay>
    return retval;
 800f998:	7bfb      	ldrb	r3, [r7, #15]
}
 800f99a:	4618      	mov	r0, r3
 800f99c:	3710      	adds	r7, #16
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	bd80      	pop	{r7, pc}

0800f9a2 <mpu_master_i2c_auto_read_config>:
	* @param    device_address: slave device address, Address[6:0]
	* @retval   void
	* @note     
	*/
static void mpu_master_i2c_auto_read_config(uint8_t device_address, uint8_t reg_base_addr, uint8_t data_num)
{
 800f9a2:	b580      	push	{r7, lr}
 800f9a4:	b082      	sub	sp, #8
 800f9a6:	af00      	add	r7, sp, #0
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	71fb      	strb	r3, [r7, #7]
 800f9ac:	460b      	mov	r3, r1
 800f9ae:	71bb      	strb	r3, [r7, #6]
 800f9b0:	4613      	mov	r3, r2
 800f9b2:	717b      	strb	r3, [r7, #5]
    /* 
	   * configure the device address of the IST8310 
     * use slave1, auto transmit single measure mode 
	   */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, device_address);
 800f9b4:	79fb      	ldrb	r3, [r7, #7]
 800f9b6:	4619      	mov	r1, r3
 800f9b8:	2028      	movs	r0, #40	; 0x28
 800f9ba:	f7ff fefb 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f9be:	2002      	movs	r0, #2
 800f9c0:	f7f1 faf2 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_REG, IST8310_R_CONFA);
 800f9c4:	210a      	movs	r1, #10
 800f9c6:	2029      	movs	r0, #41	; 0x29
 800f9c8:	f7ff fef4 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f9cc:	2002      	movs	r0, #2
 800f9ce:	f7f1 faeb 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV1_DO, IST8310_ODR_MODE);
 800f9d2:	2101      	movs	r1, #1
 800f9d4:	2064      	movs	r0, #100	; 0x64
 800f9d6:	f7ff feed 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f9da:	2002      	movs	r0, #2
 800f9dc:	f7f1 fae4 	bl	8000fa8 <HAL_Delay>

    /* use slave0,auto read data */
    mpu_write_byte(MPU6500_I2C_SLV0_ADDR, 0x80 | device_address);
 800f9e0:	79fb      	ldrb	r3, [r7, #7]
 800f9e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f9e6:	b2db      	uxtb	r3, r3
 800f9e8:	4619      	mov	r1, r3
 800f9ea:	2025      	movs	r0, #37	; 0x25
 800f9ec:	f7ff fee2 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800f9f0:	2002      	movs	r0, #2
 800f9f2:	f7f1 fad9 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV0_REG, reg_base_addr);
 800f9f6:	79bb      	ldrb	r3, [r7, #6]
 800f9f8:	4619      	mov	r1, r3
 800f9fa:	2026      	movs	r0, #38	; 0x26
 800f9fc:	f7ff feda 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800fa00:	2002      	movs	r0, #2
 800fa02:	f7f1 fad1 	bl	8000fa8 <HAL_Delay>

    /* every eight mpu6500 internal samples one i2c master read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x03);
 800fa06:	2103      	movs	r1, #3
 800fa08:	2034      	movs	r0, #52	; 0x34
 800fa0a:	f7ff fed3 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800fa0e:	2002      	movs	r0, #2
 800fa10:	f7f1 faca 	bl	8000fa8 <HAL_Delay>
    /* enable slave 0 and 1 access delay */
    mpu_write_byte(MPU6500_I2C_MST_DELAY_CTRL, 0x01 | 0x02);
 800fa14:	2103      	movs	r1, #3
 800fa16:	2067      	movs	r0, #103	; 0x67
 800fa18:	f7ff fecc 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800fa1c:	2002      	movs	r0, #2
 800fa1e:	f7f1 fac3 	bl	8000fa8 <HAL_Delay>
    /* enable slave 1 auto transmit */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x80 | 0x01);
 800fa22:	2181      	movs	r1, #129	; 0x81
 800fa24:	202a      	movs	r0, #42	; 0x2a
 800fa26:	f7ff fec5 	bl	800f7b4 <mpu_write_byte>
		/* Wait 6ms (minimum waiting time for 16 times internal average setup) */
    MPU_DELAY(6); 
 800fa2a:	2006      	movs	r0, #6
 800fa2c:	f7f1 fabc 	bl	8000fa8 <HAL_Delay>
    /* enable slave 0 with data_num bytes reading */
    mpu_write_byte(MPU6500_I2C_SLV0_CTRL, 0x80 | data_num);
 800fa30:	797b      	ldrb	r3, [r7, #5]
 800fa32:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa36:	b2db      	uxtb	r3, r3
 800fa38:	4619      	mov	r1, r3
 800fa3a:	2027      	movs	r0, #39	; 0x27
 800fa3c:	f7ff feba 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(2);
 800fa40:	2002      	movs	r0, #2
 800fa42:	f7f1 fab1 	bl	8000fa8 <HAL_Delay>
}
 800fa46:	bf00      	nop
 800fa48:	3708      	adds	r7, #8
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	bd80      	pop	{r7, pc}

0800fa4e <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 800fa4e:	b580      	push	{r7, lr}
 800fa50:	af00      	add	r7, sp, #0
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
 800fa52:	2130      	movs	r1, #48	; 0x30
 800fa54:	206a      	movs	r0, #106	; 0x6a
 800fa56:	f7ff fead 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800fa5a:	200a      	movs	r0, #10
 800fa5c:	f7f1 faa4 	bl	8000fa8 <HAL_Delay>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
 800fa60:	210d      	movs	r1, #13
 800fa62:	2024      	movs	r0, #36	; 0x24
 800fa64:	f7ff fea6 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800fa68:	200a      	movs	r0, #10
 800fa6a:	f7f1 fa9d 	bl	8000fa8 <HAL_Delay>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
 800fa6e:	210e      	movs	r1, #14
 800fa70:	2028      	movs	r0, #40	; 0x28
 800fa72:	f7ff fe9f 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800fa76:	200a      	movs	r0, #10
 800fa78:	f7f1 fa96 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
 800fa7c:	218e      	movs	r1, #142	; 0x8e
 800fa7e:	2031      	movs	r0, #49	; 0x31
 800fa80:	f7ff fe98 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800fa84:	200a      	movs	r0, #10
 800fa86:	f7f1 fa8f 	bl	8000fa8 <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
 800fa8a:	2101      	movs	r1, #1
 800fa8c:	200b      	movs	r0, #11
 800fa8e:	f7ff ff39 	bl	800f904 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 800fa92:	200a      	movs	r0, #10
 800fa94:	f7f1 fa88 	bl	8000fa8 <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 800fa98:	2000      	movs	r0, #0
 800fa9a:	f7ff ff5d 	bl	800f958 <ist_reg_read_by_mpu>
 800fa9e:	4603      	mov	r3, r0
 800faa0:	2b10      	cmp	r3, #16
 800faa2:	d001      	beq.n	800faa8 <ist8310_init+0x5a>
        return 1;
 800faa4:	2301      	movs	r3, #1
 800faa6:	e059      	b.n	800fb5c <ist8310_init+0x10e>

		/* soft reset */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01); 
 800faa8:	2101      	movs	r1, #1
 800faaa:	200b      	movs	r0, #11
 800faac:	f7ff ff2a 	bl	800f904 <ist_reg_write_by_mpu>
    MPU_DELAY(10);
 800fab0:	200a      	movs	r0, #10
 800fab2:	f7f1 fa79 	bl	8000fa8 <HAL_Delay>

		/* config as ready mode to access register */
    ist_reg_write_by_mpu(IST8310_R_CONFA, 0x00); 
 800fab6:	2100      	movs	r1, #0
 800fab8:	200a      	movs	r0, #10
 800faba:	f7ff ff23 	bl	800f904 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 800fabe:	200a      	movs	r0, #10
 800fac0:	f7ff ff4a 	bl	800f958 <ist_reg_read_by_mpu>
 800fac4:	4603      	mov	r3, r0
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d001      	beq.n	800face <ist8310_init+0x80>
        return 2;
 800faca:	2302      	movs	r3, #2
 800facc:	e046      	b.n	800fb5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 800face:	200a      	movs	r0, #10
 800fad0:	f7f1 fa6a 	bl	8000fa8 <HAL_Delay>

		/* normal state, no int */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x00);
 800fad4:	2100      	movs	r1, #0
 800fad6:	200b      	movs	r0, #11
 800fad8:	f7ff ff14 	bl	800f904 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 800fadc:	200b      	movs	r0, #11
 800fade:	f7ff ff3b 	bl	800f958 <ist_reg_read_by_mpu>
 800fae2:	4603      	mov	r3, r0
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d001      	beq.n	800faec <ist8310_init+0x9e>
        return 3;
 800fae8:	2303      	movs	r3, #3
 800faea:	e037      	b.n	800fb5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 800faec:	200a      	movs	r0, #10
 800faee:	f7f1 fa5b 	bl	8000fa8 <HAL_Delay>
		
    /* config low noise mode, x,y,z axis 16 time 1 avg */
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 800faf2:	2124      	movs	r1, #36	; 0x24
 800faf4:	2041      	movs	r0, #65	; 0x41
 800faf6:	f7ff ff05 	bl	800f904 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 800fafa:	2041      	movs	r0, #65	; 0x41
 800fafc:	f7ff ff2c 	bl	800f958 <ist_reg_read_by_mpu>
 800fb00:	4603      	mov	r3, r0
 800fb02:	2b24      	cmp	r3, #36	; 0x24
 800fb04:	d001      	beq.n	800fb0a <ist8310_init+0xbc>
        return 4;
 800fb06:	2304      	movs	r3, #4
 800fb08:	e028      	b.n	800fb5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 800fb0a:	200a      	movs	r0, #10
 800fb0c:	f7f1 fa4c 	bl	8000fa8 <HAL_Delay>

    /* Set/Reset pulse duration setup,normal mode */
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 800fb10:	21c0      	movs	r1, #192	; 0xc0
 800fb12:	2042      	movs	r0, #66	; 0x42
 800fb14:	f7ff fef6 	bl	800f904 <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 800fb18:	2042      	movs	r0, #66	; 0x42
 800fb1a:	f7ff ff1d 	bl	800f958 <ist_reg_read_by_mpu>
 800fb1e:	4603      	mov	r3, r0
 800fb20:	2bc0      	cmp	r3, #192	; 0xc0
 800fb22:	d001      	beq.n	800fb28 <ist8310_init+0xda>
        return 5;
 800fb24:	2305      	movs	r3, #5
 800fb26:	e019      	b.n	800fb5c <ist8310_init+0x10e>
    MPU_DELAY(10);
 800fb28:	200a      	movs	r0, #10
 800fb2a:	f7f1 fa3d 	bl	8000fa8 <HAL_Delay>

    /* turn off slave1 & slave 4 */
    mpu_write_byte(MPU6500_I2C_SLV1_CTRL, 0x00);
 800fb2e:	2100      	movs	r1, #0
 800fb30:	202a      	movs	r0, #42	; 0x2a
 800fb32:	f7ff fe3f 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800fb36:	200a      	movs	r0, #10
 800fb38:	f7f1 fa36 	bl	8000fa8 <HAL_Delay>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
 800fb3c:	2100      	movs	r1, #0
 800fb3e:	2034      	movs	r0, #52	; 0x34
 800fb40:	f7ff fe38 	bl	800f7b4 <mpu_write_byte>
    MPU_DELAY(10);
 800fb44:	200a      	movs	r0, #10
 800fb46:	f7f1 fa2f 	bl	8000fa8 <HAL_Delay>

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
 800fb4a:	2206      	movs	r2, #6
 800fb4c:	2103      	movs	r1, #3
 800fb4e:	200e      	movs	r0, #14
 800fb50:	f7ff ff27 	bl	800f9a2 <mpu_master_i2c_auto_read_config>
    MPU_DELAY(100);
 800fb54:	2064      	movs	r0, #100	; 0x64
 800fb56:	f7f1 fa27 	bl	8000fa8 <HAL_Delay>
    return 0;
 800fb5a:	2300      	movs	r3, #0
}
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	bd80      	pop	{r7, pc}

0800fb60 <imu_buff_handler>:
{
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
    ist8310_get_data(ist_buff);
}

void imu_buff_handler(uint8_t* mpu_buff, uint8_t* ist_buf){
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b082      	sub	sp, #8
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
 800fb68:	6039      	str	r1, [r7, #0]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	781b      	ldrb	r3, [r3, #0]
 800fb6e:	021b      	lsls	r3, r3, #8
 800fb70:	b21a      	sxth	r2, r3
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	3301      	adds	r3, #1
 800fb76:	781b      	ldrb	r3, [r3, #0]
 800fb78:	b21b      	sxth	r3, r3
 800fb7a:	4313      	orrs	r3, r2
 800fb7c:	b21a      	sxth	r2, r3
 800fb7e:	4b76      	ldr	r3, [pc, #472]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fb80:	801a      	strh	r2, [r3, #0]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	3302      	adds	r3, #2
 800fb86:	781b      	ldrb	r3, [r3, #0]
 800fb88:	021b      	lsls	r3, r3, #8
 800fb8a:	b21a      	sxth	r2, r3
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	3303      	adds	r3, #3
 800fb90:	781b      	ldrb	r3, [r3, #0]
 800fb92:	b21b      	sxth	r3, r3
 800fb94:	4313      	orrs	r3, r2
 800fb96:	b21a      	sxth	r2, r3
 800fb98:	4b6f      	ldr	r3, [pc, #444]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fb9a:	805a      	strh	r2, [r3, #2]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	3304      	adds	r3, #4
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	021b      	lsls	r3, r3, #8
 800fba4:	b21a      	sxth	r2, r3
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	3305      	adds	r3, #5
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	b21b      	sxth	r3, r3
 800fbae:	4313      	orrs	r3, r2
 800fbb0:	b21a      	sxth	r2, r3
 800fbb2:	4b69      	ldr	r3, [pc, #420]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fbb4:	809a      	strh	r2, [r3, #4]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	3306      	adds	r3, #6
 800fbba:	781b      	ldrb	r3, [r3, #0]
 800fbbc:	021b      	lsls	r3, r3, #8
 800fbbe:	b21a      	sxth	r2, r3
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	3307      	adds	r3, #7
 800fbc4:	781b      	ldrb	r3, [r3, #0]
 800fbc6:	b21b      	sxth	r3, r3
 800fbc8:	4313      	orrs	r3, r2
 800fbca:	b21a      	sxth	r2, r3
 800fbcc:	4b62      	ldr	r3, [pc, #392]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fbce:	819a      	strh	r2, [r3, #12]

    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	3308      	adds	r3, #8
 800fbd4:	781b      	ldrb	r3, [r3, #0]
 800fbd6:	021b      	lsls	r3, r3, #8
 800fbd8:	b21a      	sxth	r2, r3
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	3309      	adds	r3, #9
 800fbde:	781b      	ldrb	r3, [r3, #0]
 800fbe0:	b21b      	sxth	r3, r3
 800fbe2:	4313      	orrs	r3, r2
 800fbe4:	b21b      	sxth	r3, r3
 800fbe6:	b29a      	uxth	r2, r3
 800fbe8:	4b5b      	ldr	r3, [pc, #364]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fbea:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800fbee:	b29b      	uxth	r3, r3
 800fbf0:	1ad3      	subs	r3, r2, r3
 800fbf2:	b29b      	uxth	r3, r3
 800fbf4:	b21a      	sxth	r2, r3
 800fbf6:	4b58      	ldr	r3, [pc, #352]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fbf8:	81da      	strh	r2, [r3, #14]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	330a      	adds	r3, #10
 800fbfe:	781b      	ldrb	r3, [r3, #0]
 800fc00:	021b      	lsls	r3, r3, #8
 800fc02:	b21a      	sxth	r2, r3
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	330b      	adds	r3, #11
 800fc08:	781b      	ldrb	r3, [r3, #0]
 800fc0a:	b21b      	sxth	r3, r3
 800fc0c:	4313      	orrs	r3, r2
 800fc0e:	b21b      	sxth	r3, r3
 800fc10:	b29a      	uxth	r2, r3
 800fc12:	4b51      	ldr	r3, [pc, #324]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fc14:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800fc18:	b29b      	uxth	r3, r3
 800fc1a:	1ad3      	subs	r3, r2, r3
 800fc1c:	b29b      	uxth	r3, r3
 800fc1e:	b21a      	sxth	r2, r3
 800fc20:	4b4d      	ldr	r3, [pc, #308]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fc22:	821a      	strh	r2, [r3, #16]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	330c      	adds	r3, #12
 800fc28:	781b      	ldrb	r3, [r3, #0]
 800fc2a:	021b      	lsls	r3, r3, #8
 800fc2c:	b21a      	sxth	r2, r3
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	330d      	adds	r3, #13
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	b21b      	sxth	r3, r3
 800fc36:	4313      	orrs	r3, r2
 800fc38:	b21b      	sxth	r3, r3
 800fc3a:	b29a      	uxth	r2, r3
 800fc3c:	4b46      	ldr	r3, [pc, #280]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fc3e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800fc42:	b29b      	uxth	r3, r3
 800fc44:	1ad3      	subs	r3, r2, r3
 800fc46:	b29b      	uxth	r3, r3
 800fc48:	b21a      	sxth	r2, r3
 800fc4a:	4b43      	ldr	r3, [pc, #268]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fc4c:	825a      	strh	r2, [r3, #18]

    memcpy(&mpu_data.mx, ist_buf, 6);
 800fc4e:	2206      	movs	r2, #6
 800fc50:	6839      	ldr	r1, [r7, #0]
 800fc52:	4842      	ldr	r0, [pc, #264]	; (800fd5c <imu_buff_handler+0x1fc>)
 800fc54:	f002 fb22 	bl	801229c <memcpy>
    memcpy(&imu.mx, &mpu_data.mx, 3 * sizeof(int16_t));
 800fc58:	2206      	movs	r2, #6
 800fc5a:	4940      	ldr	r1, [pc, #256]	; (800fd5c <imu_buff_handler+0x1fc>)
 800fc5c:	4840      	ldr	r0, [pc, #256]	; (800fd60 <imu_buff_handler+0x200>)
 800fc5e:	f002 fb1d 	bl	801229c <memcpy>
	
    imu.temp = 21 + mpu_data.temp / 333.87f;
 800fc62:	4b3d      	ldr	r3, [pc, #244]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fc64:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800fc68:	ee07 3a90 	vmov	s15, r3
 800fc6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fc70:	eddf 6a3c 	vldr	s13, [pc, #240]	; 800fd64 <imu_buff_handler+0x204>
 800fc74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fc78:	eeb3 7a05 	vmov.f32	s14, #53	; 0x41a80000  21.0
 800fc7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fc80:	4b39      	ldr	r3, [pc, #228]	; (800fd68 <imu_buff_handler+0x208>)
 800fc82:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	
	  /* 1000dps -> deg/s */
	  imu.gyro.axis.x = - mpu_data.gx / 32.768f;
 800fc86:	4b34      	ldr	r3, [pc, #208]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fc88:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800fc8c:	425b      	negs	r3, r3
 800fc8e:	ee07 3a90 	vmov	s15, r3
 800fc92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fc96:	eddf 6a35 	vldr	s13, [pc, #212]	; 800fd6c <imu_buff_handler+0x20c>
 800fc9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fc9e:	4b32      	ldr	r3, [pc, #200]	; (800fd68 <imu_buff_handler+0x208>)
 800fca0:	edc3 7a00 	vstr	s15, [r3]
    imu.gyro.axis.y = - mpu_data.gy / 32.768f;
 800fca4:	4b2c      	ldr	r3, [pc, #176]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fca6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800fcaa:	425b      	negs	r3, r3
 800fcac:	ee07 3a90 	vmov	s15, r3
 800fcb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fcb4:	eddf 6a2d 	vldr	s13, [pc, #180]	; 800fd6c <imu_buff_handler+0x20c>
 800fcb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fcbc:	4b2a      	ldr	r3, [pc, #168]	; (800fd68 <imu_buff_handler+0x208>)
 800fcbe:	edc3 7a01 	vstr	s15, [r3, #4]
    imu.gyro.axis.z = mpu_data.gz / 32.768f;
 800fcc2:	4b25      	ldr	r3, [pc, #148]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fcc4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800fcc8:	ee07 3a90 	vmov	s15, r3
 800fccc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fcd0:	eddf 6a26 	vldr	s13, [pc, #152]	; 800fd6c <imu_buff_handler+0x20c>
 800fcd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fcd8:	4b23      	ldr	r3, [pc, #140]	; (800fd68 <imu_buff_handler+0x208>)
 800fcda:	edc3 7a02 	vstr	s15, [r3, #8]
		
		/* 8g -> m/s^2 */
		imu.accel.axis.x = - mpu_data.ax / 4096.f * 9.80665f;
 800fcde:	4b1e      	ldr	r3, [pc, #120]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fce0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fce4:	425b      	negs	r3, r3
 800fce6:	ee07 3a90 	vmov	s15, r3
 800fcea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fcee:	eddf 6a20 	vldr	s13, [pc, #128]	; 800fd70 <imu_buff_handler+0x210>
 800fcf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fcf6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800fd74 <imu_buff_handler+0x214>
 800fcfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fcfe:	4b1a      	ldr	r3, [pc, #104]	; (800fd68 <imu_buff_handler+0x208>)
 800fd00:	edc3 7a03 	vstr	s15, [r3, #12]
		imu.accel.axis.y = - mpu_data.ay / 4096.f * 9.80665f;
 800fd04:	4b14      	ldr	r3, [pc, #80]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fd06:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800fd0a:	425b      	negs	r3, r3
 800fd0c:	ee07 3a90 	vmov	s15, r3
 800fd10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fd14:	eddf 6a16 	vldr	s13, [pc, #88]	; 800fd70 <imu_buff_handler+0x210>
 800fd18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fd1c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800fd74 <imu_buff_handler+0x214>
 800fd20:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fd24:	4b10      	ldr	r3, [pc, #64]	; (800fd68 <imu_buff_handler+0x208>)
 800fd26:	edc3 7a04 	vstr	s15, [r3, #16]
		imu.accel.axis.z = mpu_data.az / 4096.f * 9.80665f;
 800fd2a:	4b0b      	ldr	r3, [pc, #44]	; (800fd58 <imu_buff_handler+0x1f8>)
 800fd2c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fd30:	ee07 3a90 	vmov	s15, r3
 800fd34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fd38:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800fd70 <imu_buff_handler+0x210>
 800fd3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800fd40:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800fd74 <imu_buff_handler+0x214>
 800fd44:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fd48:	4b07      	ldr	r3, [pc, #28]	; (800fd68 <imu_buff_handler+0x208>)
 800fd4a:	edc3 7a05 	vstr	s15, [r3, #20]
}
 800fd4e:	bf00      	nop
 800fd50:	3708      	adds	r7, #8
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}
 800fd56:	bf00      	nop
 800fd58:	200055b0 	.word	0x200055b0
 800fd5c:	200055b6 	.word	0x200055b6
 800fd60:	20004ee8 	.word	0x20004ee8
 800fd64:	43a6ef5c 	.word	0x43a6ef5c
 800fd68:	20004ecc 	.word	0x20004ecc
 800fd6c:	4203126f 	.word	0x4203126f
 800fd70:	45800000 	.word	0x45800000
 800fd74:	411ce80a 	.word	0x411ce80a

0800fd78 <mpu_device_init>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
uint8_t mpu_device_init(void)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b086      	sub	sp, #24
 800fd7c:	af00      	add	r7, sp, #0
	MPU_DELAY(100);
 800fd7e:	2064      	movs	r0, #100	; 0x64
 800fd80:	f7f1 f912 	bl	8000fa8 <HAL_Delay>

	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 800fd84:	2075      	movs	r0, #117	; 0x75
 800fd86:	f7ff fd4d 	bl	800f824 <mpu_read_byte>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	461a      	mov	r2, r3
 800fd8e:	4b33      	ldr	r3, [pc, #204]	; (800fe5c <mpu_device_init+0xe4>)
 800fd90:	701a      	strb	r2, [r3, #0]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 800fd92:	463b      	mov	r3, r7
 800fd94:	2200      	movs	r2, #0
 800fd96:	601a      	str	r2, [r3, #0]
 800fd98:	605a      	str	r2, [r3, #4]
 800fd9a:	609a      	str	r2, [r3, #8]
 800fd9c:	60da      	str	r2, [r3, #12]
 800fd9e:	611a      	str	r2, [r3, #16]
 800fda0:	f248 036b 	movw	r3, #32875	; 0x806b
 800fda4:	803b      	strh	r3, [r7, #0]
 800fda6:	f240 336b 	movw	r3, #875	; 0x36b
 800fdaa:	807b      	strh	r3, [r7, #2]
 800fdac:	236c      	movs	r3, #108	; 0x6c
 800fdae:	80bb      	strh	r3, [r7, #4]
 800fdb0:	f240 431a 	movw	r3, #1050	; 0x41a
 800fdb4:	80fb      	strh	r3, [r7, #6]
 800fdb6:	f241 031b 	movw	r3, #4123	; 0x101b
 800fdba:	813b      	strh	r3, [r7, #8]
 800fdbc:	f241 031c 	movw	r3, #4124	; 0x101c
 800fdc0:	817b      	strh	r3, [r7, #10]
 800fdc2:	f240 231d 	movw	r3, #541	; 0x21d
 800fdc6:	81bb      	strh	r3, [r7, #12]
 800fdc8:	f242 036a 	movw	r3, #8298	; 0x206a
 800fdcc:	81fb      	strh	r3, [r7, #14]
 800fdce:	f44f 739c 	mov.w	r3, #312	; 0x138
 800fdd2:	823b      	strh	r3, [r7, #16]
																			{ MPU6500_ACCEL_CONFIG, 0x10 },   /* +-8G */ 
																			{ MPU6500_ACCEL_CONFIG_2, 0x02 }, /* enable LowPassFilter  Set Acc LPF */ 
																			{ MPU6500_USER_CTRL, 0x20 },    	/* Enable AUX */ 
																			{ MPU6500_INT_ENABLE, 0x01},};		/* Enable INT */
	
	for (uint8_t i = 0; i < 10; i++)
 800fdd4:	2300      	movs	r3, #0
 800fdd6:	75fb      	strb	r3, [r7, #23]
 800fdd8:	e017      	b.n	800fe0a <mpu_device_init+0x92>
	{
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 800fdda:	7dfb      	ldrb	r3, [r7, #23]
 800fddc:	005b      	lsls	r3, r3, #1
 800fdde:	f107 0218 	add.w	r2, r7, #24
 800fde2:	4413      	add	r3, r2
 800fde4:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800fde8:	7dfb      	ldrb	r3, [r7, #23]
 800fdea:	005b      	lsls	r3, r3, #1
 800fdec:	f107 0118 	add.w	r1, r7, #24
 800fdf0:	440b      	add	r3, r1
 800fdf2:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800fdf6:	4619      	mov	r1, r3
 800fdf8:	4610      	mov	r0, r2
 800fdfa:	f7ff fcdb 	bl	800f7b4 <mpu_write_byte>
		MPU_DELAY(2);
 800fdfe:	2002      	movs	r0, #2
 800fe00:	f7f1 f8d2 	bl	8000fa8 <HAL_Delay>
	for (uint8_t i = 0; i < 10; i++)
 800fe04:	7dfb      	ldrb	r3, [r7, #23]
 800fe06:	3301      	adds	r3, #1
 800fe08:	75fb      	strb	r3, [r7, #23]
 800fe0a:	7dfb      	ldrb	r3, [r7, #23]
 800fe0c:	2b09      	cmp	r3, #9
 800fe0e:	d9e4      	bls.n	800fdda <mpu_device_init+0x62>
	}

	ist_error_code = ist8310_init();
 800fe10:	f7ff fe1d 	bl	800fa4e <ist8310_init>
 800fe14:	4603      	mov	r3, r0
 800fe16:	461a      	mov	r2, r3
 800fe18:	4b11      	ldr	r3, [pc, #68]	; (800fe60 <mpu_device_init+0xe8>)
 800fe1a:	701a      	strb	r2, [r3, #0]
	
	mpu_offset_call();
 800fe1c:	f000 f824 	bl	800fe68 <mpu_offset_call>
	
	/* Set the addresses of DMA Tx Buffer */
	mpu_ist_dma_tx_buff[0] = mpu_ist_dma_tx_buff[1] = MPU6500_ACCEL_XOUT_H | 0x80;
 800fe20:	4b10      	ldr	r3, [pc, #64]	; (800fe64 <mpu_device_init+0xec>)
 800fe22:	22bb      	movs	r2, #187	; 0xbb
 800fe24:	705a      	strb	r2, [r3, #1]
 800fe26:	4b0f      	ldr	r3, [pc, #60]	; (800fe64 <mpu_device_init+0xec>)
 800fe28:	785a      	ldrb	r2, [r3, #1]
 800fe2a:	4b0e      	ldr	r3, [pc, #56]	; (800fe64 <mpu_device_init+0xec>)
 800fe2c:	701a      	strb	r2, [r3, #0]
	
	for(uint8_t i = 0; i < MPU_IST_DMA_BUF_LEN; ++i){
 800fe2e:	2300      	movs	r3, #0
 800fe30:	75bb      	strb	r3, [r7, #22]
 800fe32:	e00b      	b.n	800fe4c <mpu_device_init+0xd4>
		if(!mpu_ist_dma_tx_buff[i])
 800fe34:	7dbb      	ldrb	r3, [r7, #22]
 800fe36:	4a0b      	ldr	r2, [pc, #44]	; (800fe64 <mpu_device_init+0xec>)
 800fe38:	5cd3      	ldrb	r3, [r2, r3]
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d103      	bne.n	800fe46 <mpu_device_init+0xce>
			mpu_ist_dma_tx_buff[i] = 0xff;
 800fe3e:	7dbb      	ldrb	r3, [r7, #22]
 800fe40:	4a08      	ldr	r2, [pc, #32]	; (800fe64 <mpu_device_init+0xec>)
 800fe42:	21ff      	movs	r1, #255	; 0xff
 800fe44:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < MPU_IST_DMA_BUF_LEN; ++i){
 800fe46:	7dbb      	ldrb	r3, [r7, #22]
 800fe48:	3301      	adds	r3, #1
 800fe4a:	75bb      	strb	r3, [r7, #22]
 800fe4c:	7dbb      	ldrb	r3, [r7, #22]
 800fe4e:	2b14      	cmp	r3, #20
 800fe50:	d9f0      	bls.n	800fe34 <mpu_device_init+0xbc>
	}
	
	return 0;
 800fe52:	2300      	movs	r3, #0
}
 800fe54:	4618      	mov	r0, r3
 800fe56:	3718      	adds	r7, #24
 800fe58:	46bd      	mov	sp, r7
 800fe5a:	bd80      	pop	{r7, pc}
 800fe5c:	20005593 	.word	0x20005593
 800fe60:	20005592 	.word	0x20005592
 800fe64:	20005574 	.word	0x20005574

0800fe68 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b082      	sub	sp, #8
 800fe6c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800fe6e:	2200      	movs	r2, #0
 800fe70:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800fe74:	486c      	ldr	r0, [pc, #432]	; (8010028 <mpu_offset_call+0x1c0>)
 800fe76:	f7f2 fdc7 	bl	8002a08 <HAL_GPIO_WritePin>
	int i;
	for (i=0; i<300;i++)
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	607b      	str	r3, [r7, #4]
 800fe7e:	e07c      	b.n	800ff7a <mpu_offset_call+0x112>
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);
 800fe80:	220e      	movs	r2, #14
 800fe82:	496a      	ldr	r1, [pc, #424]	; (801002c <mpu_offset_call+0x1c4>)
 800fe84:	203b      	movs	r0, #59	; 0x3b
 800fe86:	f7ff fd01 	bl	800f88c <mpu_read_bytes>

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 800fe8a:	4b69      	ldr	r3, [pc, #420]	; (8010030 <mpu_offset_call+0x1c8>)
 800fe8c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800fe90:	b29a      	uxth	r2, r3
 800fe92:	4b66      	ldr	r3, [pc, #408]	; (801002c <mpu_offset_call+0x1c4>)
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	021b      	lsls	r3, r3, #8
 800fe98:	b219      	sxth	r1, r3
 800fe9a:	4b64      	ldr	r3, [pc, #400]	; (801002c <mpu_offset_call+0x1c4>)
 800fe9c:	785b      	ldrb	r3, [r3, #1]
 800fe9e:	b21b      	sxth	r3, r3
 800fea0:	430b      	orrs	r3, r1
 800fea2:	b21b      	sxth	r3, r3
 800fea4:	b29b      	uxth	r3, r3
 800fea6:	4413      	add	r3, r2
 800fea8:	b29b      	uxth	r3, r3
 800feaa:	b21a      	sxth	r2, r3
 800feac:	4b60      	ldr	r3, [pc, #384]	; (8010030 <mpu_offset_call+0x1c8>)
 800feae:	829a      	strh	r2, [r3, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 800feb0:	4b5f      	ldr	r3, [pc, #380]	; (8010030 <mpu_offset_call+0x1c8>)
 800feb2:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800feb6:	b29a      	uxth	r2, r3
 800feb8:	4b5c      	ldr	r3, [pc, #368]	; (801002c <mpu_offset_call+0x1c4>)
 800feba:	789b      	ldrb	r3, [r3, #2]
 800febc:	021b      	lsls	r3, r3, #8
 800febe:	b219      	sxth	r1, r3
 800fec0:	4b5a      	ldr	r3, [pc, #360]	; (801002c <mpu_offset_call+0x1c4>)
 800fec2:	78db      	ldrb	r3, [r3, #3]
 800fec4:	b21b      	sxth	r3, r3
 800fec6:	430b      	orrs	r3, r1
 800fec8:	b21b      	sxth	r3, r3
 800feca:	b29b      	uxth	r3, r3
 800fecc:	4413      	add	r3, r2
 800fece:	b29b      	uxth	r3, r3
 800fed0:	b21a      	sxth	r2, r3
 800fed2:	4b57      	ldr	r3, [pc, #348]	; (8010030 <mpu_offset_call+0x1c8>)
 800fed4:	82da      	strh	r2, [r3, #22]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 800fed6:	4b56      	ldr	r3, [pc, #344]	; (8010030 <mpu_offset_call+0x1c8>)
 800fed8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800fedc:	b29a      	uxth	r2, r3
 800fede:	4b53      	ldr	r3, [pc, #332]	; (801002c <mpu_offset_call+0x1c4>)
 800fee0:	791b      	ldrb	r3, [r3, #4]
 800fee2:	021b      	lsls	r3, r3, #8
 800fee4:	b219      	sxth	r1, r3
 800fee6:	4b51      	ldr	r3, [pc, #324]	; (801002c <mpu_offset_call+0x1c4>)
 800fee8:	795b      	ldrb	r3, [r3, #5]
 800feea:	b21b      	sxth	r3, r3
 800feec:	430b      	orrs	r3, r1
 800feee:	b21b      	sxth	r3, r3
 800fef0:	b29b      	uxth	r3, r3
 800fef2:	4413      	add	r3, r2
 800fef4:	b29b      	uxth	r3, r3
 800fef6:	b21a      	sxth	r2, r3
 800fef8:	4b4d      	ldr	r3, [pc, #308]	; (8010030 <mpu_offset_call+0x1c8>)
 800fefa:	831a      	strh	r2, [r3, #24]
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 800fefc:	4b4c      	ldr	r3, [pc, #304]	; (8010030 <mpu_offset_call+0x1c8>)
 800fefe:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800ff02:	b29a      	uxth	r2, r3
 800ff04:	4b49      	ldr	r3, [pc, #292]	; (801002c <mpu_offset_call+0x1c4>)
 800ff06:	7a1b      	ldrb	r3, [r3, #8]
 800ff08:	021b      	lsls	r3, r3, #8
 800ff0a:	b219      	sxth	r1, r3
 800ff0c:	4b47      	ldr	r3, [pc, #284]	; (801002c <mpu_offset_call+0x1c4>)
 800ff0e:	7a5b      	ldrb	r3, [r3, #9]
 800ff10:	b21b      	sxth	r3, r3
 800ff12:	430b      	orrs	r3, r1
 800ff14:	b21b      	sxth	r3, r3
 800ff16:	b29b      	uxth	r3, r3
 800ff18:	4413      	add	r3, r2
 800ff1a:	b29b      	uxth	r3, r3
 800ff1c:	b21a      	sxth	r2, r3
 800ff1e:	4b44      	ldr	r3, [pc, #272]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff20:	835a      	strh	r2, [r3, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 800ff22:	4b43      	ldr	r3, [pc, #268]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff24:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800ff28:	b29a      	uxth	r2, r3
 800ff2a:	4b40      	ldr	r3, [pc, #256]	; (801002c <mpu_offset_call+0x1c4>)
 800ff2c:	7a9b      	ldrb	r3, [r3, #10]
 800ff2e:	021b      	lsls	r3, r3, #8
 800ff30:	b219      	sxth	r1, r3
 800ff32:	4b3e      	ldr	r3, [pc, #248]	; (801002c <mpu_offset_call+0x1c4>)
 800ff34:	7adb      	ldrb	r3, [r3, #11]
 800ff36:	b21b      	sxth	r3, r3
 800ff38:	430b      	orrs	r3, r1
 800ff3a:	b21b      	sxth	r3, r3
 800ff3c:	b29b      	uxth	r3, r3
 800ff3e:	4413      	add	r3, r2
 800ff40:	b29b      	uxth	r3, r3
 800ff42:	b21a      	sxth	r2, r3
 800ff44:	4b3a      	ldr	r3, [pc, #232]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff46:	839a      	strh	r2, [r3, #28]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800ff48:	4b39      	ldr	r3, [pc, #228]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff4a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800ff4e:	b29a      	uxth	r2, r3
 800ff50:	4b36      	ldr	r3, [pc, #216]	; (801002c <mpu_offset_call+0x1c4>)
 800ff52:	7b1b      	ldrb	r3, [r3, #12]
 800ff54:	021b      	lsls	r3, r3, #8
 800ff56:	b219      	sxth	r1, r3
 800ff58:	4b34      	ldr	r3, [pc, #208]	; (801002c <mpu_offset_call+0x1c4>)
 800ff5a:	7b5b      	ldrb	r3, [r3, #13]
 800ff5c:	b21b      	sxth	r3, r3
 800ff5e:	430b      	orrs	r3, r1
 800ff60:	b21b      	sxth	r3, r3
 800ff62:	b29b      	uxth	r3, r3
 800ff64:	4413      	add	r3, r2
 800ff66:	b29b      	uxth	r3, r3
 800ff68:	b21a      	sxth	r2, r3
 800ff6a:	4b31      	ldr	r3, [pc, #196]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff6c:	83da      	strh	r2, [r3, #30]

		MPU_DELAY(5);
 800ff6e:	2005      	movs	r0, #5
 800ff70:	f7f1 f81a 	bl	8000fa8 <HAL_Delay>
	for (i=0; i<300;i++)
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	3301      	adds	r3, #1
 800ff78:	607b      	str	r3, [r7, #4]
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800ff80:	f6ff af7e 	blt.w	800fe80 <mpu_offset_call+0x18>
	}
	mpu_data.ax_offset = mpu_data.ax_offset / 300;
 800ff84:	4b2a      	ldr	r3, [pc, #168]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff86:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800ff8a:	4a2a      	ldr	r2, [pc, #168]	; (8010034 <mpu_offset_call+0x1cc>)
 800ff8c:	fb82 1203 	smull	r1, r2, r2, r3
 800ff90:	1152      	asrs	r2, r2, #5
 800ff92:	17db      	asrs	r3, r3, #31
 800ff94:	1ad3      	subs	r3, r2, r3
 800ff96:	b21a      	sxth	r2, r3
 800ff98:	4b25      	ldr	r3, [pc, #148]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff9a:	829a      	strh	r2, [r3, #20]
	mpu_data.ay_offset = mpu_data.ay_offset / 300;
 800ff9c:	4b24      	ldr	r3, [pc, #144]	; (8010030 <mpu_offset_call+0x1c8>)
 800ff9e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800ffa2:	4a24      	ldr	r2, [pc, #144]	; (8010034 <mpu_offset_call+0x1cc>)
 800ffa4:	fb82 1203 	smull	r1, r2, r2, r3
 800ffa8:	1152      	asrs	r2, r2, #5
 800ffaa:	17db      	asrs	r3, r3, #31
 800ffac:	1ad3      	subs	r3, r2, r3
 800ffae:	b21a      	sxth	r2, r3
 800ffb0:	4b1f      	ldr	r3, [pc, #124]	; (8010030 <mpu_offset_call+0x1c8>)
 800ffb2:	82da      	strh	r2, [r3, #22]
	mpu_data.az_offset = mpu_data.az_offset / 300;
 800ffb4:	4b1e      	ldr	r3, [pc, #120]	; (8010030 <mpu_offset_call+0x1c8>)
 800ffb6:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800ffba:	4a1e      	ldr	r2, [pc, #120]	; (8010034 <mpu_offset_call+0x1cc>)
 800ffbc:	fb82 1203 	smull	r1, r2, r2, r3
 800ffc0:	1152      	asrs	r2, r2, #5
 800ffc2:	17db      	asrs	r3, r3, #31
 800ffc4:	1ad3      	subs	r3, r2, r3
 800ffc6:	b21a      	sxth	r2, r3
 800ffc8:	4b19      	ldr	r3, [pc, #100]	; (8010030 <mpu_offset_call+0x1c8>)
 800ffca:	831a      	strh	r2, [r3, #24]
	mpu_data.gx_offset = mpu_data.gx_offset / 300;
 800ffcc:	4b18      	ldr	r3, [pc, #96]	; (8010030 <mpu_offset_call+0x1c8>)
 800ffce:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800ffd2:	4a18      	ldr	r2, [pc, #96]	; (8010034 <mpu_offset_call+0x1cc>)
 800ffd4:	fb82 1203 	smull	r1, r2, r2, r3
 800ffd8:	1152      	asrs	r2, r2, #5
 800ffda:	17db      	asrs	r3, r3, #31
 800ffdc:	1ad3      	subs	r3, r2, r3
 800ffde:	b21a      	sxth	r2, r3
 800ffe0:	4b13      	ldr	r3, [pc, #76]	; (8010030 <mpu_offset_call+0x1c8>)
 800ffe2:	835a      	strh	r2, [r3, #26]
	mpu_data.gy_offset = mpu_data.gy_offset / 300;
 800ffe4:	4b12      	ldr	r3, [pc, #72]	; (8010030 <mpu_offset_call+0x1c8>)
 800ffe6:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800ffea:	4a12      	ldr	r2, [pc, #72]	; (8010034 <mpu_offset_call+0x1cc>)
 800ffec:	fb82 1203 	smull	r1, r2, r2, r3
 800fff0:	1152      	asrs	r2, r2, #5
 800fff2:	17db      	asrs	r3, r3, #31
 800fff4:	1ad3      	subs	r3, r2, r3
 800fff6:	b21a      	sxth	r2, r3
 800fff8:	4b0d      	ldr	r3, [pc, #52]	; (8010030 <mpu_offset_call+0x1c8>)
 800fffa:	839a      	strh	r2, [r3, #28]
	mpu_data.gz_offset = mpu_data.gz_offset / 300;
 800fffc:	4b0c      	ldr	r3, [pc, #48]	; (8010030 <mpu_offset_call+0x1c8>)
 800fffe:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8010002:	4a0c      	ldr	r2, [pc, #48]	; (8010034 <mpu_offset_call+0x1cc>)
 8010004:	fb82 1203 	smull	r1, r2, r2, r3
 8010008:	1152      	asrs	r2, r2, #5
 801000a:	17db      	asrs	r3, r3, #31
 801000c:	1ad3      	subs	r3, r2, r3
 801000e:	b21a      	sxth	r2, r3
 8010010:	4b07      	ldr	r3, [pc, #28]	; (8010030 <mpu_offset_call+0x1c8>)
 8010012:	83da      	strh	r2, [r3, #30]
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8010014:	2201      	movs	r2, #1
 8010016:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801001a:	4803      	ldr	r0, [pc, #12]	; (8010028 <mpu_offset_call+0x1c0>)
 801001c:	f7f2 fcf4 	bl	8002a08 <HAL_GPIO_WritePin>
}
 8010020:	bf00      	nop
 8010022:	3708      	adds	r7, #8
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}
 8010028:	40021000 	.word	0x40021000
 801002c:	200055d0 	.word	0x200055d0
 8010030:	200055b0 	.word	0x200055b0
 8010034:	1b4e81b5 	.word	0x1b4e81b5

08010038 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8010038:	b580      	push	{r7, lr}
 801003a:	b082      	sub	sp, #8
 801003c:	af00      	add	r7, sp, #0
 801003e:	4603      	mov	r3, r0
 8010040:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MPU6500_INT_Pin){
 8010042:	88fb      	ldrh	r3, [r7, #6]
 8010044:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010048:	d116      	bne.n	8010078 <HAL_GPIO_EXTI_Callback+0x40>
		if(HAL_SPI_GetState(&hspi5) == HAL_SPI_STATE_READY){	
 801004a:	480d      	ldr	r0, [pc, #52]	; (8010080 <HAL_GPIO_EXTI_Callback+0x48>)
 801004c:	f7f4 fe7c 	bl	8004d48 <HAL_SPI_GetState>
 8010050:	4603      	mov	r3, r0
 8010052:	2b01      	cmp	r3, #1
 8010054:	d110      	bne.n	8010078 <HAL_GPIO_EXTI_Callback+0x40>
			if(INSHandle == NULL)
 8010056:	4b0b      	ldr	r3, [pc, #44]	; (8010084 <HAL_GPIO_EXTI_Callback+0x4c>)
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d00b      	beq.n	8010076 <HAL_GPIO_EXTI_Callback+0x3e>
				return;
			MPU_NSS_LOW;
 801005e:	2200      	movs	r2, #0
 8010060:	2140      	movs	r1, #64	; 0x40
 8010062:	4809      	ldr	r0, [pc, #36]	; (8010088 <HAL_GPIO_EXTI_Callback+0x50>)
 8010064:	f7f2 fcd0 	bl	8002a08 <HAL_GPIO_WritePin>
			HAL_SPI_TransmitReceive_DMA(&hspi5, mpu_ist_dma_tx_buff, mpu_ist_dma_rx_buff, MPU_IST_DMA_BUF_LEN);
 8010068:	2315      	movs	r3, #21
 801006a:	4a08      	ldr	r2, [pc, #32]	; (801008c <HAL_GPIO_EXTI_Callback+0x54>)
 801006c:	4908      	ldr	r1, [pc, #32]	; (8010090 <HAL_GPIO_EXTI_Callback+0x58>)
 801006e:	4804      	ldr	r0, [pc, #16]	; (8010080 <HAL_GPIO_EXTI_Callback+0x48>)
 8010070:	f7f4 fd40 	bl	8004af4 <HAL_SPI_TransmitReceive_DMA>
 8010074:	e000      	b.n	8010078 <HAL_GPIO_EXTI_Callback+0x40>
				return;
 8010076:	bf00      	nop
		}
	}
}
 8010078:	3708      	adds	r7, #8
 801007a:	46bd      	mov	sp, r7
 801007c:	bd80      	pop	{r7, pc}
 801007e:	bf00      	nop
 8010080:	200057b4 	.word	0x200057b4
 8010084:	200054e0 	.word	0x200054e0
 8010088:	40021400 	.word	0x40021400
 801008c:	20005594 	.word	0x20005594
 8010090:	20005574 	.word	0x20005574

08010094 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 8010094:	b580      	push	{r7, lr}
 8010096:	b082      	sub	sp, #8
 8010098:	af00      	add	r7, sp, #0
 801009a:	6078      	str	r0, [r7, #4]
	if(hspi == &hspi5){
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	4a07      	ldr	r2, [pc, #28]	; (80100bc <HAL_SPI_TxRxCpltCallback+0x28>)
 80100a0:	4293      	cmp	r3, r2
 80100a2:	d106      	bne.n	80100b2 <HAL_SPI_TxRxCpltCallback+0x1e>
		MPU_NSS_HIGH;
 80100a4:	2201      	movs	r2, #1
 80100a6:	2140      	movs	r1, #64	; 0x40
 80100a8:	4805      	ldr	r0, [pc, #20]	; (80100c0 <HAL_SPI_TxRxCpltCallback+0x2c>)
 80100aa:	f7f2 fcad 	bl	8002a08 <HAL_GPIO_WritePin>
		Wake_up_IMU_Task();
 80100ae:	f7ff f977 	bl	800f3a0 <Wake_up_IMU_Task>
	}
}
 80100b2:	bf00      	nop
 80100b4:	3708      	adds	r7, #8
 80100b6:	46bd      	mov	sp, r7
 80100b8:	bd80      	pop	{r7, pc}
 80100ba:	bf00      	nop
 80100bc:	200057b4 	.word	0x200057b4
 80100c0:	40021400 	.word	0x40021400

080100c4 <trigger_pwm_start>:
#include "bsp_trigger.h"

void trigger_pwm_start(){
 80100c4:	b580      	push	{r7, lr}
 80100c6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim5);
 80100c8:	4806      	ldr	r0, [pc, #24]	; (80100e4 <trigger_pwm_start+0x20>)
 80100ca:	f7f5 f8ad 	bl	8005228 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80100ce:	2104      	movs	r1, #4
 80100d0:	4804      	ldr	r0, [pc, #16]	; (80100e4 <trigger_pwm_start+0x20>)
 80100d2:	f7f5 fa29 	bl	8005528 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 80100d6:	2108      	movs	r1, #8
 80100d8:	4802      	ldr	r0, [pc, #8]	; (80100e4 <trigger_pwm_start+0x20>)
 80100da:	f7f5 fa25 	bl	8005528 <HAL_TIM_PWM_Start>
}
 80100de:	bf00      	nop
 80100e0:	bd80      	pop	{r7, pc}
 80100e2:	bf00      	nop
 80100e4:	20005914 	.word	0x20005914

080100e8 <trigger_set_pulse>:

void trigger_set_pulse(uint16_t pulse){
 80100e8:	b480      	push	{r7}
 80100ea:	b083      	sub	sp, #12
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	4603      	mov	r3, r0
 80100f0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_2, pulse);
 80100f2:	4b07      	ldr	r3, [pc, #28]	; (8010110 <trigger_set_pulse+0x28>)
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	88fa      	ldrh	r2, [r7, #6]
 80100f8:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, pulse);
 80100fa:	4b05      	ldr	r3, [pc, #20]	; (8010110 <trigger_set_pulse+0x28>)
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	88fa      	ldrh	r2, [r7, #6]
 8010100:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8010102:	bf00      	nop
 8010104:	370c      	adds	r7, #12
 8010106:	46bd      	mov	sp, r7
 8010108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801010c:	4770      	bx	lr
 801010e:	bf00      	nop
 8010110:	20005914 	.word	0x20005914

08010114 <uart_receive_dma_no_it>:
  * @param[in]  pData: receive buff 
  * @param[in]  Size:  buff size
  * @retval     set success or fail
  */
static int uart_receive_dma_no_it(UART_HandleTypeDef* huart, uint8_t* pData, uint32_t Size)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b086      	sub	sp, #24
 8010118:	af00      	add	r7, sp, #0
 801011a:	60f8      	str	r0, [r7, #12]
 801011c:	60b9      	str	r1, [r7, #8]
 801011e:	607a      	str	r2, [r7, #4]
  uint32_t tmp1 = 0;
 8010120:	2300      	movs	r3, #0
 8010122:	617b      	str	r3, [r7, #20]

  tmp1 = huart->RxState;
 8010124:	68fb      	ldr	r3, [r7, #12]
 8010126:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801012a:	b2db      	uxtb	r3, r3
 801012c:	617b      	str	r3, [r7, #20]
	
	if (tmp1 == HAL_UART_STATE_READY)
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	2b20      	cmp	r3, #32
 8010132:	d125      	bne.n	8010180 <uart_receive_dma_no_it+0x6c>
	{
		if ((pData == NULL) || (Size == 0))
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d002      	beq.n	8010140 <uart_receive_dma_no_it+0x2c>
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d101      	bne.n	8010144 <uart_receive_dma_no_it+0x30>
		{
			return HAL_ERROR;
 8010140:	2301      	movs	r3, #1
 8010142:	e01e      	b.n	8010182 <uart_receive_dma_no_it+0x6e>
		}

		huart->pRxBuffPtr = pData;
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	68ba      	ldr	r2, [r7, #8]
 8010148:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	b29a      	uxth	r2, r3
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->ErrorCode  = HAL_UART_ERROR_NONE;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	2200      	movs	r2, #0
 8010156:	641a      	str	r2, [r3, #64]	; 0x40

		/* Enable the DMA Stream */
		HAL_DMA_Start(huart->hdmarx, (uint32_t)&huart->Instance->DR, (uint32_t)pData, Size);
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	3304      	adds	r3, #4
 8010162:	4619      	mov	r1, r3
 8010164:	68ba      	ldr	r2, [r7, #8]
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	f7f1 ff34 	bl	8001fd4 <HAL_DMA_Start>

		/* 
		 * Enable the DMA transfer for the receiver request by setting the DMAR bit
		 * in the UART CR3 register 
		 */
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	695a      	ldr	r2, [r3, #20]
 8010172:	68fb      	ldr	r3, [r7, #12]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801017a:	615a      	str	r2, [r3, #20]

		return HAL_OK;
 801017c:	2300      	movs	r3, #0
 801017e:	e000      	b.n	8010182 <uart_receive_dma_no_it+0x6e>
	}
	else
	{
		return HAL_BUSY;
 8010180:	2302      	movs	r3, #2
	}
}
 8010182:	4618      	mov	r0, r3
 8010184:	3718      	adds	r7, #24
 8010186:	46bd      	mov	sp, r7
 8010188:	bd80      	pop	{r7, pc}

0801018a <dma_current_data_counter>:
  * @param[in]  dma_stream: where y can be 1 or 2 to select the DMA and x can be 0
  *             to 7 to select the DMA Stream.
  * @retval     The number of remaining data units in the current DMAy Streamx transfer.
  */
uint16_t dma_current_data_counter(DMA_Stream_TypeDef *dma_stream)
{
 801018a:	b480      	push	{r7}
 801018c:	b083      	sub	sp, #12
 801018e:	af00      	add	r7, sp, #0
 8010190:	6078      	str	r0, [r7, #4]
  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(dma_stream->NDTR));
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	685b      	ldr	r3, [r3, #4]
 8010196:	b29b      	uxth	r3, r3
}
 8010198:	4618      	mov	r0, r3
 801019a:	370c      	adds	r7, #12
 801019c:	46bd      	mov	sp, r7
 801019e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a2:	4770      	bx	lr

080101a4 <rc_callback_handler>:
  * @param[out]  rc:   structure to save handled rc data
  * @param[in]   buff: the buff which saved raw rc data
  * @retval 
  */
void rc_callback_handler(RC_ctrl_t *rc_ctrl, uint8_t *sbus_buf)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b083      	sub	sp, #12
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	6078      	str	r0, [r7, #4]
 80101ac:	6039      	str	r1, [r7, #0]
	
    rc_ctrl->rc.ch[0] = (sbus_buf[0] | (sbus_buf[1] << 8)) & 0x07ff;        //!< Channel 0
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	781b      	ldrb	r3, [r3, #0]
 80101b2:	b21a      	sxth	r2, r3
 80101b4:	683b      	ldr	r3, [r7, #0]
 80101b6:	3301      	adds	r3, #1
 80101b8:	781b      	ldrb	r3, [r3, #0]
 80101ba:	021b      	lsls	r3, r3, #8
 80101bc:	b21b      	sxth	r3, r3
 80101be:	4313      	orrs	r3, r2
 80101c0:	b21b      	sxth	r3, r3
 80101c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80101c6:	b21a      	sxth	r2, r3
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	801a      	strh	r2, [r3, #0]
		if(rc_ctrl->rc.ch[0] > 1024 + 660 || rc_ctrl->rc.ch[0] < 1024 - 660){
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80101d2:	f240 6294 	movw	r2, #1684	; 0x694
 80101d6:	4293      	cmp	r3, r2
 80101d8:	dc05      	bgt.n	80101e6 <rc_callback_handler+0x42>
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80101e0:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 80101e4:	da04      	bge.n	80101f0 <rc_callback_handler+0x4c>
			rc_ctrl->rc.ch[0] = 1024;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80101ec:	801a      	strh	r2, [r3, #0]
			return;
 80101ee:	e0f2      	b.n	80103d6 <rc_callback_handler+0x232>
		}
    rc_ctrl->rc.ch[1] = ((sbus_buf[1] >> 3) | (sbus_buf[2] << 5)) & 0x07ff; //!< Channel 1	
 80101f0:	683b      	ldr	r3, [r7, #0]
 80101f2:	3301      	adds	r3, #1
 80101f4:	781b      	ldrb	r3, [r3, #0]
 80101f6:	08db      	lsrs	r3, r3, #3
 80101f8:	b2db      	uxtb	r3, r3
 80101fa:	b21a      	sxth	r2, r3
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	3302      	adds	r3, #2
 8010200:	781b      	ldrb	r3, [r3, #0]
 8010202:	015b      	lsls	r3, r3, #5
 8010204:	b21b      	sxth	r3, r3
 8010206:	4313      	orrs	r3, r2
 8010208:	b21b      	sxth	r3, r3
 801020a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801020e:	b21a      	sxth	r2, r3
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	805a      	strh	r2, [r3, #2]
		if(rc_ctrl->rc.ch[1] > 1024 + 660 || rc_ctrl->rc.ch[1] < 1024 - 660){
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801021a:	f240 6294 	movw	r2, #1684	; 0x694
 801021e:	4293      	cmp	r3, r2
 8010220:	dc05      	bgt.n	801022e <rc_callback_handler+0x8a>
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8010228:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 801022c:	da04      	bge.n	8010238 <rc_callback_handler+0x94>
			rc_ctrl->rc.ch[1] = 1024;
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010234:	805a      	strh	r2, [r3, #2]
			return;
 8010236:	e0ce      	b.n	80103d6 <rc_callback_handler+0x232>
		}
		rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8010238:	683b      	ldr	r3, [r7, #0]
 801023a:	3302      	adds	r3, #2
 801023c:	781b      	ldrb	r3, [r3, #0]
 801023e:	099b      	lsrs	r3, r3, #6
 8010240:	b2db      	uxtb	r3, r3
 8010242:	b21a      	sxth	r2, r3
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	3303      	adds	r3, #3
 8010248:	781b      	ldrb	r3, [r3, #0]
 801024a:	009b      	lsls	r3, r3, #2
 801024c:	b21b      	sxth	r3, r3
 801024e:	4313      	orrs	r3, r2
 8010250:	b21a      	sxth	r2, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	3304      	adds	r3, #4
 8010256:	781b      	ldrb	r3, [r3, #0]
 8010258:	029b      	lsls	r3, r3, #10
		rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 801025a:	b21b      	sxth	r3, r3
 801025c:	4313      	orrs	r3, r2
 801025e:	b21b      	sxth	r3, r3
                         (sbus_buf[4] << 10)) &0x07ff;
 8010260:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010264:	b21a      	sxth	r2, r3
		rc_ctrl->rc.ch[2] = ((sbus_buf[2] >> 6) | (sbus_buf[3] << 2) |          //!< Channel 2
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	809a      	strh	r2, [r3, #4]
		if(rc_ctrl->rc.ch[2] > 1024 + 660 || rc_ctrl->rc.ch[2] < 1024 - 660){
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8010270:	f240 6294 	movw	r2, #1684	; 0x694
 8010274:	4293      	cmp	r3, r2
 8010276:	dc05      	bgt.n	8010284 <rc_callback_handler+0xe0>
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801027e:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 8010282:	da04      	bge.n	801028e <rc_callback_handler+0xea>
			rc_ctrl->rc.ch[2] = 1024;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801028a:	809a      	strh	r2, [r3, #4]
			return;
 801028c:	e0a3      	b.n	80103d6 <rc_callback_handler+0x232>
		}
		rc_ctrl->rc.ch[3] = ((sbus_buf[4] >> 1) | (sbus_buf[5] << 7)) & 0x07ff; //!< Channel 3
 801028e:	683b      	ldr	r3, [r7, #0]
 8010290:	3304      	adds	r3, #4
 8010292:	781b      	ldrb	r3, [r3, #0]
 8010294:	085b      	lsrs	r3, r3, #1
 8010296:	b2db      	uxtb	r3, r3
 8010298:	b21a      	sxth	r2, r3
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	3305      	adds	r3, #5
 801029e:	781b      	ldrb	r3, [r3, #0]
 80102a0:	01db      	lsls	r3, r3, #7
 80102a2:	b21b      	sxth	r3, r3
 80102a4:	4313      	orrs	r3, r2
 80102a6:	b21b      	sxth	r3, r3
 80102a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80102ac:	b21a      	sxth	r2, r3
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.s[0] = ((sbus_buf[5] >> 4) & 0x0003);                  //!< Switch left
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	3305      	adds	r3, #5
 80102b6:	781b      	ldrb	r3, [r3, #0]
 80102b8:	091b      	lsrs	r3, r3, #4
 80102ba:	b2db      	uxtb	r3, r3
 80102bc:	f003 0303 	and.w	r3, r3, #3
 80102c0:	b2da      	uxtb	r2, r3
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	729a      	strb	r2, [r3, #10]
    rc_ctrl->rc.s[1] = ((sbus_buf[5] >> 4) & 0x000C) >> 2;                       //!< Switch right
 80102c6:	683b      	ldr	r3, [r7, #0]
 80102c8:	3305      	adds	r3, #5
 80102ca:	781b      	ldrb	r3, [r3, #0]
 80102cc:	091b      	lsrs	r3, r3, #4
 80102ce:	b2db      	uxtb	r3, r3
 80102d0:	109b      	asrs	r3, r3, #2
 80102d2:	b2db      	uxtb	r3, r3
 80102d4:	f003 0303 	and.w	r3, r3, #3
 80102d8:	b2da      	uxtb	r2, r3
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	72da      	strb	r2, [r3, #11]
    rc_ctrl->mouse.x = sbus_buf[6] | (sbus_buf[7] << 8);                    //!< Mouse X axis
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	3306      	adds	r3, #6
 80102e2:	781b      	ldrb	r3, [r3, #0]
 80102e4:	b21a      	sxth	r2, r3
 80102e6:	683b      	ldr	r3, [r7, #0]
 80102e8:	3307      	adds	r3, #7
 80102ea:	781b      	ldrb	r3, [r3, #0]
 80102ec:	021b      	lsls	r3, r3, #8
 80102ee:	b21b      	sxth	r3, r3
 80102f0:	4313      	orrs	r3, r2
 80102f2:	b21a      	sxth	r2, r3
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	819a      	strh	r2, [r3, #12]
    rc_ctrl->mouse.y = sbus_buf[8] | (sbus_buf[9] << 8);                    //!< Mouse Y axis
 80102f8:	683b      	ldr	r3, [r7, #0]
 80102fa:	3308      	adds	r3, #8
 80102fc:	781b      	ldrb	r3, [r3, #0]
 80102fe:	b21a      	sxth	r2, r3
 8010300:	683b      	ldr	r3, [r7, #0]
 8010302:	3309      	adds	r3, #9
 8010304:	781b      	ldrb	r3, [r3, #0]
 8010306:	021b      	lsls	r3, r3, #8
 8010308:	b21b      	sxth	r3, r3
 801030a:	4313      	orrs	r3, r2
 801030c:	b21a      	sxth	r2, r3
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	81da      	strh	r2, [r3, #14]
    rc_ctrl->mouse.z = sbus_buf[10] | (sbus_buf[11] << 8);                  //!< Mouse Z axis
 8010312:	683b      	ldr	r3, [r7, #0]
 8010314:	330a      	adds	r3, #10
 8010316:	781b      	ldrb	r3, [r3, #0]
 8010318:	b21a      	sxth	r2, r3
 801031a:	683b      	ldr	r3, [r7, #0]
 801031c:	330b      	adds	r3, #11
 801031e:	781b      	ldrb	r3, [r3, #0]
 8010320:	021b      	lsls	r3, r3, #8
 8010322:	b21b      	sxth	r3, r3
 8010324:	4313      	orrs	r3, r2
 8010326:	b21a      	sxth	r2, r3
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	821a      	strh	r2, [r3, #16]
    rc_ctrl->mouse.press_l = sbus_buf[12];                                  //!< Mouse Left Is Press ?
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	7b1a      	ldrb	r2, [r3, #12]
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	749a      	strb	r2, [r3, #18]
    rc_ctrl->mouse.press_r = sbus_buf[13];                                  //!< Mouse Right Is Press ?
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	7b5a      	ldrb	r2, [r3, #13]
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	74da      	strb	r2, [r3, #19]
    rc_ctrl->key.v = sbus_buf[14] | (sbus_buf[15] << 8);                    //!< KeyBoard value
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	330e      	adds	r3, #14
 8010340:	781b      	ldrb	r3, [r3, #0]
 8010342:	b21a      	sxth	r2, r3
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	330f      	adds	r3, #15
 8010348:	781b      	ldrb	r3, [r3, #0]
 801034a:	021b      	lsls	r3, r3, #8
 801034c:	b21b      	sxth	r3, r3
 801034e:	4313      	orrs	r3, r2
 8010350:	b21b      	sxth	r3, r3
 8010352:	b29a      	uxth	r2, r3
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	829a      	strh	r2, [r3, #20]
    rc_ctrl->rc.ch[4] = sbus_buf[16] | (sbus_buf[17] << 8);                 //NULL
 8010358:	683b      	ldr	r3, [r7, #0]
 801035a:	3310      	adds	r3, #16
 801035c:	781b      	ldrb	r3, [r3, #0]
 801035e:	b21a      	sxth	r2, r3
 8010360:	683b      	ldr	r3, [r7, #0]
 8010362:	3311      	adds	r3, #17
 8010364:	781b      	ldrb	r3, [r3, #0]
 8010366:	021b      	lsls	r3, r3, #8
 8010368:	b21b      	sxth	r3, r3
 801036a:	4313      	orrs	r3, r2
 801036c:	b21a      	sxth	r2, r3
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	811a      	strh	r2, [r3, #8]

    rc_ctrl->rc.ch[0] -= RC_CH_VALUE_OFFSET;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f9b3 3000 	ldrsh.w	r3, [r3]
 8010378:	b29b      	uxth	r3, r3
 801037a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801037e:	b29b      	uxth	r3, r3
 8010380:	b21a      	sxth	r2, r3
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	801a      	strh	r2, [r3, #0]
    rc_ctrl->rc.ch[1] -= RC_CH_VALUE_OFFSET;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801038c:	b29b      	uxth	r3, r3
 801038e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010392:	b29b      	uxth	r3, r3
 8010394:	b21a      	sxth	r2, r3
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	805a      	strh	r2, [r3, #2]
    rc_ctrl->rc.ch[2] -= RC_CH_VALUE_OFFSET;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80103a0:	b29b      	uxth	r3, r3
 80103a2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80103a6:	b29b      	uxth	r3, r3
 80103a8:	b21a      	sxth	r2, r3
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	809a      	strh	r2, [r3, #4]
    rc_ctrl->rc.ch[3] -= RC_CH_VALUE_OFFSET;
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80103b4:	b29b      	uxth	r3, r3
 80103b6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80103ba:	b29b      	uxth	r3, r3
 80103bc:	b21a      	sxth	r2, r3
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	80da      	strh	r2, [r3, #6]
    rc_ctrl->rc.ch[4] -= RC_CH_VALUE_OFFSET;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80103c8:	b29b      	uxth	r3, r3
 80103ca:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80103ce:	b29b      	uxth	r3, r3
 80103d0:	b21a      	sxth	r2, r3
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	811a      	strh	r2, [r3, #8]
}
 80103d6:	370c      	adds	r7, #12
 80103d8:	46bd      	mov	sp, r7
 80103da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103de:	4770      	bx	lr

080103e0 <refree_buffer_handler>:
  * @brief       handle received rc data
  * @param[out]  rc:   structure to save handled rc data
  * @param[in]   buff: the buff which saved raw rc data
  * @retval 
  */
void refree_buffer_handler(uint8_t *buf, uint16_t len){
 80103e0:	b5b0      	push	{r4, r5, r7, lr}
 80103e2:	b084      	sub	sp, #16
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
 80103e8:	460b      	mov	r3, r1
 80103ea:	807b      	strh	r3, [r7, #2]
	
	for(uint8_t i = 0; i <= len - 5; ++i){
 80103ec:	2300      	movs	r3, #0
 80103ee:	73fb      	strb	r3, [r7, #15]
 80103f0:	e15c      	b.n	80106ac <refree_buffer_handler+0x2cc>
		
		// Find the header
		if(buf[i] == 0xA5){
 80103f2:	7bfb      	ldrb	r3, [r7, #15]
 80103f4:	687a      	ldr	r2, [r7, #4]
 80103f6:	4413      	add	r3, r2
 80103f8:	781b      	ldrb	r3, [r3, #0]
 80103fa:	2ba5      	cmp	r3, #165	; 0xa5
 80103fc:	f040 8153 	bne.w	80106a6 <refree_buffer_handler+0x2c6>
			// Not correct header
			if(!verify_CRC8_check_sum(buf + i, 5)){
 8010400:	7bfb      	ldrb	r3, [r7, #15]
 8010402:	687a      	ldr	r2, [r7, #4]
 8010404:	4413      	add	r3, r2
 8010406:	2105      	movs	r1, #5
 8010408:	4618      	mov	r0, r3
 801040a:	f7fc f9b9 	bl	800c780 <verify_CRC8_check_sum>
 801040e:	4603      	mov	r3, r0
 8010410:	2b00      	cmp	r3, #0
 8010412:	f000 813f 	beq.w	8010694 <refree_buffer_handler+0x2b4>
				continue;
			}
			
			// Get length
			uint16_t data_length = (uint16_t)buf[i + 2] << 8 | buf[i + 1];
 8010416:	7bfb      	ldrb	r3, [r7, #15]
 8010418:	3302      	adds	r3, #2
 801041a:	687a      	ldr	r2, [r7, #4]
 801041c:	4413      	add	r3, r2
 801041e:	781b      	ldrb	r3, [r3, #0]
 8010420:	021b      	lsls	r3, r3, #8
 8010422:	b21a      	sxth	r2, r3
 8010424:	7bfb      	ldrb	r3, [r7, #15]
 8010426:	3301      	adds	r3, #1
 8010428:	6879      	ldr	r1, [r7, #4]
 801042a:	440b      	add	r3, r1
 801042c:	781b      	ldrb	r3, [r3, #0]
 801042e:	b21b      	sxth	r3, r3
 8010430:	4313      	orrs	r3, r2
 8010432:	b21b      	sxth	r3, r3
 8010434:	81bb      	strh	r3, [r7, #12]
			
			// Ensure all data is in buffer
			if(i + data_length > len){
 8010436:	7bfa      	ldrb	r2, [r7, #15]
 8010438:	89bb      	ldrh	r3, [r7, #12]
 801043a:	441a      	add	r2, r3
 801043c:	887b      	ldrh	r3, [r7, #2]
 801043e:	429a      	cmp	r2, r3
 8010440:	f300 812a 	bgt.w	8010698 <refree_buffer_handler+0x2b8>
				continue;
			}
			
			// Verify CRC16 of whole package
			if(!verify_CRC16_check_sum(buf + i, 9 + data_length)){
 8010444:	7bfb      	ldrb	r3, [r7, #15]
 8010446:	687a      	ldr	r2, [r7, #4]
 8010448:	441a      	add	r2, r3
 801044a:	89bb      	ldrh	r3, [r7, #12]
 801044c:	3309      	adds	r3, #9
 801044e:	4619      	mov	r1, r3
 8010450:	4610      	mov	r0, r2
 8010452:	f7fc f9e9 	bl	800c828 <verify_CRC16_check_sum>
 8010456:	4603      	mov	r3, r0
 8010458:	2b00      	cmp	r3, #0
 801045a:	f000 811f 	beq.w	801069c <refree_buffer_handler+0x2bc>
				continue;
			}
			
			// Get CMD_ID
			uint16_t cmd_id;
			memcpy((void*)&cmd_id, buf + i + 5, sizeof(uint16_t));
 801045e:	7bfb      	ldrb	r3, [r7, #15]
 8010460:	3305      	adds	r3, #5
 8010462:	687a      	ldr	r2, [r7, #4]
 8010464:	4413      	add	r3, r2
 8010466:	881b      	ldrh	r3, [r3, #0]
 8010468:	b29b      	uxth	r3, r3
 801046a:	817b      	strh	r3, [r7, #10]
			
			switch(cmd_id){
 801046c:	897b      	ldrh	r3, [r7, #10]
 801046e:	f240 3201 	movw	r2, #769	; 0x301
 8010472:	4293      	cmp	r3, r2
 8010474:	f000 8104 	beq.w	8010680 <refree_buffer_handler+0x2a0>
 8010478:	f240 3201 	movw	r2, #769	; 0x301
 801047c:	4293      	cmp	r3, r2
 801047e:	f300 810f 	bgt.w	80106a0 <refree_buffer_handler+0x2c0>
 8010482:	f5b3 7f02 	cmp.w	r3, #520	; 0x208
 8010486:	f300 810b 	bgt.w	80106a0 <refree_buffer_handler+0x2c0>
 801048a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801048e:	dc10      	bgt.n	80104b2 <refree_buffer_handler+0xd2>
 8010490:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 8010494:	f280 8104 	bge.w	80106a0 <refree_buffer_handler+0x2c0>
 8010498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801049c:	dc22      	bgt.n	80104e4 <refree_buffer_handler+0x104>
 801049e:	2b03      	cmp	r3, #3
 80104a0:	d048      	beq.n	8010534 <refree_buffer_handler+0x154>
 80104a2:	2b03      	cmp	r3, #3
 80104a4:	f300 80fc 	bgt.w	80106a0 <refree_buffer_handler+0x2c0>
 80104a8:	2b01      	cmp	r3, #1
 80104aa:	d02d      	beq.n	8010508 <refree_buffer_handler+0x128>
 80104ac:	2b02      	cmp	r3, #2
 80104ae:	d039      	beq.n	8010524 <refree_buffer_handler+0x144>
            memcpy(&student_interactive_data, buf + i + 7, sizeof(student_interactive_data));
        }
        break;
        default:
        {
            break;
 80104b0:	e0f6      	b.n	80106a0 <refree_buffer_handler+0x2c0>
 80104b2:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 80104b6:	2b07      	cmp	r3, #7
 80104b8:	f200 80f2 	bhi.w	80106a0 <refree_buffer_handler+0x2c0>
 80104bc:	a201      	add	r2, pc, #4	; (adr r2, 80104c4 <refree_buffer_handler+0xe4>)
 80104be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104c2:	bf00      	nop
 80104c4:	080105a7 	.word	0x080105a7
 80104c8:	080105d3 	.word	0x080105d3
 80104cc:	080105ef 	.word	0x080105ef
 80104d0:	0801060b 	.word	0x0801060b
 80104d4:	0801061b 	.word	0x0801061b
 80104d8:	0801062b 	.word	0x0801062b
 80104dc:	08010655 	.word	0x08010655
 80104e0:	0801066d 	.word	0x0801066d
 80104e4:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 80104e8:	2b04      	cmp	r3, #4
 80104ea:	f200 80d9 	bhi.w	80106a0 <refree_buffer_handler+0x2c0>
 80104ee:	a201      	add	r2, pc, #4	; (adr r2, 80104f4 <refree_buffer_handler+0x114>)
 80104f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104f4:	08010561 	.word	0x08010561
 80104f8:	08010573 	.word	0x08010573
 80104fc:	080106a1 	.word	0x080106a1
 8010500:	08010585 	.word	0x08010585
 8010504:	08010597 	.word	0x08010597
            memcpy(&game_status, buf + i + 7, sizeof(game_status));
 8010508:	7bfb      	ldrb	r3, [r7, #15]
 801050a:	3307      	adds	r3, #7
 801050c:	687a      	ldr	r2, [r7, #4]
 801050e:	441a      	add	r2, r3
 8010510:	4b6c      	ldr	r3, [pc, #432]	; (80106c4 <refree_buffer_handler+0x2e4>)
 8010512:	6810      	ldr	r0, [r2, #0]
 8010514:	6851      	ldr	r1, [r2, #4]
 8010516:	6018      	str	r0, [r3, #0]
 8010518:	6059      	str	r1, [r3, #4]
 801051a:	8911      	ldrh	r1, [r2, #8]
 801051c:	7a92      	ldrb	r2, [r2, #10]
 801051e:	8119      	strh	r1, [r3, #8]
 8010520:	729a      	strb	r2, [r3, #10]
        break;
 8010522:	e0c0      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&game_result, buf + i + 7, sizeof(game_result));
 8010524:	7bfb      	ldrb	r3, [r7, #15]
 8010526:	3307      	adds	r3, #7
 8010528:	687a      	ldr	r2, [r7, #4]
 801052a:	4413      	add	r3, r2
 801052c:	781a      	ldrb	r2, [r3, #0]
 801052e:	4b66      	ldr	r3, [pc, #408]	; (80106c8 <refree_buffer_handler+0x2e8>)
 8010530:	701a      	strb	r2, [r3, #0]
        break;
 8010532:	e0b8      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&game_robot_HP, buf + i + 7, sizeof(game_robot_HP));
 8010534:	7bfb      	ldrb	r3, [r7, #15]
 8010536:	3307      	adds	r3, #7
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	441a      	add	r2, r3
 801053c:	4b63      	ldr	r3, [pc, #396]	; (80106cc <refree_buffer_handler+0x2ec>)
 801053e:	6815      	ldr	r5, [r2, #0]
 8010540:	6854      	ldr	r4, [r2, #4]
 8010542:	6890      	ldr	r0, [r2, #8]
 8010544:	68d1      	ldr	r1, [r2, #12]
 8010546:	601d      	str	r5, [r3, #0]
 8010548:	605c      	str	r4, [r3, #4]
 801054a:	6098      	str	r0, [r3, #8]
 801054c:	60d9      	str	r1, [r3, #12]
 801054e:	6915      	ldr	r5, [r2, #16]
 8010550:	6954      	ldr	r4, [r2, #20]
 8010552:	6990      	ldr	r0, [r2, #24]
 8010554:	69d1      	ldr	r1, [r2, #28]
 8010556:	611d      	str	r5, [r3, #16]
 8010558:	615c      	str	r4, [r3, #20]
 801055a:	6198      	str	r0, [r3, #24]
 801055c:	61d9      	str	r1, [r3, #28]
        break;
 801055e:	e0a2      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&field_event, buf + i + 7, sizeof(field_event));
 8010560:	7bfb      	ldrb	r3, [r7, #15]
 8010562:	3307      	adds	r3, #7
 8010564:	687a      	ldr	r2, [r7, #4]
 8010566:	4413      	add	r3, r2
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	461a      	mov	r2, r3
 801056c:	4b58      	ldr	r3, [pc, #352]	; (80106d0 <refree_buffer_handler+0x2f0>)
 801056e:	601a      	str	r2, [r3, #0]
        break;
 8010570:	e099      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&supply_projectile_action, buf + i + 7, sizeof(supply_projectile_action));
 8010572:	7bfb      	ldrb	r3, [r7, #15]
 8010574:	3307      	adds	r3, #7
 8010576:	687a      	ldr	r2, [r7, #4]
 8010578:	4413      	add	r3, r2
 801057a:	681b      	ldr	r3, [r3, #0]
 801057c:	461a      	mov	r2, r3
 801057e:	4b55      	ldr	r3, [pc, #340]	; (80106d4 <refree_buffer_handler+0x2f4>)
 8010580:	601a      	str	r2, [r3, #0]
        break;
 8010582:	e090      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&referee_warning, buf + i + 7, sizeof(referee_warning));
 8010584:	7bfb      	ldrb	r3, [r7, #15]
 8010586:	3307      	adds	r3, #7
 8010588:	687a      	ldr	r2, [r7, #4]
 801058a:	4413      	add	r3, r2
 801058c:	881b      	ldrh	r3, [r3, #0]
 801058e:	b29b      	uxth	r3, r3
 8010590:	4a51      	ldr	r2, [pc, #324]	; (80106d8 <refree_buffer_handler+0x2f8>)
 8010592:	8013      	strh	r3, [r2, #0]
        break;
 8010594:	e087      	b.n	80106a6 <refree_buffer_handler+0x2c6>
						memcpy(&dart_remaining_time, buf + i + 7, sizeof(dart_remaining_time));
 8010596:	7bfb      	ldrb	r3, [r7, #15]
 8010598:	3307      	adds	r3, #7
 801059a:	687a      	ldr	r2, [r7, #4]
 801059c:	4413      	add	r3, r2
 801059e:	781a      	ldrb	r2, [r3, #0]
 80105a0:	4b4e      	ldr	r3, [pc, #312]	; (80106dc <refree_buffer_handler+0x2fc>)
 80105a2:	701a      	strb	r2, [r3, #0]
				break;
 80105a4:	e07f      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&robot_state, buf + i + 7, sizeof(robot_state));
 80105a6:	7bfb      	ldrb	r3, [r7, #15]
 80105a8:	3307      	adds	r3, #7
 80105aa:	687a      	ldr	r2, [r7, #4]
 80105ac:	441a      	add	r2, r3
 80105ae:	4b4c      	ldr	r3, [pc, #304]	; (80106e0 <refree_buffer_handler+0x300>)
 80105b0:	6810      	ldr	r0, [r2, #0]
 80105b2:	6851      	ldr	r1, [r2, #4]
 80105b4:	6895      	ldr	r5, [r2, #8]
 80105b6:	68d4      	ldr	r4, [r2, #12]
 80105b8:	6018      	str	r0, [r3, #0]
 80105ba:	6059      	str	r1, [r3, #4]
 80105bc:	609d      	str	r5, [r3, #8]
 80105be:	60dc      	str	r4, [r3, #12]
 80105c0:	6910      	ldr	r0, [r2, #16]
 80105c2:	6951      	ldr	r1, [r2, #20]
 80105c4:	6118      	str	r0, [r3, #16]
 80105c6:	6159      	str	r1, [r3, #20]
 80105c8:	8b11      	ldrh	r1, [r2, #24]
 80105ca:	7e92      	ldrb	r2, [r2, #26]
 80105cc:	8319      	strh	r1, [r3, #24]
 80105ce:	769a      	strb	r2, [r3, #26]
        break;
 80105d0:	e069      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&power_heat_data, buf + i + 7, sizeof(power_heat_data));
 80105d2:	7bfb      	ldrb	r3, [r7, #15]
 80105d4:	3307      	adds	r3, #7
 80105d6:	687a      	ldr	r2, [r7, #4]
 80105d8:	441a      	add	r2, r3
 80105da:	4b42      	ldr	r3, [pc, #264]	; (80106e4 <refree_buffer_handler+0x304>)
 80105dc:	6814      	ldr	r4, [r2, #0]
 80105de:	6850      	ldr	r0, [r2, #4]
 80105e0:	6891      	ldr	r1, [r2, #8]
 80105e2:	68d2      	ldr	r2, [r2, #12]
 80105e4:	601c      	str	r4, [r3, #0]
 80105e6:	6058      	str	r0, [r3, #4]
 80105e8:	6099      	str	r1, [r3, #8]
 80105ea:	60da      	str	r2, [r3, #12]
        break;
 80105ec:	e05b      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&game_robot_pos, buf + i + 7, sizeof(game_robot_pos));
 80105ee:	7bfb      	ldrb	r3, [r7, #15]
 80105f0:	3307      	adds	r3, #7
 80105f2:	687a      	ldr	r2, [r7, #4]
 80105f4:	441a      	add	r2, r3
 80105f6:	4b3c      	ldr	r3, [pc, #240]	; (80106e8 <refree_buffer_handler+0x308>)
 80105f8:	6814      	ldr	r4, [r2, #0]
 80105fa:	6850      	ldr	r0, [r2, #4]
 80105fc:	6891      	ldr	r1, [r2, #8]
 80105fe:	68d2      	ldr	r2, [r2, #12]
 8010600:	601c      	str	r4, [r3, #0]
 8010602:	6058      	str	r0, [r3, #4]
 8010604:	6099      	str	r1, [r3, #8]
 8010606:	60da      	str	r2, [r3, #12]
        break;
 8010608:	e04d      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&robot_buff, buf + i + 7, sizeof(robot_buff));
 801060a:	7bfb      	ldrb	r3, [r7, #15]
 801060c:	3307      	adds	r3, #7
 801060e:	687a      	ldr	r2, [r7, #4]
 8010610:	4413      	add	r3, r2
 8010612:	781a      	ldrb	r2, [r3, #0]
 8010614:	4b35      	ldr	r3, [pc, #212]	; (80106ec <refree_buffer_handler+0x30c>)
 8010616:	701a      	strb	r2, [r3, #0]
        break;
 8010618:	e045      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&robot_energy, buf + i + 7, sizeof(robot_energy));
 801061a:	7bfb      	ldrb	r3, [r7, #15]
 801061c:	3307      	adds	r3, #7
 801061e:	687a      	ldr	r2, [r7, #4]
 8010620:	4413      	add	r3, r2
 8010622:	781a      	ldrb	r2, [r3, #0]
 8010624:	4b32      	ldr	r3, [pc, #200]	; (80106f0 <refree_buffer_handler+0x310>)
 8010626:	701a      	strb	r2, [r3, #0]
        break;
 8010628:	e03d      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&robot_hurt, buf + i + 7, sizeof(robot_hurt));
 801062a:	7bfb      	ldrb	r3, [r7, #15]
 801062c:	3307      	adds	r3, #7
 801062e:	687a      	ldr	r2, [r7, #4]
 8010630:	4413      	add	r3, r2
 8010632:	781a      	ldrb	r2, [r3, #0]
 8010634:	4b2f      	ldr	r3, [pc, #188]	; (80106f4 <refree_buffer_handler+0x314>)
 8010636:	701a      	strb	r2, [r3, #0]
						if(robot_hurt.hurt_type == 0){
 8010638:	4b2e      	ldr	r3, [pc, #184]	; (80106f4 <refree_buffer_handler+0x314>)
 801063a:	781b      	ldrb	r3, [r3, #0]
 801063c:	f023 030f 	bic.w	r3, r3, #15
 8010640:	b2db      	uxtb	r3, r3
 8010642:	2b00      	cmp	r3, #0
 8010644:	d12e      	bne.n	80106a4 <refree_buffer_handler+0x2c4>
							hit_count++;
 8010646:	4b2c      	ldr	r3, [pc, #176]	; (80106f8 <refree_buffer_handler+0x318>)
 8010648:	881b      	ldrh	r3, [r3, #0]
 801064a:	3301      	adds	r3, #1
 801064c:	b29a      	uxth	r2, r3
 801064e:	4b2a      	ldr	r3, [pc, #168]	; (80106f8 <refree_buffer_handler+0x318>)
 8010650:	801a      	strh	r2, [r3, #0]
        break;
 8010652:	e027      	b.n	80106a4 <refree_buffer_handler+0x2c4>
            memcpy(&shoot_data, buf + i + 7, sizeof(shoot_data));
 8010654:	7bfb      	ldrb	r3, [r7, #15]
 8010656:	3307      	adds	r3, #7
 8010658:	687a      	ldr	r2, [r7, #4]
 801065a:	441a      	add	r2, r3
 801065c:	4b27      	ldr	r3, [pc, #156]	; (80106fc <refree_buffer_handler+0x31c>)
 801065e:	6811      	ldr	r1, [r2, #0]
 8010660:	6019      	str	r1, [r3, #0]
 8010662:	8891      	ldrh	r1, [r2, #4]
 8010664:	7992      	ldrb	r2, [r2, #6]
 8010666:	8099      	strh	r1, [r3, #4]
 8010668:	719a      	strb	r2, [r3, #6]
        break;
 801066a:	e01c      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&bullet_remaining, buf + i + 7, sizeof(bullet_remaining));
 801066c:	7bfb      	ldrb	r3, [r7, #15]
 801066e:	3307      	adds	r3, #7
 8010670:	687a      	ldr	r2, [r7, #4]
 8010672:	441a      	add	r2, r3
 8010674:	4b22      	ldr	r3, [pc, #136]	; (8010700 <refree_buffer_handler+0x320>)
 8010676:	6811      	ldr	r1, [r2, #0]
 8010678:	6019      	str	r1, [r3, #0]
 801067a:	8892      	ldrh	r2, [r2, #4]
 801067c:	809a      	strh	r2, [r3, #4]
        break;
 801067e:	e012      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            memcpy(&student_interactive_data, buf + i + 7, sizeof(student_interactive_data));
 8010680:	7bfb      	ldrb	r3, [r7, #15]
 8010682:	3307      	adds	r3, #7
 8010684:	687a      	ldr	r2, [r7, #4]
 8010686:	441a      	add	r2, r3
 8010688:	4b1e      	ldr	r3, [pc, #120]	; (8010704 <refree_buffer_handler+0x324>)
 801068a:	6811      	ldr	r1, [r2, #0]
 801068c:	6019      	str	r1, [r3, #0]
 801068e:	8892      	ldrh	r2, [r2, #4]
 8010690:	809a      	strh	r2, [r3, #4]
        break;
 8010692:	e008      	b.n	80106a6 <refree_buffer_handler+0x2c6>
				continue;
 8010694:	bf00      	nop
 8010696:	e006      	b.n	80106a6 <refree_buffer_handler+0x2c6>
				continue;
 8010698:	bf00      	nop
 801069a:	e004      	b.n	80106a6 <refree_buffer_handler+0x2c6>
				continue;
 801069c:	bf00      	nop
 801069e:	e002      	b.n	80106a6 <refree_buffer_handler+0x2c6>
            break;
 80106a0:	bf00      	nop
 80106a2:	e000      	b.n	80106a6 <refree_buffer_handler+0x2c6>
        break;
 80106a4:	bf00      	nop
	for(uint8_t i = 0; i <= len - 5; ++i){
 80106a6:	7bfb      	ldrb	r3, [r7, #15]
 80106a8:	3301      	adds	r3, #1
 80106aa:	73fb      	strb	r3, [r7, #15]
 80106ac:	887b      	ldrh	r3, [r7, #2]
 80106ae:	1f1a      	subs	r2, r3, #4
 80106b0:	7bfb      	ldrb	r3, [r7, #15]
 80106b2:	429a      	cmp	r2, r3
 80106b4:	f73f ae9d 	bgt.w	80103f2 <refree_buffer_handler+0x12>
        }
			}
		}
	}
}
 80106b8:	bf00      	nop
 80106ba:	bf00      	nop
 80106bc:	3710      	adds	r7, #16
 80106be:	46bd      	mov	sp, r7
 80106c0:	bdb0      	pop	{r4, r5, r7, pc}
 80106c2:	bf00      	nop
 80106c4:	20005620 	.word	0x20005620
 80106c8:	20005730 	.word	0x20005730
 80106cc:	20005758 	.word	0x20005758
 80106d0:	2000561c 	.word	0x2000561c
 80106d4:	2000560c 	.word	0x2000560c
 80106d8:	200056f8 	.word	0x200056f8
 80106dc:	2000572c 	.word	0x2000572c
 80106e0:	20005734 	.word	0x20005734
 80106e4:	200055fc 	.word	0x200055fc
 80106e8:	20005708 	.word	0x20005708
 80106ec:	20005704 	.word	0x20005704
 80106f0:	200056f4 	.word	0x200056f4
 80106f4:	20005618 	.word	0x20005618
 80106f8:	20004f0c 	.word	0x20004f0c
 80106fc:	20005610 	.word	0x20005610
 8010700:	200056fc 	.word	0x200056fc
 8010704:	20005750 	.word	0x20005750

08010708 <uart_rx_idle_callback>:
  * @brief      clear idle it flag after uart receive a frame data
  * @param[in]  huart: uart IRQHandler id
  * @retval  
  */
static void uart_rx_idle_callback(UART_HandleTypeDef* huart)
{
 8010708:	b580      	push	{r7, lr}
 801070a:	b084      	sub	sp, #16
 801070c:	af00      	add	r7, sp, #0
 801070e:	6078      	str	r0, [r7, #4]
	/* clear idle it flag avoid idle interrupt all the time */
	__HAL_UART_CLEAR_IDLEFLAG(huart);
 8010710:	2300      	movs	r3, #0
 8010712:	60fb      	str	r3, [r7, #12]
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	60fb      	str	r3, [r7, #12]
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	685b      	ldr	r3, [r3, #4]
 8010722:	60fb      	str	r3, [r7, #12]
 8010724:	68fb      	ldr	r3, [r7, #12]

	/* handle received data in idle interrupt */
	if (huart == &DBUS_HUART)
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	4a2b      	ldr	r2, [pc, #172]	; (80107d8 <uart_rx_idle_callback+0xd0>)
 801072a:	4293      	cmp	r3, r2
 801072c:	d128      	bne.n	8010780 <uart_rx_idle_callback+0x78>
	{
		/* clear DMA transfer complete flag */
		__HAL_DMA_DISABLE(huart->hdmarx);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	681a      	ldr	r2, [r3, #0]
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801073a:	681b      	ldr	r3, [r3, #0]
 801073c:	f022 0201 	bic.w	r2, r2, #1
 8010740:	601a      	str	r2, [r3, #0]

		/* handle dbus data dbus_buf from DMA */
		if ((DBUS_MAX_LEN - dma_current_data_counter(huart->hdmarx->Instance)) == DBUS_BUFLEN)
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010746:	681b      	ldr	r3, [r3, #0]
 8010748:	4618      	mov	r0, r3
 801074a:	f7ff fd1e 	bl	801018a <dma_current_data_counter>
 801074e:	4603      	mov	r3, r0
 8010750:	f1c3 0332 	rsb	r3, r3, #50	; 0x32
 8010754:	2b12      	cmp	r3, #18
 8010756:	d103      	bne.n	8010760 <uart_rx_idle_callback+0x58>
		{
			rc_callback_handler(&rc, dbus_buf);	
 8010758:	4920      	ldr	r1, [pc, #128]	; (80107dc <uart_rx_idle_callback+0xd4>)
 801075a:	4821      	ldr	r0, [pc, #132]	; (80107e0 <uart_rx_idle_callback+0xd8>)
 801075c:	f7ff fd22 	bl	80101a4 <rc_callback_handler>
		}
		
		/* restart dma transmission */
		__HAL_DMA_SET_COUNTER(huart->hdmarx, DBUS_MAX_LEN);
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	2232      	movs	r2, #50	; 0x32
 8010768:	605a      	str	r2, [r3, #4]
		__HAL_DMA_ENABLE(huart->hdmarx);
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	681a      	ldr	r2, [r3, #0]
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	f042 0201 	orr.w	r2, r2, #1
 801077c:	601a      	str	r2, [r3, #0]
		__HAL_DMA_SET_COUNTER(huart->hdmarx, REFREE_MAX_LEN);
		// __HAL_DMA_ENABLE(huart->hdmarx);
		
		HAL_UART_Receive_DMA(huart, refree_buf, REFREE_MAX_LEN);//Restart DMA
	}
}
 801077e:	e026      	b.n	80107ce <uart_rx_idle_callback+0xc6>
	else if (huart == &huart6)
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	4a18      	ldr	r2, [pc, #96]	; (80107e4 <uart_rx_idle_callback+0xdc>)
 8010784:	4293      	cmp	r3, r2
 8010786:	d122      	bne.n	80107ce <uart_rx_idle_callback+0xc6>
		temp = huart1.Instance->SR;
 8010788:	4b13      	ldr	r3, [pc, #76]	; (80107d8 <uart_rx_idle_callback+0xd0>)
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	681b      	ldr	r3, [r3, #0]
 801078e:	60bb      	str	r3, [r7, #8]
		temp = huart1.Instance->DR;
 8010790:	4b11      	ldr	r3, [pc, #68]	; (80107d8 <uart_rx_idle_callback+0xd0>)
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	685b      	ldr	r3, [r3, #4]
 8010796:	60bb      	str	r3, [r7, #8]
		HAL_UART_DMAStop(huart);
 8010798:	6878      	ldr	r0, [r7, #4]
 801079a:	f7f5 fd56 	bl	800624a <HAL_UART_DMAStop>
		refree_buffer_handler(refree_buf, REFREE_MAX_LEN - dma_current_data_counter(huart->hdmarx->Instance));	
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	4618      	mov	r0, r3
 80107a6:	f7ff fcf0 	bl	801018a <dma_current_data_counter>
 80107aa:	4603      	mov	r3, r0
 80107ac:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 80107b0:	b29b      	uxth	r3, r3
 80107b2:	4619      	mov	r1, r3
 80107b4:	480c      	ldr	r0, [pc, #48]	; (80107e8 <uart_rx_idle_callback+0xe0>)
 80107b6:	f7ff fe13 	bl	80103e0 <refree_buffer_handler>
		__HAL_DMA_SET_COUNTER(huart->hdmarx, REFREE_MAX_LEN);
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	22c8      	movs	r2, #200	; 0xc8
 80107c2:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, refree_buf, REFREE_MAX_LEN);//Restart DMA
 80107c4:	22c8      	movs	r2, #200	; 0xc8
 80107c6:	4908      	ldr	r1, [pc, #32]	; (80107e8 <uart_rx_idle_callback+0xe0>)
 80107c8:	6878      	ldr	r0, [r7, #4]
 80107ca:	f7f5 fd0e 	bl	80061ea <HAL_UART_Receive_DMA>
}
 80107ce:	bf00      	nop
 80107d0:	3710      	adds	r7, #16
 80107d2:	46bd      	mov	sp, r7
 80107d4:	bd80      	pop	{r7, pc}
 80107d6:	bf00      	nop
 80107d8:	20005a1c 	.word	0x20005a1c
 80107dc:	20005718 	.word	0x20005718
 80107e0:	200055e4 	.word	0x200055e4
 80107e4:	20005a60 	.word	0x20005a60
 80107e8:	2000562c 	.word	0x2000562c

080107ec <uart_receive_handler>:
  * @brief      callback this function when uart interrupt 
  * @param[in]  huart: uart IRQHandler id
  * @retval  
  */
void uart_receive_handler(UART_HandleTypeDef *huart)
{  
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b082      	sub	sp, #8
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	6078      	str	r0, [r7, #4]
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) && 
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	f003 0310 	and.w	r3, r3, #16
 80107fe:	2b10      	cmp	r3, #16
 8010800:	d109      	bne.n	8010816 <uart_receive_handler+0x2a>
			__HAL_UART_GET_IT_SOURCE(huart, UART_IT_IDLE))
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	68db      	ldr	r3, [r3, #12]
 8010808:	f003 0310 	and.w	r3, r3, #16
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) && 
 801080c:	2b00      	cmp	r3, #0
 801080e:	d002      	beq.n	8010816 <uart_receive_handler+0x2a>
	{
		uart_rx_idle_callback(huart);
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f7ff ff79 	bl	8010708 <uart_rx_idle_callback>
	}
}
 8010816:	bf00      	nop
 8010818:	3708      	adds	r7, #8
 801081a:	46bd      	mov	sp, r7
 801081c:	bd80      	pop	{r7, pc}
	...

08010820 <dbus_uart_init>:
  * @brief   initialize dbus uart device 
  * @param   
  * @retval  
  */
void dbus_uart_init(void)
{
 8010820:	b580      	push	{r7, lr}
 8010822:	b082      	sub	sp, #8
 8010824:	af00      	add	r7, sp, #0
	/* open uart idle it */
	__HAL_UART_CLEAR_IDLEFLAG(&DBUS_HUART);
 8010826:	2300      	movs	r3, #0
 8010828:	607b      	str	r3, [r7, #4]
 801082a:	4b0d      	ldr	r3, [pc, #52]	; (8010860 <dbus_uart_init+0x40>)
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	607b      	str	r3, [r7, #4]
 8010832:	4b0b      	ldr	r3, [pc, #44]	; (8010860 <dbus_uart_init+0x40>)
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	685b      	ldr	r3, [r3, #4]
 8010838:	607b      	str	r3, [r7, #4]
 801083a:	687b      	ldr	r3, [r7, #4]
	__HAL_UART_ENABLE_IT(&DBUS_HUART, UART_IT_IDLE);
 801083c:	4b08      	ldr	r3, [pc, #32]	; (8010860 <dbus_uart_init+0x40>)
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	68da      	ldr	r2, [r3, #12]
 8010842:	4b07      	ldr	r3, [pc, #28]	; (8010860 <dbus_uart_init+0x40>)
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	f042 0210 	orr.w	r2, r2, #16
 801084a:	60da      	str	r2, [r3, #12]

	uart_receive_dma_no_it(&DBUS_HUART, dbus_buf, DBUS_MAX_LEN);
 801084c:	2232      	movs	r2, #50	; 0x32
 801084e:	4905      	ldr	r1, [pc, #20]	; (8010864 <dbus_uart_init+0x44>)
 8010850:	4803      	ldr	r0, [pc, #12]	; (8010860 <dbus_uart_init+0x40>)
 8010852:	f7ff fc5f 	bl	8010114 <uart_receive_dma_no_it>
}
 8010856:	bf00      	nop
 8010858:	3708      	adds	r7, #8
 801085a:	46bd      	mov	sp, r7
 801085c:	bd80      	pop	{r7, pc}
 801085e:	bf00      	nop
 8010860:	20005a1c 	.word	0x20005a1c
 8010864:	20005718 	.word	0x20005718

08010868 <refree_uart_init>:

void refree_uart_init(void){
 8010868:	b580      	push	{r7, lr}
 801086a:	af00      	add	r7, sp, #0
	/* open uart idle it 
	__HAL_UART_CLEAR_IDLEFLAG(&REFREE_HUART);
	__HAL_UART_ENABLE_IT(&REFREE_HUART, UART_IT_IDLE);
	*/
	__HAL_UART_ENABLE_IT(&REFREE_HUART, UART_IT_IDLE);//??idle??
 801086c:	4b07      	ldr	r3, [pc, #28]	; (801088c <refree_uart_init+0x24>)
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	68da      	ldr	r2, [r3, #12]
 8010872:	4b06      	ldr	r3, [pc, #24]	; (801088c <refree_uart_init+0x24>)
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	f042 0210 	orr.w	r2, r2, #16
 801087a:	60da      	str	r2, [r3, #12]
	HAL_UART_Receive_DMA(&REFREE_HUART, refree_buf, REFREE_MAX_LEN);//??DMA??,????rx_buffer????
 801087c:	22c8      	movs	r2, #200	; 0xc8
 801087e:	4904      	ldr	r1, [pc, #16]	; (8010890 <refree_uart_init+0x28>)
 8010880:	4802      	ldr	r0, [pc, #8]	; (801088c <refree_uart_init+0x24>)
 8010882:	f7f5 fcb2 	bl	80061ea <HAL_UART_Receive_DMA>
	
	//uart_receive_dma_no_it(&REFREE_HUART, refree_buf, REFREE_MAX_LEN);	
}
 8010886:	bf00      	nop
 8010888:	bd80      	pop	{r7, pc}
 801088a:	bf00      	nop
 801088c:	20005a60 	.word	0x20005a60
 8010890:	2000562c 	.word	0x2000562c

08010894 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8010894:	b580      	push	{r7, lr}
 8010896:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8010898:	4b17      	ldr	r3, [pc, #92]	; (80108f8 <MX_CAN1_Init+0x64>)
 801089a:	4a18      	ldr	r2, [pc, #96]	; (80108fc <MX_CAN1_Init+0x68>)
 801089c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 801089e:	4b16      	ldr	r3, [pc, #88]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108a0:	2203      	movs	r2, #3
 80108a2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80108a4:	4b14      	ldr	r3, [pc, #80]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108a6:	2200      	movs	r2, #0
 80108a8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80108aa:	4b13      	ldr	r3, [pc, #76]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108ac:	2200      	movs	r2, #0
 80108ae:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80108b0:	4b11      	ldr	r3, [pc, #68]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108b2:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80108b6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 80108b8:	4b0f      	ldr	r3, [pc, #60]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108ba:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80108be:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80108c0:	4b0d      	ldr	r3, [pc, #52]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108c2:	2200      	movs	r2, #0
 80108c4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80108c6:	4b0c      	ldr	r3, [pc, #48]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108c8:	2200      	movs	r2, #0
 80108ca:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80108cc:	4b0a      	ldr	r3, [pc, #40]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108ce:	2200      	movs	r2, #0
 80108d0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80108d2:	4b09      	ldr	r3, [pc, #36]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108d4:	2200      	movs	r2, #0
 80108d6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80108d8:	4b07      	ldr	r3, [pc, #28]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108da:	2200      	movs	r2, #0
 80108dc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80108de:	4b06      	ldr	r3, [pc, #24]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108e0:	2200      	movs	r2, #0
 80108e2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80108e4:	4804      	ldr	r0, [pc, #16]	; (80108f8 <MX_CAN1_Init+0x64>)
 80108e6:	f7f0 fb83 	bl	8000ff0 <HAL_CAN_Init>
 80108ea:	4603      	mov	r3, r0
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d001      	beq.n	80108f4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80108f0:	f000 fafa 	bl	8010ee8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80108f4:	bf00      	nop
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	20005778 	.word	0x20005778
 80108fc:	40006400 	.word	0x40006400

08010900 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8010900:	b580      	push	{r7, lr}
 8010902:	b08a      	sub	sp, #40	; 0x28
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010908:	f107 0314 	add.w	r3, r7, #20
 801090c:	2200      	movs	r2, #0
 801090e:	601a      	str	r2, [r3, #0]
 8010910:	605a      	str	r2, [r3, #4]
 8010912:	609a      	str	r2, [r3, #8]
 8010914:	60da      	str	r2, [r3, #12]
 8010916:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	681b      	ldr	r3, [r3, #0]
 801091c:	4a1d      	ldr	r2, [pc, #116]	; (8010994 <HAL_CAN_MspInit+0x94>)
 801091e:	4293      	cmp	r3, r2
 8010920:	d133      	bne.n	801098a <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8010922:	2300      	movs	r3, #0
 8010924:	613b      	str	r3, [r7, #16]
 8010926:	4b1c      	ldr	r3, [pc, #112]	; (8010998 <HAL_CAN_MspInit+0x98>)
 8010928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801092a:	4a1b      	ldr	r2, [pc, #108]	; (8010998 <HAL_CAN_MspInit+0x98>)
 801092c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8010930:	6413      	str	r3, [r2, #64]	; 0x40
 8010932:	4b19      	ldr	r3, [pc, #100]	; (8010998 <HAL_CAN_MspInit+0x98>)
 8010934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801093a:	613b      	str	r3, [r7, #16]
 801093c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 801093e:	2300      	movs	r3, #0
 8010940:	60fb      	str	r3, [r7, #12]
 8010942:	4b15      	ldr	r3, [pc, #84]	; (8010998 <HAL_CAN_MspInit+0x98>)
 8010944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010946:	4a14      	ldr	r2, [pc, #80]	; (8010998 <HAL_CAN_MspInit+0x98>)
 8010948:	f043 0308 	orr.w	r3, r3, #8
 801094c:	6313      	str	r3, [r2, #48]	; 0x30
 801094e:	4b12      	ldr	r3, [pc, #72]	; (8010998 <HAL_CAN_MspInit+0x98>)
 8010950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010952:	f003 0308 	and.w	r3, r3, #8
 8010956:	60fb      	str	r3, [r7, #12]
 8010958:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 801095a:	2303      	movs	r3, #3
 801095c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801095e:	2302      	movs	r3, #2
 8010960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010962:	2300      	movs	r3, #0
 8010964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010966:	2303      	movs	r3, #3
 8010968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 801096a:	2309      	movs	r3, #9
 801096c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801096e:	f107 0314 	add.w	r3, r7, #20
 8010972:	4619      	mov	r1, r3
 8010974:	4809      	ldr	r0, [pc, #36]	; (801099c <HAL_CAN_MspInit+0x9c>)
 8010976:	f7f1 fe9b 	bl	80026b0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 801097a:	2200      	movs	r2, #0
 801097c:	2102      	movs	r1, #2
 801097e:	2014      	movs	r0, #20
 8010980:	f7f1 fa50 	bl	8001e24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8010984:	2014      	movs	r0, #20
 8010986:	f7f1 fa69 	bl	8001e5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 801098a:	bf00      	nop
 801098c:	3728      	adds	r7, #40	; 0x28
 801098e:	46bd      	mov	sp, r7
 8010990:	bd80      	pop	{r7, pc}
 8010992:	bf00      	nop
 8010994:	40006400 	.word	0x40006400
 8010998:	40023800 	.word	0x40023800
 801099c:	40020c00 	.word	0x40020c00

080109a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	b082      	sub	sp, #8
 80109a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80109a6:	2300      	movs	r3, #0
 80109a8:	607b      	str	r3, [r7, #4]
 80109aa:	4b18      	ldr	r3, [pc, #96]	; (8010a0c <MX_DMA_Init+0x6c>)
 80109ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109ae:	4a17      	ldr	r2, [pc, #92]	; (8010a0c <MX_DMA_Init+0x6c>)
 80109b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80109b4:	6313      	str	r3, [r2, #48]	; 0x30
 80109b6:	4b15      	ldr	r3, [pc, #84]	; (8010a0c <MX_DMA_Init+0x6c>)
 80109b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80109ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80109be:	607b      	str	r3, [r7, #4]
 80109c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 2, 0);
 80109c2:	2200      	movs	r2, #0
 80109c4:	2102      	movs	r1, #2
 80109c6:	2039      	movs	r0, #57	; 0x39
 80109c8:	f7f1 fa2c 	bl	8001e24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80109cc:	2039      	movs	r0, #57	; 0x39
 80109ce:	f7f1 fa45 	bl	8001e5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 2, 0);
 80109d2:	2200      	movs	r2, #0
 80109d4:	2102      	movs	r1, #2
 80109d6:	203b      	movs	r0, #59	; 0x3b
 80109d8:	f7f1 fa24 	bl	8001e24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80109dc:	203b      	movs	r0, #59	; 0x3b
 80109de:	f7f1 fa3d 	bl	8001e5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 3, 0);
 80109e2:	2200      	movs	r2, #0
 80109e4:	2103      	movs	r1, #3
 80109e6:	203c      	movs	r0, #60	; 0x3c
 80109e8:	f7f1 fa1c 	bl	8001e24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80109ec:	203c      	movs	r0, #60	; 0x3c
 80109ee:	f7f1 fa35 	bl	8001e5c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 2, 0);
 80109f2:	2200      	movs	r2, #0
 80109f4:	2102      	movs	r1, #2
 80109f6:	2044      	movs	r0, #68	; 0x44
 80109f8:	f7f1 fa14 	bl	8001e24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80109fc:	2044      	movs	r0, #68	; 0x44
 80109fe:	f7f1 fa2d 	bl	8001e5c <HAL_NVIC_EnableIRQ>

}
 8010a02:	bf00      	nop
 8010a04:	3708      	adds	r7, #8
 8010a06:	46bd      	mov	sp, r7
 8010a08:	bd80      	pop	{r7, pc}
 8010a0a:	bf00      	nop
 8010a0c:	40023800 	.word	0x40023800

08010a10 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8010a10:	b480      	push	{r7}
 8010a12:	af00      	add	r7, sp, #0

}
 8010a14:	bf00      	nop
 8010a16:	46bd      	mov	sp, r7
 8010a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1c:	4770      	bx	lr

08010a1e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8010a1e:	b580      	push	{r7, lr}
 8010a20:	af00      	add	r7, sp, #0
return xTaskGetTickCount();//0;
 8010a22:	f7fa f9e7 	bl	800adf4 <xTaskGetTickCount>
 8010a26:	4603      	mov	r3, r0
}
 8010a28:	4618      	mov	r0, r3
 8010a2a:	bd80      	pop	{r7, pc}

08010a2c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8010a30:	4a14      	ldr	r2, [pc, #80]	; (8010a84 <MX_FREERTOS_Init+0x58>)
 8010a32:	2100      	movs	r1, #0
 8010a34:	4814      	ldr	r0, [pc, #80]	; (8010a88 <MX_FREERTOS_Init+0x5c>)
 8010a36:	f7f8 fff1 	bl	8009a1c <osThreadNew>
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	4a13      	ldr	r2, [pc, #76]	; (8010a8c <MX_FREERTOS_Init+0x60>)
 8010a3e:	6013      	str	r3, [r2, #0]

  /* creation of LED_Blink_Task */
  LED_Blink_TaskHandle = osThreadNew(LED_Task, NULL, &LED_Blink_Task_attributes);
 8010a40:	4a13      	ldr	r2, [pc, #76]	; (8010a90 <MX_FREERTOS_Init+0x64>)
 8010a42:	2100      	movs	r1, #0
 8010a44:	4813      	ldr	r0, [pc, #76]	; (8010a94 <MX_FREERTOS_Init+0x68>)
 8010a46:	f7f8 ffe9 	bl	8009a1c <osThreadNew>
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	4a12      	ldr	r2, [pc, #72]	; (8010a98 <MX_FREERTOS_Init+0x6c>)
 8010a4e:	6013      	str	r3, [r2, #0]

  /* creation of INS_Update_Task */
  INS_Update_TaskHandle = osThreadNew(INS_Task, NULL, &INS_Update_Task_attributes);
 8010a50:	4a12      	ldr	r2, [pc, #72]	; (8010a9c <MX_FREERTOS_Init+0x70>)
 8010a52:	2100      	movs	r1, #0
 8010a54:	4812      	ldr	r0, [pc, #72]	; (8010aa0 <MX_FREERTOS_Init+0x74>)
 8010a56:	f7f8 ffe1 	bl	8009a1c <osThreadNew>
 8010a5a:	4603      	mov	r3, r0
 8010a5c:	4a11      	ldr	r2, [pc, #68]	; (8010aa4 <MX_FREERTOS_Init+0x78>)
 8010a5e:	6013      	str	r3, [r2, #0]

  /* creation of Gimbal_Control */
  Gimbal_ControlHandle = osThreadNew(Gimbal_Task, NULL, &Gimbal_Control_attributes);
 8010a60:	4a11      	ldr	r2, [pc, #68]	; (8010aa8 <MX_FREERTOS_Init+0x7c>)
 8010a62:	2100      	movs	r1, #0
 8010a64:	4811      	ldr	r0, [pc, #68]	; (8010aac <MX_FREERTOS_Init+0x80>)
 8010a66:	f7f8 ffd9 	bl	8009a1c <osThreadNew>
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	4a10      	ldr	r2, [pc, #64]	; (8010ab0 <MX_FREERTOS_Init+0x84>)
 8010a6e:	6013      	str	r3, [r2, #0]

  /* creation of LCD_Refresh */
  LCD_RefreshHandle = osThreadNew(LCD_Task, NULL, &LCD_Refresh_attributes);
 8010a70:	4a10      	ldr	r2, [pc, #64]	; (8010ab4 <MX_FREERTOS_Init+0x88>)
 8010a72:	2100      	movs	r1, #0
 8010a74:	4810      	ldr	r0, [pc, #64]	; (8010ab8 <MX_FREERTOS_Init+0x8c>)
 8010a76:	f7f8 ffd1 	bl	8009a1c <osThreadNew>
 8010a7a:	4603      	mov	r3, r0
 8010a7c:	4a0f      	ldr	r2, [pc, #60]	; (8010abc <MX_FREERTOS_Init+0x90>)
 8010a7e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8010a80:	bf00      	nop
 8010a82:	bd80      	pop	{r7, pc}
 8010a84:	08015da4 	.word	0x08015da4
 8010a88:	08010ac1 	.word	0x08010ac1
 8010a8c:	200057a4 	.word	0x200057a4
 8010a90:	08015dc8 	.word	0x08015dc8
 8010a94:	08010d7d 	.word	0x08010d7d
 8010a98:	200057a0 	.word	0x200057a0
 8010a9c:	08015dec 	.word	0x08015dec
 8010aa0:	0800f0d5 	.word	0x0800f0d5
 8010aa4:	200057a8 	.word	0x200057a8
 8010aa8:	08015e10 	.word	0x08015e10
 8010aac:	0800e671 	.word	0x0800e671
 8010ab0:	200057ac 	.word	0x200057ac
 8010ab4:	08015e34 	.word	0x08015e34
 8010ab8:	0800ef99 	.word	0x0800ef99
 8010abc:	200057b0 	.word	0x200057b0

08010ac0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8010ac0:	b580      	push	{r7, lr}
 8010ac2:	b0b6      	sub	sp, #216	; 0xd8
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8010ac8:	f000 fe7c 	bl	80117c4 <MX_USB_DEVICE_Init>
//    }
	
  /* Infinite loop */
  for(;;)
  {
    osDelay(10);
 8010acc:	200a      	movs	r0, #10
 8010ace:	f7f9 f837 	bl	8009b40 <osDelay>

//		vTaskGetRunTimeStats(buf);
//		sprintf(buf + strlen(buf), "xTaskGetTickCount()=%d\n", xTaskGetTickCount());

		uint8_t wza_buf[200];
		srand(xTaskGetTickCount());
 8010ad2:	f7fa f98f 	bl	800adf4 <xTaskGetTickCount>
 8010ad6:	4603      	mov	r3, r0
 8010ad8:	4618      	mov	r0, r3
 8010ada:	f001 fbf5 	bl	80122c8 <srand>
		for(uint8_t i = 0; i < 49; ++i){
 8010ade:	2300      	movs	r3, #0
 8010ae0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8010ae4:	e015      	b.n	8010b12 <StartDefaultTask+0x52>
			wza_buf[i] = rand() % 256;
 8010ae6:	f001 fc1d 	bl	8012324 <rand>
 8010aea:	4603      	mov	r3, r0
 8010aec:	425a      	negs	r2, r3
 8010aee:	b2db      	uxtb	r3, r3
 8010af0:	b2d2      	uxtb	r2, r2
 8010af2:	bf58      	it	pl
 8010af4:	4253      	negpl	r3, r2
 8010af6:	f897 20d7 	ldrb.w	r2, [r7, #215]	; 0xd7
 8010afa:	b2d9      	uxtb	r1, r3
 8010afc:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8010b00:	4413      	add	r3, r2
 8010b02:	460a      	mov	r2, r1
 8010b04:	f803 2ccc 	strb.w	r2, [r3, #-204]
		for(uint8_t i = 0; i < 49; ++i){
 8010b08:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8010b0c:	3301      	adds	r3, #1
 8010b0e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8010b12:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
 8010b16:	2b30      	cmp	r3, #48	; 0x30
 8010b18:	d9e5      	bls.n	8010ae6 <StartDefaultTask+0x26>
		}

		CDC_Transmit_FS((uint8_t*) wza_buf, 49);
 8010b1a:	f107 030c 	add.w	r3, r7, #12
 8010b1e:	2131      	movs	r1, #49	; 0x31
 8010b20:	4618      	mov	r0, r3
 8010b22:	f000 ff11 	bl	8011948 <CDC_Transmit_FS>
  {
 8010b26:	e7d1      	b.n	8010acc <StartDefaultTask+0xc>

08010b28 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b08e      	sub	sp, #56	; 0x38
 8010b2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010b2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b32:	2200      	movs	r2, #0
 8010b34:	601a      	str	r2, [r3, #0]
 8010b36:	605a      	str	r2, [r3, #4]
 8010b38:	609a      	str	r2, [r3, #8]
 8010b3a:	60da      	str	r2, [r3, #12]
 8010b3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8010b3e:	2300      	movs	r3, #0
 8010b40:	623b      	str	r3, [r7, #32]
 8010b42:	4b6c      	ldr	r3, [pc, #432]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b46:	4a6b      	ldr	r2, [pc, #428]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b48:	f043 0302 	orr.w	r3, r3, #2
 8010b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8010b4e:	4b69      	ldr	r3, [pc, #420]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b52:	f003 0302 	and.w	r3, r3, #2
 8010b56:	623b      	str	r3, [r7, #32]
 8010b58:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	61fb      	str	r3, [r7, #28]
 8010b5e:	4b65      	ldr	r3, [pc, #404]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b62:	4a64      	ldr	r2, [pc, #400]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b68:	6313      	str	r3, [r2, #48]	; 0x30
 8010b6a:	4b62      	ldr	r3, [pc, #392]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010b72:	61fb      	str	r3, [r7, #28]
 8010b74:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010b76:	2300      	movs	r3, #0
 8010b78:	61bb      	str	r3, [r7, #24]
 8010b7a:	4b5e      	ldr	r3, [pc, #376]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b7e:	4a5d      	ldr	r2, [pc, #372]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b80:	f043 0301 	orr.w	r3, r3, #1
 8010b84:	6313      	str	r3, [r2, #48]	; 0x30
 8010b86:	4b5b      	ldr	r3, [pc, #364]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b8a:	f003 0301 	and.w	r3, r3, #1
 8010b8e:	61bb      	str	r3, [r7, #24]
 8010b90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8010b92:	2300      	movs	r3, #0
 8010b94:	617b      	str	r3, [r7, #20]
 8010b96:	4b57      	ldr	r3, [pc, #348]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b9a:	4a56      	ldr	r2, [pc, #344]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010b9c:	f043 0308 	orr.w	r3, r3, #8
 8010ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8010ba2:	4b54      	ldr	r3, [pc, #336]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010ba6:	f003 0308 	and.w	r3, r3, #8
 8010baa:	617b      	str	r3, [r7, #20]
 8010bac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8010bae:	2300      	movs	r3, #0
 8010bb0:	613b      	str	r3, [r7, #16]
 8010bb2:	4b50      	ldr	r3, [pc, #320]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bb6:	4a4f      	ldr	r2, [pc, #316]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8010bbe:	4b4d      	ldr	r3, [pc, #308]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010bc6:	613b      	str	r3, [r7, #16]
 8010bc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8010bca:	2300      	movs	r3, #0
 8010bcc:	60fb      	str	r3, [r7, #12]
 8010bce:	4b49      	ldr	r3, [pc, #292]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bd2:	4a48      	ldr	r2, [pc, #288]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8010bda:	4b46      	ldr	r3, [pc, #280]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010be2:	60fb      	str	r3, [r7, #12]
 8010be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8010be6:	2300      	movs	r3, #0
 8010be8:	60bb      	str	r3, [r7, #8]
 8010bea:	4b42      	ldr	r3, [pc, #264]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bee:	4a41      	ldr	r2, [pc, #260]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bf0:	f043 0320 	orr.w	r3, r3, #32
 8010bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8010bf6:	4b3f      	ldr	r3, [pc, #252]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bfa:	f003 0320 	and.w	r3, r3, #32
 8010bfe:	60bb      	str	r3, [r7, #8]
 8010c00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8010c02:	2300      	movs	r3, #0
 8010c04:	607b      	str	r3, [r7, #4]
 8010c06:	4b3b      	ldr	r3, [pc, #236]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c0a:	4a3a      	ldr	r2, [pc, #232]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010c0c:	f043 0310 	orr.w	r3, r3, #16
 8010c10:	6313      	str	r3, [r2, #48]	; 0x30
 8010c12:	4b38      	ldr	r3, [pc, #224]	; (8010cf4 <MX_GPIO_Init+0x1cc>)
 8010c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c16:	f003 0310 	and.w	r3, r3, #16
 8010c1a:	607b      	str	r3, [r7, #4]
 8010c1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_SCLK_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8010c1e:	2200      	movs	r2, #0
 8010c20:	f240 2109 	movw	r1, #521	; 0x209
 8010c24:	4834      	ldr	r0, [pc, #208]	; (8010cf8 <MX_GPIO_Init+0x1d0>)
 8010c26:	f7f1 feef 	bl	8002a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|LED_GREEN_Pin, GPIO_PIN_RESET);
 8010c2a:	2200      	movs	r2, #0
 8010c2c:	f244 0140 	movw	r1, #16448	; 0x4040
 8010c30:	4832      	ldr	r0, [pc, #200]	; (8010cfc <MX_GPIO_Init+0x1d4>)
 8010c32:	f7f1 fee9 	bl	8002a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_BLK_Pin|LCD_SDIN_Pin, GPIO_PIN_RESET);
 8010c36:	2200      	movs	r2, #0
 8010c38:	21c0      	movs	r1, #192	; 0xc0
 8010c3a:	4831      	ldr	r0, [pc, #196]	; (8010d00 <MX_GPIO_Init+0x1d8>)
 8010c3c:	f7f1 fee4 	bl	8002a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8010c40:	2200      	movs	r2, #0
 8010c42:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010c46:	482f      	ldr	r0, [pc, #188]	; (8010d04 <MX_GPIO_Init+0x1dc>)
 8010c48:	f7f1 fede 	bl	8002a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU6500_INT_Pin;
 8010c4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010c50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8010c52:	4b2d      	ldr	r3, [pc, #180]	; (8010d08 <MX_GPIO_Init+0x1e0>)
 8010c54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c56:	2300      	movs	r3, #0
 8010c58:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MPU6500_INT_GPIO_Port, &GPIO_InitStruct);
 8010c5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010c5e:	4619      	mov	r1, r3
 8010c60:	4825      	ldr	r0, [pc, #148]	; (8010cf8 <MX_GPIO_Init+0x1d0>)
 8010c62:	f7f1 fd25 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_SCLK_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8010c66:	f240 2309 	movw	r3, #521	; 0x209
 8010c6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010c6c:	2301      	movs	r3, #1
 8010c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c70:	2300      	movs	r3, #0
 8010c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010c74:	2302      	movs	r3, #2
 8010c76:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010c78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010c7c:	4619      	mov	r1, r3
 8010c7e:	481e      	ldr	r0, [pc, #120]	; (8010cf8 <MX_GPIO_Init+0x1d0>)
 8010c80:	f7f1 fd16 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PFPin */
  GPIO_InitStruct.Pin = GPIO_PIN_6|LED_GREEN_Pin;
 8010c84:	f244 0340 	movw	r3, #16448	; 0x4040
 8010c88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010c8a:	2301      	movs	r3, #1
 8010c8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c8e:	2300      	movs	r3, #0
 8010c90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c92:	2300      	movs	r3, #0
 8010c94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8010c96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010c9a:	4619      	mov	r1, r3
 8010c9c:	4817      	ldr	r0, [pc, #92]	; (8010cfc <MX_GPIO_Init+0x1d4>)
 8010c9e:	f7f1 fd07 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_BLK_Pin|LCD_SDIN_Pin;
 8010ca2:	23c0      	movs	r3, #192	; 0xc0
 8010ca4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010ca6:	2301      	movs	r3, #1
 8010ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010caa:	2300      	movs	r3, #0
 8010cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010cae:	2302      	movs	r3, #2
 8010cb0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010cb6:	4619      	mov	r1, r3
 8010cb8:	4811      	ldr	r0, [pc, #68]	; (8010d00 <MX_GPIO_Init+0x1d8>)
 8010cba:	f7f1 fcf9 	bl	80026b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8010cbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010cc2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010cc4:	2301      	movs	r3, #1
 8010cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cc8:	2300      	movs	r3, #0
 8010cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010ccc:	2300      	movs	r3, #0
 8010cce:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8010cd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010cd4:	4619      	mov	r1, r3
 8010cd6:	480b      	ldr	r0, [pc, #44]	; (8010d04 <MX_GPIO_Init+0x1dc>)
 8010cd8:	f7f1 fcea 	bl	80026b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 8010cdc:	2200      	movs	r2, #0
 8010cde:	2102      	movs	r1, #2
 8010ce0:	2017      	movs	r0, #23
 8010ce2:	f7f1 f89f 	bl	8001e24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8010ce6:	2017      	movs	r0, #23
 8010ce8:	f7f1 f8b8 	bl	8001e5c <HAL_NVIC_EnableIRQ>

}
 8010cec:	bf00      	nop
 8010cee:	3738      	adds	r7, #56	; 0x38
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	bd80      	pop	{r7, pc}
 8010cf4:	40023800 	.word	0x40023800
 8010cf8:	40020400 	.word	0x40020400
 8010cfc:	40021400 	.word	0x40021400
 8010d00:	40020000 	.word	0x40020000
 8010d04:	40021000 	.word	0x40021000
 8010d08:	10110000 	.word	0x10110000

08010d0c <led_off>:

/* USER CODE BEGIN 2 */
void led_off(void)
{
 8010d0c:	b580      	push	{r7, lr}
 8010d0e:	af00      	add	r7, sp, #0
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|LED_GREEN_Pin, GPIO_PIN_SET);
 8010d10:	2201      	movs	r2, #1
 8010d12:	f244 0140 	movw	r1, #16448	; 0x4040
 8010d16:	4805      	ldr	r0, [pc, #20]	; (8010d2c <led_off+0x20>)
 8010d18:	f7f1 fe76 	bl	8002a08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8010d1c:	2201      	movs	r2, #1
 8010d1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010d22:	4803      	ldr	r0, [pc, #12]	; (8010d30 <led_off+0x24>)
 8010d24:	f7f1 fe70 	bl	8002a08 <HAL_GPIO_WritePin>
}
 8010d28:	bf00      	nop
 8010d2a:	bd80      	pop	{r7, pc}
 8010d2c:	40021400 	.word	0x40021400
 8010d30:	40021000 	.word	0x40021000

08010d34 <__NVIC_SetPriorityGrouping>:
{
 8010d34:	b480      	push	{r7}
 8010d36:	b085      	sub	sp, #20
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	f003 0307 	and.w	r3, r3, #7
 8010d42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010d44:	4b0c      	ldr	r3, [pc, #48]	; (8010d78 <__NVIC_SetPriorityGrouping+0x44>)
 8010d46:	68db      	ldr	r3, [r3, #12]
 8010d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010d4a:	68ba      	ldr	r2, [r7, #8]
 8010d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010d50:	4013      	ands	r3, r2
 8010d52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010d58:	68bb      	ldr	r3, [r7, #8]
 8010d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010d66:	4a04      	ldr	r2, [pc, #16]	; (8010d78 <__NVIC_SetPriorityGrouping+0x44>)
 8010d68:	68bb      	ldr	r3, [r7, #8]
 8010d6a:	60d3      	str	r3, [r2, #12]
}
 8010d6c:	bf00      	nop
 8010d6e:	3714      	adds	r7, #20
 8010d70:	46bd      	mov	sp, r7
 8010d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d76:	4770      	bx	lr
 8010d78:	e000ed00 	.word	0xe000ed00

08010d7c <LED_Task>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

char lcd_str[100];

void LED_Task(void const * argument){
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	b082      	sub	sp, #8
 8010d80:	af00      	add	r7, sp, #0
 8010d82:	6078      	str	r0, [r7, #4]
	
	while(1){
		
		HAL_GPIO_TogglePin(GPIOF, LED_GREEN_Pin);
 8010d84:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8010d88:	4803      	ldr	r0, [pc, #12]	; (8010d98 <LED_Task+0x1c>)
 8010d8a:	f7f1 fe56 	bl	8002a3a <HAL_GPIO_TogglePin>
		osDelay(500);
 8010d8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010d92:	f7f8 fed5 	bl	8009b40 <osDelay>
		HAL_GPIO_TogglePin(GPIOF, LED_GREEN_Pin);
 8010d96:	e7f5      	b.n	8010d84 <LED_Task+0x8>
 8010d98:	40021400 	.word	0x40021400

08010d9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8010d9c:	b580      	push	{r7, lr}
 8010d9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8010da0:	f7f0 f8c0 	bl	8000f24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8010da4:	f000 f824 	bl	8010df0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8010da8:	f7ff febe 	bl	8010b28 <MX_GPIO_Init>
  MX_DMA_Init();
 8010dac:	f7ff fdf8 	bl	80109a0 <MX_DMA_Init>
  MX_SPI5_Init();
 8010db0:	f000 f89e 	bl	8010ef0 <MX_SPI5_Init>
  MX_USART6_UART_Init();
 8010db4:	f000 fbe6 	bl	8011584 <MX_USART6_UART_Init>
  MX_USART1_UART_Init();
 8010db8:	f000 fbb8 	bl	801152c <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8010dbc:	f7ff fd6a 	bl	8010894 <MX_CAN1_Init>
  MX_TIM5_Init();
 8010dc0:	f000 fab4 	bl	801132c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	
	led_off();
 8010dc4:	f7ff ffa2 	bl	8010d0c <led_off>
	mpu_device_init();
 8010dc8:	f7fe ffd6 	bl	800fd78 <mpu_device_init>
	dbus_uart_init();
 8010dcc:	f7ff fd28 	bl	8010820 <dbus_uart_init>
	refree_uart_init();
 8010dd0:	f7ff fd4a 	bl	8010868 <refree_uart_init>
	can_filter_init();
 8010dd4:	f7fe fcc6 	bl	800f764 <can_filter_init>
	trigger_pwm_start();
 8010dd8:	f7ff f974 	bl	80100c4 <trigger_pwm_start>
	NVIC_SetPriorityGrouping(0);
 8010ddc:	2000      	movs	r0, #0
 8010dde:	f7ff ffa9 	bl	8010d34 <__NVIC_SetPriorityGrouping>
	//LCD_ShowString(1, 1, lcd_str);
		
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8010de2:	f7f8 fdd1 	bl	8009988 <osKernelInitialize>
  MX_FREERTOS_Init();
 8010de6:	f7ff fe21 	bl	8010a2c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8010dea:	f7f8 fdf1 	bl	80099d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8010dee:	e7fe      	b.n	8010dee <main+0x52>

08010df0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b094      	sub	sp, #80	; 0x50
 8010df4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010df6:	f107 0320 	add.w	r3, r7, #32
 8010dfa:	2230      	movs	r2, #48	; 0x30
 8010dfc:	2100      	movs	r1, #0
 8010dfe:	4618      	mov	r0, r3
 8010e00:	f001 fa5a 	bl	80122b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010e04:	f107 030c 	add.w	r3, r7, #12
 8010e08:	2200      	movs	r2, #0
 8010e0a:	601a      	str	r2, [r3, #0]
 8010e0c:	605a      	str	r2, [r3, #4]
 8010e0e:	609a      	str	r2, [r3, #8]
 8010e10:	60da      	str	r2, [r3, #12]
 8010e12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8010e14:	2300      	movs	r3, #0
 8010e16:	60bb      	str	r3, [r7, #8]
 8010e18:	4b28      	ldr	r3, [pc, #160]	; (8010ebc <SystemClock_Config+0xcc>)
 8010e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e1c:	4a27      	ldr	r2, [pc, #156]	; (8010ebc <SystemClock_Config+0xcc>)
 8010e1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010e22:	6413      	str	r3, [r2, #64]	; 0x40
 8010e24:	4b25      	ldr	r3, [pc, #148]	; (8010ebc <SystemClock_Config+0xcc>)
 8010e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010e2c:	60bb      	str	r3, [r7, #8]
 8010e2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010e30:	2300      	movs	r3, #0
 8010e32:	607b      	str	r3, [r7, #4]
 8010e34:	4b22      	ldr	r3, [pc, #136]	; (8010ec0 <SystemClock_Config+0xd0>)
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	4a21      	ldr	r2, [pc, #132]	; (8010ec0 <SystemClock_Config+0xd0>)
 8010e3a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010e3e:	6013      	str	r3, [r2, #0]
 8010e40:	4b1f      	ldr	r3, [pc, #124]	; (8010ec0 <SystemClock_Config+0xd0>)
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010e48:	607b      	str	r3, [r7, #4]
 8010e4a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8010e4c:	2301      	movs	r3, #1
 8010e4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8010e50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010e54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010e56:	2302      	movs	r3, #2
 8010e58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8010e5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8010e60:	2306      	movs	r3, #6
 8010e62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8010e64:	23a8      	movs	r3, #168	; 0xa8
 8010e66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8010e68:	2302      	movs	r3, #2
 8010e6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8010e6c:	2307      	movs	r3, #7
 8010e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010e70:	f107 0320 	add.w	r3, r7, #32
 8010e74:	4618      	mov	r0, r3
 8010e76:	f7f2 ff97 	bl	8003da8 <HAL_RCC_OscConfig>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d001      	beq.n	8010e84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8010e80:	f000 f832 	bl	8010ee8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010e84:	230f      	movs	r3, #15
 8010e86:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010e88:	2302      	movs	r3, #2
 8010e8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010e8c:	2300      	movs	r3, #0
 8010e8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8010e90:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8010e94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8010e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010e9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8010e9c:	f107 030c 	add.w	r3, r7, #12
 8010ea0:	2105      	movs	r1, #5
 8010ea2:	4618      	mov	r0, r3
 8010ea4:	f7f3 f9f8 	bl	8004298 <HAL_RCC_ClockConfig>
 8010ea8:	4603      	mov	r3, r0
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d001      	beq.n	8010eb2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8010eae:	f000 f81b 	bl	8010ee8 <Error_Handler>
  }
}
 8010eb2:	bf00      	nop
 8010eb4:	3750      	adds	r7, #80	; 0x50
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	bd80      	pop	{r7, pc}
 8010eba:	bf00      	nop
 8010ebc:	40023800 	.word	0x40023800
 8010ec0:	40007000 	.word	0x40007000

08010ec4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b082      	sub	sp, #8
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	4a04      	ldr	r2, [pc, #16]	; (8010ee4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8010ed2:	4293      	cmp	r3, r2
 8010ed4:	d101      	bne.n	8010eda <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8010ed6:	f7f0 f847 	bl	8000f68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8010eda:	bf00      	nop
 8010edc:	3708      	adds	r7, #8
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}
 8010ee2:	bf00      	nop
 8010ee4:	40001400 	.word	0x40001400

08010ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8010ee8:	b480      	push	{r7}
 8010eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 8010eec:	e7fe      	b.n	8010eec <Error_Handler+0x4>
	...

08010ef0 <MX_SPI5_Init>:
DMA_HandleTypeDef hdma_spi5_rx;
DMA_HandleTypeDef hdma_spi5_tx;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8010ef4:	4b17      	ldr	r3, [pc, #92]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010ef6:	4a18      	ldr	r2, [pc, #96]	; (8010f58 <MX_SPI5_Init+0x68>)
 8010ef8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8010efa:	4b16      	ldr	r3, [pc, #88]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010efc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8010f00:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8010f02:	4b14      	ldr	r3, [pc, #80]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f04:	2200      	movs	r2, #0
 8010f06:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8010f08:	4b12      	ldr	r3, [pc, #72]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f0a:	2200      	movs	r2, #0
 8010f0c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8010f0e:	4b11      	ldr	r3, [pc, #68]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f10:	2200      	movs	r2, #0
 8010f12:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8010f14:	4b0f      	ldr	r3, [pc, #60]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f16:	2200      	movs	r2, #0
 8010f18:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8010f1a:	4b0e      	ldr	r3, [pc, #56]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010f20:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8010f22:	4b0c      	ldr	r3, [pc, #48]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f24:	2230      	movs	r2, #48	; 0x30
 8010f26:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8010f28:	4b0a      	ldr	r3, [pc, #40]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8010f2e:	4b09      	ldr	r3, [pc, #36]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f30:	2200      	movs	r2, #0
 8010f32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010f34:	4b07      	ldr	r3, [pc, #28]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f36:	2200      	movs	r2, #0
 8010f38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8010f3a:	4b06      	ldr	r3, [pc, #24]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f3c:	220a      	movs	r2, #10
 8010f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8010f40:	4804      	ldr	r0, [pc, #16]	; (8010f54 <MX_SPI5_Init+0x64>)
 8010f42:	f7f3 fbab 	bl	800469c <HAL_SPI_Init>
 8010f46:	4603      	mov	r3, r0
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d001      	beq.n	8010f50 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8010f4c:	f7ff ffcc 	bl	8010ee8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8010f50:	bf00      	nop
 8010f52:	bd80      	pop	{r7, pc}
 8010f54:	200057b4 	.word	0x200057b4
 8010f58:	40015000 	.word	0x40015000

08010f5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b08a      	sub	sp, #40	; 0x28
 8010f60:	af00      	add	r7, sp, #0
 8010f62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010f64:	f107 0314 	add.w	r3, r7, #20
 8010f68:	2200      	movs	r2, #0
 8010f6a:	601a      	str	r2, [r3, #0]
 8010f6c:	605a      	str	r2, [r3, #4]
 8010f6e:	609a      	str	r2, [r3, #8]
 8010f70:	60da      	str	r2, [r3, #12]
 8010f72:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	4a49      	ldr	r2, [pc, #292]	; (80110a0 <HAL_SPI_MspInit+0x144>)
 8010f7a:	4293      	cmp	r3, r2
 8010f7c:	f040 808b 	bne.w	8011096 <HAL_SPI_MspInit+0x13a>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8010f80:	2300      	movs	r3, #0
 8010f82:	613b      	str	r3, [r7, #16]
 8010f84:	4b47      	ldr	r3, [pc, #284]	; (80110a4 <HAL_SPI_MspInit+0x148>)
 8010f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f88:	4a46      	ldr	r2, [pc, #280]	; (80110a4 <HAL_SPI_MspInit+0x148>)
 8010f8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010f8e:	6453      	str	r3, [r2, #68]	; 0x44
 8010f90:	4b44      	ldr	r3, [pc, #272]	; (80110a4 <HAL_SPI_MspInit+0x148>)
 8010f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8010f98:	613b      	str	r3, [r7, #16]
 8010f9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8010f9c:	2300      	movs	r3, #0
 8010f9e:	60fb      	str	r3, [r7, #12]
 8010fa0:	4b40      	ldr	r3, [pc, #256]	; (80110a4 <HAL_SPI_MspInit+0x148>)
 8010fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fa4:	4a3f      	ldr	r2, [pc, #252]	; (80110a4 <HAL_SPI_MspInit+0x148>)
 8010fa6:	f043 0320 	orr.w	r3, r3, #32
 8010faa:	6313      	str	r3, [r2, #48]	; 0x30
 8010fac:	4b3d      	ldr	r3, [pc, #244]	; (80110a4 <HAL_SPI_MspInit+0x148>)
 8010fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fb0:	f003 0320 	and.w	r3, r3, #32
 8010fb4:	60fb      	str	r3, [r7, #12]
 8010fb6:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8010fb8:	f44f 7360 	mov.w	r3, #896	; 0x380
 8010fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010fbe:	2302      	movs	r3, #2
 8010fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fc2:	2300      	movs	r3, #0
 8010fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010fc6:	2303      	movs	r3, #3
 8010fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8010fca:	2305      	movs	r3, #5
 8010fcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8010fce:	f107 0314 	add.w	r3, r7, #20
 8010fd2:	4619      	mov	r1, r3
 8010fd4:	4834      	ldr	r0, [pc, #208]	; (80110a8 <HAL_SPI_MspInit+0x14c>)
 8010fd6:	f7f1 fb6b 	bl	80026b0 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_RX Init */
    hdma_spi5_rx.Instance = DMA2_Stream3;
 8010fda:	4b34      	ldr	r3, [pc, #208]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8010fdc:	4a34      	ldr	r2, [pc, #208]	; (80110b0 <HAL_SPI_MspInit+0x154>)
 8010fde:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 8010fe0:	4b32      	ldr	r3, [pc, #200]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8010fe2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8010fe6:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8010fe8:	4b30      	ldr	r3, [pc, #192]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8010fea:	2200      	movs	r2, #0
 8010fec:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8010fee:	4b2f      	ldr	r3, [pc, #188]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8010ff4:	4b2d      	ldr	r3, [pc, #180]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8010ff6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010ffa:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8010ffc:	4b2b      	ldr	r3, [pc, #172]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8010ffe:	2200      	movs	r2, #0
 8011000:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011002:	4b2a      	ldr	r3, [pc, #168]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8011004:	2200      	movs	r2, #0
 8011006:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 8011008:	4b28      	ldr	r3, [pc, #160]	; (80110ac <HAL_SPI_MspInit+0x150>)
 801100a:	2200      	movs	r2, #0
 801100c:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 801100e:	4b27      	ldr	r3, [pc, #156]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8011010:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8011014:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011016:	4b25      	ldr	r3, [pc, #148]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8011018:	2200      	movs	r2, #0
 801101a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 801101c:	4823      	ldr	r0, [pc, #140]	; (80110ac <HAL_SPI_MspInit+0x150>)
 801101e:	f7f0 ff2b 	bl	8001e78 <HAL_DMA_Init>
 8011022:	4603      	mov	r3, r0
 8011024:	2b00      	cmp	r3, #0
 8011026:	d001      	beq.n	801102c <HAL_SPI_MspInit+0xd0>
    {
      Error_Handler();
 8011028:	f7ff ff5e 	bl	8010ee8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi5_rx);
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	4a1f      	ldr	r2, [pc, #124]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8011030:	64da      	str	r2, [r3, #76]	; 0x4c
 8011032:	4a1e      	ldr	r2, [pc, #120]	; (80110ac <HAL_SPI_MspInit+0x150>)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8011038:	4b1e      	ldr	r3, [pc, #120]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 801103a:	4a1f      	ldr	r2, [pc, #124]	; (80110b8 <HAL_SPI_MspInit+0x15c>)
 801103c:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 801103e:	4b1d      	ldr	r3, [pc, #116]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011040:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8011044:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011046:	4b1b      	ldr	r3, [pc, #108]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011048:	2240      	movs	r2, #64	; 0x40
 801104a:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 801104c:	4b19      	ldr	r3, [pc, #100]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 801104e:	2200      	movs	r2, #0
 8011050:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8011052:	4b18      	ldr	r3, [pc, #96]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011054:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011058:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801105a:	4b16      	ldr	r3, [pc, #88]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 801105c:	2200      	movs	r2, #0
 801105e:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011060:	4b14      	ldr	r3, [pc, #80]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011062:	2200      	movs	r2, #0
 8011064:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8011066:	4b13      	ldr	r3, [pc, #76]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011068:	2200      	movs	r2, #0
 801106a:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 801106c:	4b11      	ldr	r3, [pc, #68]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 801106e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8011072:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011074:	4b0f      	ldr	r3, [pc, #60]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011076:	2200      	movs	r2, #0
 8011078:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 801107a:	480e      	ldr	r0, [pc, #56]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 801107c:	f7f0 fefc 	bl	8001e78 <HAL_DMA_Init>
 8011080:	4603      	mov	r3, r0
 8011082:	2b00      	cmp	r3, #0
 8011084:	d001      	beq.n	801108a <HAL_SPI_MspInit+0x12e>
    {
      Error_Handler();
 8011086:	f7ff ff2f 	bl	8010ee8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi5_tx);
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	4a09      	ldr	r2, [pc, #36]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 801108e:	649a      	str	r2, [r3, #72]	; 0x48
 8011090:	4a08      	ldr	r2, [pc, #32]	; (80110b4 <HAL_SPI_MspInit+0x158>)
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8011096:	bf00      	nop
 8011098:	3728      	adds	r7, #40	; 0x28
 801109a:	46bd      	mov	sp, r7
 801109c:	bd80      	pop	{r7, pc}
 801109e:	bf00      	nop
 80110a0:	40015000 	.word	0x40015000
 80110a4:	40023800 	.word	0x40023800
 80110a8:	40021400 	.word	0x40021400
 80110ac:	2000580c 	.word	0x2000580c
 80110b0:	40026458 	.word	0x40026458
 80110b4:	2000586c 	.word	0x2000586c
 80110b8:	40026470 	.word	0x40026470

080110bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80110c2:	2300      	movs	r3, #0
 80110c4:	607b      	str	r3, [r7, #4]
 80110c6:	4b12      	ldr	r3, [pc, #72]	; (8011110 <HAL_MspInit+0x54>)
 80110c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80110ca:	4a11      	ldr	r2, [pc, #68]	; (8011110 <HAL_MspInit+0x54>)
 80110cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80110d0:	6453      	str	r3, [r2, #68]	; 0x44
 80110d2:	4b0f      	ldr	r3, [pc, #60]	; (8011110 <HAL_MspInit+0x54>)
 80110d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80110d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80110da:	607b      	str	r3, [r7, #4]
 80110dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80110de:	2300      	movs	r3, #0
 80110e0:	603b      	str	r3, [r7, #0]
 80110e2:	4b0b      	ldr	r3, [pc, #44]	; (8011110 <HAL_MspInit+0x54>)
 80110e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110e6:	4a0a      	ldr	r2, [pc, #40]	; (8011110 <HAL_MspInit+0x54>)
 80110e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80110ec:	6413      	str	r3, [r2, #64]	; 0x40
 80110ee:	4b08      	ldr	r3, [pc, #32]	; (8011110 <HAL_MspInit+0x54>)
 80110f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80110f6:	603b      	str	r3, [r7, #0]
 80110f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80110fa:	2200      	movs	r2, #0
 80110fc:	210f      	movs	r1, #15
 80110fe:	f06f 0001 	mvn.w	r0, #1
 8011102:	f7f0 fe8f 	bl	8001e24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8011106:	bf00      	nop
 8011108:	3708      	adds	r7, #8
 801110a:	46bd      	mov	sp, r7
 801110c:	bd80      	pop	{r7, pc}
 801110e:	bf00      	nop
 8011110:	40023800 	.word	0x40023800

08011114 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b08c      	sub	sp, #48	; 0x30
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 801111c:	2300      	movs	r3, #0
 801111e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8011120:	2300      	movs	r3, #0
 8011122:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8011124:	2200      	movs	r2, #0
 8011126:	6879      	ldr	r1, [r7, #4]
 8011128:	2037      	movs	r0, #55	; 0x37
 801112a:	f7f0 fe7b 	bl	8001e24 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 801112e:	2037      	movs	r0, #55	; 0x37
 8011130:	f7f0 fe94 	bl	8001e5c <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8011134:	2300      	movs	r3, #0
 8011136:	60fb      	str	r3, [r7, #12]
 8011138:	4b1f      	ldr	r3, [pc, #124]	; (80111b8 <HAL_InitTick+0xa4>)
 801113a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801113c:	4a1e      	ldr	r2, [pc, #120]	; (80111b8 <HAL_InitTick+0xa4>)
 801113e:	f043 0320 	orr.w	r3, r3, #32
 8011142:	6413      	str	r3, [r2, #64]	; 0x40
 8011144:	4b1c      	ldr	r3, [pc, #112]	; (80111b8 <HAL_InitTick+0xa4>)
 8011146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011148:	f003 0320 	and.w	r3, r3, #32
 801114c:	60fb      	str	r3, [r7, #12]
 801114e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8011150:	f107 0210 	add.w	r2, r7, #16
 8011154:	f107 0314 	add.w	r3, r7, #20
 8011158:	4611      	mov	r1, r2
 801115a:	4618      	mov	r0, r3
 801115c:	f7f3 fa6c 	bl	8004638 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8011160:	f7f3 fa42 	bl	80045e8 <HAL_RCC_GetPCLK1Freq>
 8011164:	4603      	mov	r3, r0
 8011166:	005b      	lsls	r3, r3, #1
 8011168:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 801116a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801116c:	4a13      	ldr	r2, [pc, #76]	; (80111bc <HAL_InitTick+0xa8>)
 801116e:	fba2 2303 	umull	r2, r3, r2, r3
 8011172:	0c9b      	lsrs	r3, r3, #18
 8011174:	3b01      	subs	r3, #1
 8011176:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8011178:	4b11      	ldr	r3, [pc, #68]	; (80111c0 <HAL_InitTick+0xac>)
 801117a:	4a12      	ldr	r2, [pc, #72]	; (80111c4 <HAL_InitTick+0xb0>)
 801117c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 801117e:	4b10      	ldr	r3, [pc, #64]	; (80111c0 <HAL_InitTick+0xac>)
 8011180:	f240 32e7 	movw	r2, #999	; 0x3e7
 8011184:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8011186:	4a0e      	ldr	r2, [pc, #56]	; (80111c0 <HAL_InitTick+0xac>)
 8011188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801118a:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 801118c:	4b0c      	ldr	r3, [pc, #48]	; (80111c0 <HAL_InitTick+0xac>)
 801118e:	2200      	movs	r2, #0
 8011190:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011192:	4b0b      	ldr	r3, [pc, #44]	; (80111c0 <HAL_InitTick+0xac>)
 8011194:	2200      	movs	r2, #0
 8011196:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8011198:	4809      	ldr	r0, [pc, #36]	; (80111c0 <HAL_InitTick+0xac>)
 801119a:	f7f3 ffeb 	bl	8005174 <HAL_TIM_Base_Init>
 801119e:	4603      	mov	r3, r0
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d104      	bne.n	80111ae <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 80111a4:	4806      	ldr	r0, [pc, #24]	; (80111c0 <HAL_InitTick+0xac>)
 80111a6:	f7f4 f8a7 	bl	80052f8 <HAL_TIM_Base_Start_IT>
 80111aa:	4603      	mov	r3, r0
 80111ac:	e000      	b.n	80111b0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80111ae:	2301      	movs	r3, #1
}
 80111b0:	4618      	mov	r0, r3
 80111b2:	3730      	adds	r7, #48	; 0x30
 80111b4:	46bd      	mov	sp, r7
 80111b6:	bd80      	pop	{r7, pc}
 80111b8:	40023800 	.word	0x40023800
 80111bc:	431bde83 	.word	0x431bde83
 80111c0:	200058cc 	.word	0x200058cc
 80111c4:	40001400 	.word	0x40001400

080111c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80111c8:	b480      	push	{r7}
 80111ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80111cc:	bf00      	nop
 80111ce:	46bd      	mov	sp, r7
 80111d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d4:	4770      	bx	lr

080111d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80111d6:	b480      	push	{r7}
 80111d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80111da:	e7fe      	b.n	80111da <HardFault_Handler+0x4>

080111dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80111dc:	b480      	push	{r7}
 80111de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80111e0:	e7fe      	b.n	80111e0 <MemManage_Handler+0x4>

080111e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80111e2:	b480      	push	{r7}
 80111e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80111e6:	e7fe      	b.n	80111e6 <BusFault_Handler+0x4>

080111e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80111e8:	b480      	push	{r7}
 80111ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80111ec:	e7fe      	b.n	80111ec <UsageFault_Handler+0x4>

080111ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80111ee:	b480      	push	{r7}
 80111f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80111f2:	bf00      	nop
 80111f4:	46bd      	mov	sp, r7
 80111f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fa:	4770      	bx	lr

080111fc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8011200:	4802      	ldr	r0, [pc, #8]	; (801120c <CAN1_RX0_IRQHandler+0x10>)
 8011202:	f7f0 fb28 	bl	8001856 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8011206:	bf00      	nop
 8011208:	bd80      	pop	{r7, pc}
 801120a:	bf00      	nop
 801120c:	20005778 	.word	0x20005778

08011210 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8011214:	f44f 7080 	mov.w	r0, #256	; 0x100
 8011218:	f7f1 fc2a 	bl	8002a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 801121c:	bf00      	nop
 801121e:	bd80      	pop	{r7, pc}

08011220 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8011220:	b580      	push	{r7, lr}
 8011222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uart_receive_handler(&huart1);
 8011224:	4802      	ldr	r0, [pc, #8]	; (8011230 <USART1_IRQHandler+0x10>)
 8011226:	f7ff fae1 	bl	80107ec <uart_receive_handler>
	return;
 801122a:	bf00      	nop
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 801122c:	bd80      	pop	{r7, pc}
 801122e:	bf00      	nop
 8011230:	20005a1c 	.word	0x20005a1c

08011234 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8011238:	4802      	ldr	r0, [pc, #8]	; (8011244 <TIM7_IRQHandler+0x10>)
 801123a:	f7f4 fa3d 	bl	80056b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 801123e:	bf00      	nop
 8011240:	bd80      	pop	{r7, pc}
 8011242:	bf00      	nop
 8011244:	200058cc 	.word	0x200058cc

08011248 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8011248:	b580      	push	{r7, lr}
 801124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 801124c:	4802      	ldr	r0, [pc, #8]	; (8011258 <DMA2_Stream1_IRQHandler+0x10>)
 801124e:	f7f0 ffc5 	bl	80021dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8011252:	bf00      	nop
 8011254:	bd80      	pop	{r7, pc}
 8011256:	bf00      	nop
 8011258:	2000595c 	.word	0x2000595c

0801125c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 801125c:	b580      	push	{r7, lr}
 801125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 8011260:	4802      	ldr	r0, [pc, #8]	; (801126c <DMA2_Stream3_IRQHandler+0x10>)
 8011262:	f7f0 ffbb 	bl	80021dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8011266:	bf00      	nop
 8011268:	bd80      	pop	{r7, pc}
 801126a:	bf00      	nop
 801126c:	2000580c 	.word	0x2000580c

08011270 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8011270:	b580      	push	{r7, lr}
 8011272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8011274:	4802      	ldr	r0, [pc, #8]	; (8011280 <DMA2_Stream4_IRQHandler+0x10>)
 8011276:	f7f0 ffb1 	bl	80021dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 801127a:	bf00      	nop
 801127c:	bd80      	pop	{r7, pc}
 801127e:	bf00      	nop
 8011280:	2000586c 	.word	0x2000586c

08011284 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8011284:	b580      	push	{r7, lr}
 8011286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8011288:	4802      	ldr	r0, [pc, #8]	; (8011294 <OTG_FS_IRQHandler+0x10>)
 801128a:	f7f1 fd59 	bl	8002d40 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 801128e:	bf00      	nop
 8011290:	bd80      	pop	{r7, pc}
 8011292:	bf00      	nop
 8011294:	20006d74 	.word	0x20006d74

08011298 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8011298:	b580      	push	{r7, lr}
 801129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 801129c:	4802      	ldr	r0, [pc, #8]	; (80112a8 <DMA2_Stream5_IRQHandler+0x10>)
 801129e:	f7f0 ff9d 	bl	80021dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80112a2:	bf00      	nop
 80112a4:	bd80      	pop	{r7, pc}
 80112a6:	bf00      	nop
 80112a8:	200059bc 	.word	0x200059bc

080112ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80112ac:	b580      	push	{r7, lr}
 80112ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	uart_receive_handler(&huart6);
 80112b0:	4802      	ldr	r0, [pc, #8]	; (80112bc <USART6_IRQHandler+0x10>)
 80112b2:	f7ff fa9b 	bl	80107ec <uart_receive_handler>
	return;
 80112b6:	bf00      	nop
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80112b8:	bd80      	pop	{r7, pc}
 80112ba:	bf00      	nop
 80112bc:	20005a60 	.word	0x20005a60

080112c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80112c0:	b480      	push	{r7}
 80112c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80112c4:	4b16      	ldr	r3, [pc, #88]	; (8011320 <SystemInit+0x60>)
 80112c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80112ca:	4a15      	ldr	r2, [pc, #84]	; (8011320 <SystemInit+0x60>)
 80112cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80112d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80112d4:	4b13      	ldr	r3, [pc, #76]	; (8011324 <SystemInit+0x64>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	4a12      	ldr	r2, [pc, #72]	; (8011324 <SystemInit+0x64>)
 80112da:	f043 0301 	orr.w	r3, r3, #1
 80112de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80112e0:	4b10      	ldr	r3, [pc, #64]	; (8011324 <SystemInit+0x64>)
 80112e2:	2200      	movs	r2, #0
 80112e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80112e6:	4b0f      	ldr	r3, [pc, #60]	; (8011324 <SystemInit+0x64>)
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	4a0e      	ldr	r2, [pc, #56]	; (8011324 <SystemInit+0x64>)
 80112ec:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80112f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80112f4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80112f6:	4b0b      	ldr	r3, [pc, #44]	; (8011324 <SystemInit+0x64>)
 80112f8:	4a0b      	ldr	r2, [pc, #44]	; (8011328 <SystemInit+0x68>)
 80112fa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80112fc:	4b09      	ldr	r3, [pc, #36]	; (8011324 <SystemInit+0x64>)
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	4a08      	ldr	r2, [pc, #32]	; (8011324 <SystemInit+0x64>)
 8011302:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011306:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8011308:	4b06      	ldr	r3, [pc, #24]	; (8011324 <SystemInit+0x64>)
 801130a:	2200      	movs	r2, #0
 801130c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 801130e:	4b04      	ldr	r3, [pc, #16]	; (8011320 <SystemInit+0x60>)
 8011310:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011314:	609a      	str	r2, [r3, #8]
#endif
}
 8011316:	bf00      	nop
 8011318:	46bd      	mov	sp, r7
 801131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131e:	4770      	bx	lr
 8011320:	e000ed00 	.word	0xe000ed00
 8011324:	40023800 	.word	0x40023800
 8011328:	24003010 	.word	0x24003010

0801132c <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 801132c:	b580      	push	{r7, lr}
 801132e:	b08a      	sub	sp, #40	; 0x28
 8011330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8011332:	f107 0320 	add.w	r3, r7, #32
 8011336:	2200      	movs	r2, #0
 8011338:	601a      	str	r2, [r3, #0]
 801133a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 801133c:	1d3b      	adds	r3, r7, #4
 801133e:	2200      	movs	r2, #0
 8011340:	601a      	str	r2, [r3, #0]
 8011342:	605a      	str	r2, [r3, #4]
 8011344:	609a      	str	r2, [r3, #8]
 8011346:	60da      	str	r2, [r3, #12]
 8011348:	611a      	str	r2, [r3, #16]
 801134a:	615a      	str	r2, [r3, #20]
 801134c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 801134e:	4b37      	ldr	r3, [pc, #220]	; (801142c <MX_TIM5_Init+0x100>)
 8011350:	4a37      	ldr	r2, [pc, #220]	; (8011430 <MX_TIM5_Init+0x104>)
 8011352:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8011354:	4b35      	ldr	r3, [pc, #212]	; (801142c <MX_TIM5_Init+0x100>)
 8011356:	2253      	movs	r2, #83	; 0x53
 8011358:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 801135a:	4b34      	ldr	r3, [pc, #208]	; (801142c <MX_TIM5_Init+0x100>)
 801135c:	2200      	movs	r2, #0
 801135e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2500-1;
 8011360:	4b32      	ldr	r3, [pc, #200]	; (801142c <MX_TIM5_Init+0x100>)
 8011362:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8011366:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011368:	4b30      	ldr	r3, [pc, #192]	; (801142c <MX_TIM5_Init+0x100>)
 801136a:	2200      	movs	r2, #0
 801136c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801136e:	4b2f      	ldr	r3, [pc, #188]	; (801142c <MX_TIM5_Init+0x100>)
 8011370:	2200      	movs	r2, #0
 8011372:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8011374:	482d      	ldr	r0, [pc, #180]	; (801142c <MX_TIM5_Init+0x100>)
 8011376:	f7f4 f888 	bl	800548a <HAL_TIM_PWM_Init>
 801137a:	4603      	mov	r3, r0
 801137c:	2b00      	cmp	r3, #0
 801137e:	d001      	beq.n	8011384 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8011380:	f7ff fdb2 	bl	8010ee8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8011384:	4829      	ldr	r0, [pc, #164]	; (801142c <MX_TIM5_Init+0x100>)
 8011386:	f7f4 f827 	bl	80053d8 <HAL_TIM_OC_Init>
 801138a:	4603      	mov	r3, r0
 801138c:	2b00      	cmp	r3, #0
 801138e:	d001      	beq.n	8011394 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8011390:	f7ff fdaa 	bl	8010ee8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8011394:	2300      	movs	r3, #0
 8011396:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011398:	2300      	movs	r3, #0
 801139a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 801139c:	f107 0320 	add.w	r3, r7, #32
 80113a0:	4619      	mov	r1, r3
 80113a2:	4822      	ldr	r0, [pc, #136]	; (801142c <MX_TIM5_Init+0x100>)
 80113a4:	f7f4 fe44 	bl	8006030 <HAL_TIMEx_MasterConfigSynchronization>
 80113a8:	4603      	mov	r3, r0
 80113aa:	2b00      	cmp	r3, #0
 80113ac:	d001      	beq.n	80113b2 <MX_TIM5_Init+0x86>
  {
    Error_Handler();
 80113ae:	f7ff fd9b 	bl	8010ee8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80113b2:	2360      	movs	r3, #96	; 0x60
 80113b4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80113b6:	2300      	movs	r3, #0
 80113b8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80113ba:	2300      	movs	r3, #0
 80113bc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80113be:	2300      	movs	r3, #0
 80113c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80113c2:	1d3b      	adds	r3, r7, #4
 80113c4:	2200      	movs	r2, #0
 80113c6:	4619      	mov	r1, r3
 80113c8:	4818      	ldr	r0, [pc, #96]	; (801142c <MX_TIM5_Init+0x100>)
 80113ca:	f7f4 fad5 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80113ce:	4603      	mov	r3, r0
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d001      	beq.n	80113d8 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 80113d4:	f7ff fd88 	bl	8010ee8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80113d8:	1d3b      	adds	r3, r7, #4
 80113da:	2204      	movs	r2, #4
 80113dc:	4619      	mov	r1, r3
 80113de:	4813      	ldr	r0, [pc, #76]	; (801142c <MX_TIM5_Init+0x100>)
 80113e0:	f7f4 faca 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80113e4:	4603      	mov	r3, r0
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d001      	beq.n	80113ee <MX_TIM5_Init+0xc2>
  {
    Error_Handler();
 80113ea:	f7ff fd7d 	bl	8010ee8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80113ee:	1d3b      	adds	r3, r7, #4
 80113f0:	2208      	movs	r2, #8
 80113f2:	4619      	mov	r1, r3
 80113f4:	480d      	ldr	r0, [pc, #52]	; (801142c <MX_TIM5_Init+0x100>)
 80113f6:	f7f4 fabf 	bl	8005978 <HAL_TIM_PWM_ConfigChannel>
 80113fa:	4603      	mov	r3, r0
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d001      	beq.n	8011404 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8011400:	f7ff fd72 	bl	8010ee8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8011404:	2300      	movs	r3, #0
 8011406:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8011408:	1d3b      	adds	r3, r7, #4
 801140a:	220c      	movs	r2, #12
 801140c:	4619      	mov	r1, r3
 801140e:	4807      	ldr	r0, [pc, #28]	; (801142c <MX_TIM5_Init+0x100>)
 8011410:	f7f4 fa5a 	bl	80058c8 <HAL_TIM_OC_ConfigChannel>
 8011414:	4603      	mov	r3, r0
 8011416:	2b00      	cmp	r3, #0
 8011418:	d001      	beq.n	801141e <MX_TIM5_Init+0xf2>
  {
    Error_Handler();
 801141a:	f7ff fd65 	bl	8010ee8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 801141e:	4803      	ldr	r0, [pc, #12]	; (801142c <MX_TIM5_Init+0x100>)
 8011420:	f000 f82a 	bl	8011478 <HAL_TIM_MspPostInit>

}
 8011424:	bf00      	nop
 8011426:	3728      	adds	r7, #40	; 0x28
 8011428:	46bd      	mov	sp, r7
 801142a:	bd80      	pop	{r7, pc}
 801142c:	20005914 	.word	0x20005914
 8011430:	40000c00 	.word	0x40000c00

08011434 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8011434:	b480      	push	{r7}
 8011436:	b085      	sub	sp, #20
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM5)
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	4a0b      	ldr	r2, [pc, #44]	; (8011470 <HAL_TIM_PWM_MspInit+0x3c>)
 8011442:	4293      	cmp	r3, r2
 8011444:	d10d      	bne.n	8011462 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8011446:	2300      	movs	r3, #0
 8011448:	60fb      	str	r3, [r7, #12]
 801144a:	4b0a      	ldr	r3, [pc, #40]	; (8011474 <HAL_TIM_PWM_MspInit+0x40>)
 801144c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801144e:	4a09      	ldr	r2, [pc, #36]	; (8011474 <HAL_TIM_PWM_MspInit+0x40>)
 8011450:	f043 0308 	orr.w	r3, r3, #8
 8011454:	6413      	str	r3, [r2, #64]	; 0x40
 8011456:	4b07      	ldr	r3, [pc, #28]	; (8011474 <HAL_TIM_PWM_MspInit+0x40>)
 8011458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801145a:	f003 0308 	and.w	r3, r3, #8
 801145e:	60fb      	str	r3, [r7, #12]
 8011460:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8011462:	bf00      	nop
 8011464:	3714      	adds	r7, #20
 8011466:	46bd      	mov	sp, r7
 8011468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146c:	4770      	bx	lr
 801146e:	bf00      	nop
 8011470:	40000c00 	.word	0x40000c00
 8011474:	40023800 	.word	0x40023800

08011478 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8011478:	b580      	push	{r7, lr}
 801147a:	b08a      	sub	sp, #40	; 0x28
 801147c:	af00      	add	r7, sp, #0
 801147e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011480:	f107 0314 	add.w	r3, r7, #20
 8011484:	2200      	movs	r2, #0
 8011486:	601a      	str	r2, [r3, #0]
 8011488:	605a      	str	r2, [r3, #4]
 801148a:	609a      	str	r2, [r3, #8]
 801148c:	60da      	str	r2, [r3, #12]
 801148e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	4a21      	ldr	r2, [pc, #132]	; (801151c <HAL_TIM_MspPostInit+0xa4>)
 8011496:	4293      	cmp	r3, r2
 8011498:	d13c      	bne.n	8011514 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOI_CLK_ENABLE();
 801149a:	2300      	movs	r3, #0
 801149c:	613b      	str	r3, [r7, #16]
 801149e:	4b20      	ldr	r3, [pc, #128]	; (8011520 <HAL_TIM_MspPostInit+0xa8>)
 80114a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114a2:	4a1f      	ldr	r2, [pc, #124]	; (8011520 <HAL_TIM_MspPostInit+0xa8>)
 80114a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80114a8:	6313      	str	r3, [r2, #48]	; 0x30
 80114aa:	4b1d      	ldr	r3, [pc, #116]	; (8011520 <HAL_TIM_MspPostInit+0xa8>)
 80114ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80114b2:	613b      	str	r3, [r7, #16]
 80114b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80114b6:	2300      	movs	r3, #0
 80114b8:	60fb      	str	r3, [r7, #12]
 80114ba:	4b19      	ldr	r3, [pc, #100]	; (8011520 <HAL_TIM_MspPostInit+0xa8>)
 80114bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114be:	4a18      	ldr	r2, [pc, #96]	; (8011520 <HAL_TIM_MspPostInit+0xa8>)
 80114c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80114c4:	6313      	str	r3, [r2, #48]	; 0x30
 80114c6:	4b16      	ldr	r3, [pc, #88]	; (8011520 <HAL_TIM_MspPostInit+0xa8>)
 80114c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80114ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80114ce:	60fb      	str	r3, [r7, #12]
 80114d0:	68fb      	ldr	r3, [r7, #12]
    PI0     ------> TIM5_CH4
    PH12     ------> TIM5_CH3
    PH11     ------> TIM5_CH2
    PH10     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80114d2:	2301      	movs	r3, #1
 80114d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80114d6:	2302      	movs	r3, #2
 80114d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114da:	2300      	movs	r3, #0
 80114dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80114de:	2300      	movs	r3, #0
 80114e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80114e2:	2302      	movs	r3, #2
 80114e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80114e6:	f107 0314 	add.w	r3, r7, #20
 80114ea:	4619      	mov	r1, r3
 80114ec:	480d      	ldr	r0, [pc, #52]	; (8011524 <HAL_TIM_MspPostInit+0xac>)
 80114ee:	f7f1 f8df 	bl	80026b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10;
 80114f2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80114f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80114f8:	2302      	movs	r3, #2
 80114fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114fc:	2300      	movs	r3, #0
 80114fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011500:	2300      	movs	r3, #0
 8011502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8011504:	2302      	movs	r3, #2
 8011506:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8011508:	f107 0314 	add.w	r3, r7, #20
 801150c:	4619      	mov	r1, r3
 801150e:	4806      	ldr	r0, [pc, #24]	; (8011528 <HAL_TIM_MspPostInit+0xb0>)
 8011510:	f7f1 f8ce 	bl	80026b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8011514:	bf00      	nop
 8011516:	3728      	adds	r7, #40	; 0x28
 8011518:	46bd      	mov	sp, r7
 801151a:	bd80      	pop	{r7, pc}
 801151c:	40000c00 	.word	0x40000c00
 8011520:	40023800 	.word	0x40023800
 8011524:	40022000 	.word	0x40022000
 8011528:	40021c00 	.word	0x40021c00

0801152c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 801152c:	b580      	push	{r7, lr}
 801152e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8011530:	4b11      	ldr	r3, [pc, #68]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 8011532:	4a12      	ldr	r2, [pc, #72]	; (801157c <MX_USART1_UART_Init+0x50>)
 8011534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8011536:	4b10      	ldr	r3, [pc, #64]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 8011538:	4a11      	ldr	r2, [pc, #68]	; (8011580 <MX_USART1_UART_Init+0x54>)
 801153a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 801153c:	4b0e      	ldr	r3, [pc, #56]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 801153e:	2200      	movs	r2, #0
 8011540:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8011542:	4b0d      	ldr	r3, [pc, #52]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 8011544:	2200      	movs	r2, #0
 8011546:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8011548:	4b0b      	ldr	r3, [pc, #44]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 801154a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 801154e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8011550:	4b09      	ldr	r3, [pc, #36]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 8011552:	220c      	movs	r2, #12
 8011554:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8011556:	4b08      	ldr	r3, [pc, #32]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 8011558:	2200      	movs	r2, #0
 801155a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 801155c:	4b06      	ldr	r3, [pc, #24]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 801155e:	2200      	movs	r2, #0
 8011560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8011562:	4805      	ldr	r0, [pc, #20]	; (8011578 <MX_USART1_UART_Init+0x4c>)
 8011564:	f7f4 fdf4 	bl	8006150 <HAL_UART_Init>
 8011568:	4603      	mov	r3, r0
 801156a:	2b00      	cmp	r3, #0
 801156c:	d001      	beq.n	8011572 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 801156e:	f7ff fcbb 	bl	8010ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8011572:	bf00      	nop
 8011574:	bd80      	pop	{r7, pc}
 8011576:	bf00      	nop
 8011578:	20005a1c 	.word	0x20005a1c
 801157c:	40011000 	.word	0x40011000
 8011580:	000186a0 	.word	0x000186a0

08011584 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8011584:	b580      	push	{r7, lr}
 8011586:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8011588:	4b11      	ldr	r3, [pc, #68]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 801158a:	4a12      	ldr	r2, [pc, #72]	; (80115d4 <MX_USART6_UART_Init+0x50>)
 801158c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 801158e:	4b10      	ldr	r3, [pc, #64]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 8011590:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8011594:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8011596:	4b0e      	ldr	r3, [pc, #56]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 8011598:	2200      	movs	r2, #0
 801159a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 801159c:	4b0c      	ldr	r3, [pc, #48]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 801159e:	2200      	movs	r2, #0
 80115a0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80115a2:	4b0b      	ldr	r3, [pc, #44]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 80115a4:	2200      	movs	r2, #0
 80115a6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80115a8:	4b09      	ldr	r3, [pc, #36]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 80115aa:	220c      	movs	r2, #12
 80115ac:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80115ae:	4b08      	ldr	r3, [pc, #32]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 80115b0:	2200      	movs	r2, #0
 80115b2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80115b4:	4b06      	ldr	r3, [pc, #24]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 80115b6:	2200      	movs	r2, #0
 80115b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80115ba:	4805      	ldr	r0, [pc, #20]	; (80115d0 <MX_USART6_UART_Init+0x4c>)
 80115bc:	f7f4 fdc8 	bl	8006150 <HAL_UART_Init>
 80115c0:	4603      	mov	r3, r0
 80115c2:	2b00      	cmp	r3, #0
 80115c4:	d001      	beq.n	80115ca <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80115c6:	f7ff fc8f 	bl	8010ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80115ca:	bf00      	nop
 80115cc:	bd80      	pop	{r7, pc}
 80115ce:	bf00      	nop
 80115d0:	20005a60 	.word	0x20005a60
 80115d4:	40011400 	.word	0x40011400

080115d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b08c      	sub	sp, #48	; 0x30
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80115e0:	f107 031c 	add.w	r3, r7, #28
 80115e4:	2200      	movs	r2, #0
 80115e6:	601a      	str	r2, [r3, #0]
 80115e8:	605a      	str	r2, [r3, #4]
 80115ea:	609a      	str	r2, [r3, #8]
 80115ec:	60da      	str	r2, [r3, #12]
 80115ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	4a6a      	ldr	r2, [pc, #424]	; (80117a0 <HAL_UART_MspInit+0x1c8>)
 80115f6:	4293      	cmp	r3, r2
 80115f8:	d164      	bne.n	80116c4 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80115fa:	2300      	movs	r3, #0
 80115fc:	61bb      	str	r3, [r7, #24]
 80115fe:	4b69      	ldr	r3, [pc, #420]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 8011600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011602:	4a68      	ldr	r2, [pc, #416]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 8011604:	f043 0310 	orr.w	r3, r3, #16
 8011608:	6453      	str	r3, [r2, #68]	; 0x44
 801160a:	4b66      	ldr	r3, [pc, #408]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 801160c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801160e:	f003 0310 	and.w	r3, r3, #16
 8011612:	61bb      	str	r3, [r7, #24]
 8011614:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011616:	2300      	movs	r3, #0
 8011618:	617b      	str	r3, [r7, #20]
 801161a:	4b62      	ldr	r3, [pc, #392]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 801161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801161e:	4a61      	ldr	r2, [pc, #388]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 8011620:	f043 0302 	orr.w	r3, r3, #2
 8011624:	6313      	str	r3, [r2, #48]	; 0x30
 8011626:	4b5f      	ldr	r3, [pc, #380]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 8011628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801162a:	f003 0302 	and.w	r3, r3, #2
 801162e:	617b      	str	r3, [r7, #20]
 8011630:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8011632:	23c0      	movs	r3, #192	; 0xc0
 8011634:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011636:	2302      	movs	r3, #2
 8011638:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801163a:	2300      	movs	r3, #0
 801163c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801163e:	2303      	movs	r3, #3
 8011640:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8011642:	2307      	movs	r3, #7
 8011644:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011646:	f107 031c 	add.w	r3, r7, #28
 801164a:	4619      	mov	r1, r3
 801164c:	4856      	ldr	r0, [pc, #344]	; (80117a8 <HAL_UART_MspInit+0x1d0>)
 801164e:	f7f1 f82f 	bl	80026b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8011652:	4b56      	ldr	r3, [pc, #344]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011654:	4a56      	ldr	r2, [pc, #344]	; (80117b0 <HAL_UART_MspInit+0x1d8>)
 8011656:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8011658:	4b54      	ldr	r3, [pc, #336]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 801165a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801165e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011660:	4b52      	ldr	r3, [pc, #328]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011662:	2200      	movs	r2, #0
 8011664:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011666:	4b51      	ldr	r3, [pc, #324]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011668:	2200      	movs	r2, #0
 801166a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801166c:	4b4f      	ldr	r3, [pc, #316]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 801166e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011672:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011674:	4b4d      	ldr	r3, [pc, #308]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011676:	2200      	movs	r2, #0
 8011678:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801167a:	4b4c      	ldr	r3, [pc, #304]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 801167c:	2200      	movs	r2, #0
 801167e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8011680:	4b4a      	ldr	r3, [pc, #296]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011682:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011686:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8011688:	4b48      	ldr	r3, [pc, #288]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 801168a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 801168e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011690:	4b46      	ldr	r3, [pc, #280]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011692:	2200      	movs	r2, #0
 8011694:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8011696:	4845      	ldr	r0, [pc, #276]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 8011698:	f7f0 fbee 	bl	8001e78 <HAL_DMA_Init>
 801169c:	4603      	mov	r3, r0
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d001      	beq.n	80116a6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80116a2:	f7ff fc21 	bl	8010ee8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	4a40      	ldr	r2, [pc, #256]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 80116aa:	639a      	str	r2, [r3, #56]	; 0x38
 80116ac:	4a3f      	ldr	r2, [pc, #252]	; (80117ac <HAL_UART_MspInit+0x1d4>)
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 80116b2:	2200      	movs	r2, #0
 80116b4:	2103      	movs	r1, #3
 80116b6:	2025      	movs	r0, #37	; 0x25
 80116b8:	f7f0 fbb4 	bl	8001e24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80116bc:	2025      	movs	r0, #37	; 0x25
 80116be:	f7f0 fbcd 	bl	8001e5c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80116c2:	e069      	b.n	8011798 <HAL_UART_MspInit+0x1c0>
  else if(uartHandle->Instance==USART6)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	4a3a      	ldr	r2, [pc, #232]	; (80117b4 <HAL_UART_MspInit+0x1dc>)
 80116ca:	4293      	cmp	r3, r2
 80116cc:	d164      	bne.n	8011798 <HAL_UART_MspInit+0x1c0>
    __HAL_RCC_USART6_CLK_ENABLE();
 80116ce:	2300      	movs	r3, #0
 80116d0:	613b      	str	r3, [r7, #16]
 80116d2:	4b34      	ldr	r3, [pc, #208]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 80116d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80116d6:	4a33      	ldr	r2, [pc, #204]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 80116d8:	f043 0320 	orr.w	r3, r3, #32
 80116dc:	6453      	str	r3, [r2, #68]	; 0x44
 80116de:	4b31      	ldr	r3, [pc, #196]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 80116e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80116e2:	f003 0320 	and.w	r3, r3, #32
 80116e6:	613b      	str	r3, [r7, #16]
 80116e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80116ea:	2300      	movs	r3, #0
 80116ec:	60fb      	str	r3, [r7, #12]
 80116ee:	4b2d      	ldr	r3, [pc, #180]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 80116f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80116f2:	4a2c      	ldr	r2, [pc, #176]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 80116f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116f8:	6313      	str	r3, [r2, #48]	; 0x30
 80116fa:	4b2a      	ldr	r3, [pc, #168]	; (80117a4 <HAL_UART_MspInit+0x1cc>)
 80116fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80116fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011702:	60fb      	str	r3, [r7, #12]
 8011704:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8011706:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 801170a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801170c:	2302      	movs	r3, #2
 801170e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011710:	2300      	movs	r3, #0
 8011712:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011714:	2303      	movs	r3, #3
 8011716:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8011718:	2308      	movs	r3, #8
 801171a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 801171c:	f107 031c 	add.w	r3, r7, #28
 8011720:	4619      	mov	r1, r3
 8011722:	4825      	ldr	r0, [pc, #148]	; (80117b8 <HAL_UART_MspInit+0x1e0>)
 8011724:	f7f0 ffc4 	bl	80026b0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8011728:	4b24      	ldr	r3, [pc, #144]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 801172a:	4a25      	ldr	r2, [pc, #148]	; (80117c0 <HAL_UART_MspInit+0x1e8>)
 801172c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 801172e:	4b23      	ldr	r3, [pc, #140]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011730:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8011734:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011736:	4b21      	ldr	r3, [pc, #132]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011738:	2200      	movs	r2, #0
 801173a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801173c:	4b1f      	ldr	r3, [pc, #124]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 801173e:	2200      	movs	r2, #0
 8011740:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8011742:	4b1e      	ldr	r3, [pc, #120]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011744:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011748:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801174a:	4b1c      	ldr	r3, [pc, #112]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 801174c:	2200      	movs	r2, #0
 801174e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011750:	4b1a      	ldr	r3, [pc, #104]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011752:	2200      	movs	r2, #0
 8011754:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8011756:	4b19      	ldr	r3, [pc, #100]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011758:	f44f 7280 	mov.w	r2, #256	; 0x100
 801175c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 801175e:	4b17      	ldr	r3, [pc, #92]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011760:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8011764:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011766:	4b15      	ldr	r3, [pc, #84]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011768:	2200      	movs	r2, #0
 801176a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 801176c:	4813      	ldr	r0, [pc, #76]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 801176e:	f7f0 fb83 	bl	8001e78 <HAL_DMA_Init>
 8011772:	4603      	mov	r3, r0
 8011774:	2b00      	cmp	r3, #0
 8011776:	d001      	beq.n	801177c <HAL_UART_MspInit+0x1a4>
      Error_Handler();
 8011778:	f7ff fbb6 	bl	8010ee8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	4a0f      	ldr	r2, [pc, #60]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011780:	639a      	str	r2, [r3, #56]	; 0x38
 8011782:	4a0e      	ldr	r2, [pc, #56]	; (80117bc <HAL_UART_MspInit+0x1e4>)
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 2, 0);
 8011788:	2200      	movs	r2, #0
 801178a:	2102      	movs	r1, #2
 801178c:	2047      	movs	r0, #71	; 0x47
 801178e:	f7f0 fb49 	bl	8001e24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8011792:	2047      	movs	r0, #71	; 0x47
 8011794:	f7f0 fb62 	bl	8001e5c <HAL_NVIC_EnableIRQ>
}
 8011798:	bf00      	nop
 801179a:	3730      	adds	r7, #48	; 0x30
 801179c:	46bd      	mov	sp, r7
 801179e:	bd80      	pop	{r7, pc}
 80117a0:	40011000 	.word	0x40011000
 80117a4:	40023800 	.word	0x40023800
 80117a8:	40020400 	.word	0x40020400
 80117ac:	200059bc 	.word	0x200059bc
 80117b0:	40026488 	.word	0x40026488
 80117b4:	40011400 	.word	0x40011400
 80117b8:	40021800 	.word	0x40021800
 80117bc:	2000595c 	.word	0x2000595c
 80117c0:	40026428 	.word	0x40026428

080117c4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80117c4:	b580      	push	{r7, lr}
 80117c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80117c8:	2200      	movs	r2, #0
 80117ca:	4912      	ldr	r1, [pc, #72]	; (8011814 <MX_USB_DEVICE_Init+0x50>)
 80117cc:	4812      	ldr	r0, [pc, #72]	; (8011818 <MX_USB_DEVICE_Init+0x54>)
 80117ce:	f7f6 ff2d 	bl	800862c <USBD_Init>
 80117d2:	4603      	mov	r3, r0
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d001      	beq.n	80117dc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80117d8:	f7ff fb86 	bl	8010ee8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80117dc:	490f      	ldr	r1, [pc, #60]	; (801181c <MX_USB_DEVICE_Init+0x58>)
 80117de:	480e      	ldr	r0, [pc, #56]	; (8011818 <MX_USB_DEVICE_Init+0x54>)
 80117e0:	f7f6 ff54 	bl	800868c <USBD_RegisterClass>
 80117e4:	4603      	mov	r3, r0
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d001      	beq.n	80117ee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80117ea:	f7ff fb7d 	bl	8010ee8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80117ee:	490c      	ldr	r1, [pc, #48]	; (8011820 <MX_USB_DEVICE_Init+0x5c>)
 80117f0:	4809      	ldr	r0, [pc, #36]	; (8011818 <MX_USB_DEVICE_Init+0x54>)
 80117f2:	f7f6 fe75 	bl	80084e0 <USBD_CDC_RegisterInterface>
 80117f6:	4603      	mov	r3, r0
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d001      	beq.n	8011800 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80117fc:	f7ff fb74 	bl	8010ee8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011800:	4805      	ldr	r0, [pc, #20]	; (8011818 <MX_USB_DEVICE_Init+0x54>)
 8011802:	f7f6 ff6a 	bl	80086da <USBD_Start>
 8011806:	4603      	mov	r3, r0
 8011808:	2b00      	cmp	r3, #0
 801180a:	d001      	beq.n	8011810 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801180c:	f7ff fb6c 	bl	8010ee8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8011810:	bf00      	nop
 8011812:	bd80      	pop	{r7, pc}
 8011814:	20000158 	.word	0x20000158
 8011818:	20005aa4 	.word	0x20005aa4
 801181c:	20000014 	.word	0x20000014
 8011820:	20000144 	.word	0x20000144

08011824 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8011824:	b580      	push	{r7, lr}
 8011826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8011828:	2200      	movs	r2, #0
 801182a:	4905      	ldr	r1, [pc, #20]	; (8011840 <CDC_Init_FS+0x1c>)
 801182c:	4805      	ldr	r0, [pc, #20]	; (8011844 <CDC_Init_FS+0x20>)
 801182e:	f7f6 fe6c 	bl	800850a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8011832:	4905      	ldr	r1, [pc, #20]	; (8011848 <CDC_Init_FS+0x24>)
 8011834:	4803      	ldr	r0, [pc, #12]	; (8011844 <CDC_Init_FS+0x20>)
 8011836:	f7f6 fe86 	bl	8008546 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801183a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801183c:	4618      	mov	r0, r3
 801183e:	bd80      	pop	{r7, pc}
 8011840:	20006574 	.word	0x20006574
 8011844:	20005aa4 	.word	0x20005aa4
 8011848:	20005d74 	.word	0x20005d74

0801184c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801184c:	b480      	push	{r7}
 801184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8011850:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8011852:	4618      	mov	r0, r3
 8011854:	46bd      	mov	sp, r7
 8011856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185a:	4770      	bx	lr

0801185c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801185c:	b480      	push	{r7}
 801185e:	b083      	sub	sp, #12
 8011860:	af00      	add	r7, sp, #0
 8011862:	4603      	mov	r3, r0
 8011864:	6039      	str	r1, [r7, #0]
 8011866:	71fb      	strb	r3, [r7, #7]
 8011868:	4613      	mov	r3, r2
 801186a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801186c:	79fb      	ldrb	r3, [r7, #7]
 801186e:	2b23      	cmp	r3, #35	; 0x23
 8011870:	d84a      	bhi.n	8011908 <CDC_Control_FS+0xac>
 8011872:	a201      	add	r2, pc, #4	; (adr r2, 8011878 <CDC_Control_FS+0x1c>)
 8011874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011878:	08011909 	.word	0x08011909
 801187c:	08011909 	.word	0x08011909
 8011880:	08011909 	.word	0x08011909
 8011884:	08011909 	.word	0x08011909
 8011888:	08011909 	.word	0x08011909
 801188c:	08011909 	.word	0x08011909
 8011890:	08011909 	.word	0x08011909
 8011894:	08011909 	.word	0x08011909
 8011898:	08011909 	.word	0x08011909
 801189c:	08011909 	.word	0x08011909
 80118a0:	08011909 	.word	0x08011909
 80118a4:	08011909 	.word	0x08011909
 80118a8:	08011909 	.word	0x08011909
 80118ac:	08011909 	.word	0x08011909
 80118b0:	08011909 	.word	0x08011909
 80118b4:	08011909 	.word	0x08011909
 80118b8:	08011909 	.word	0x08011909
 80118bc:	08011909 	.word	0x08011909
 80118c0:	08011909 	.word	0x08011909
 80118c4:	08011909 	.word	0x08011909
 80118c8:	08011909 	.word	0x08011909
 80118cc:	08011909 	.word	0x08011909
 80118d0:	08011909 	.word	0x08011909
 80118d4:	08011909 	.word	0x08011909
 80118d8:	08011909 	.word	0x08011909
 80118dc:	08011909 	.word	0x08011909
 80118e0:	08011909 	.word	0x08011909
 80118e4:	08011909 	.word	0x08011909
 80118e8:	08011909 	.word	0x08011909
 80118ec:	08011909 	.word	0x08011909
 80118f0:	08011909 	.word	0x08011909
 80118f4:	08011909 	.word	0x08011909
 80118f8:	08011909 	.word	0x08011909
 80118fc:	08011909 	.word	0x08011909
 8011900:	08011909 	.word	0x08011909
 8011904:	08011909 	.word	0x08011909
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011908:	bf00      	nop
  }

  return (USBD_OK);
 801190a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801190c:	4618      	mov	r0, r3
 801190e:	370c      	adds	r7, #12
 8011910:	46bd      	mov	sp, r7
 8011912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011916:	4770      	bx	lr

08011918 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b082      	sub	sp, #8
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
 8011920:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	
	usb_cdc_unpackage(Buf, Len);
 8011922:	6839      	ldr	r1, [r7, #0]
 8011924:	6878      	ldr	r0, [r7, #4]
 8011926:	f7fd fadd 	bl	800eee4 <usb_cdc_unpackage>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801192a:	6879      	ldr	r1, [r7, #4]
 801192c:	4805      	ldr	r0, [pc, #20]	; (8011944 <CDC_Receive_FS+0x2c>)
 801192e:	f7f6 fe0a 	bl	8008546 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8011932:	4804      	ldr	r0, [pc, #16]	; (8011944 <CDC_Receive_FS+0x2c>)
 8011934:	f7f6 fe50 	bl	80085d8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8011938:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801193a:	4618      	mov	r0, r3
 801193c:	3708      	adds	r7, #8
 801193e:	46bd      	mov	sp, r7
 8011940:	bd80      	pop	{r7, pc}
 8011942:	bf00      	nop
 8011944:	20005aa4 	.word	0x20005aa4

08011948 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b084      	sub	sp, #16
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
 8011950:	460b      	mov	r3, r1
 8011952:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8011954:	2300      	movs	r3, #0
 8011956:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8011958:	4b0d      	ldr	r3, [pc, #52]	; (8011990 <CDC_Transmit_FS+0x48>)
 801195a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801195e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8011960:	68bb      	ldr	r3, [r7, #8]
 8011962:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8011966:	2b00      	cmp	r3, #0
 8011968:	d001      	beq.n	801196e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801196a:	2301      	movs	r3, #1
 801196c:	e00b      	b.n	8011986 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801196e:	887b      	ldrh	r3, [r7, #2]
 8011970:	461a      	mov	r2, r3
 8011972:	6879      	ldr	r1, [r7, #4]
 8011974:	4806      	ldr	r0, [pc, #24]	; (8011990 <CDC_Transmit_FS+0x48>)
 8011976:	f7f6 fdc8 	bl	800850a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801197a:	4805      	ldr	r0, [pc, #20]	; (8011990 <CDC_Transmit_FS+0x48>)
 801197c:	f7f6 fdfc 	bl	8008578 <USBD_CDC_TransmitPacket>
 8011980:	4603      	mov	r3, r0
 8011982:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8011984:	7bfb      	ldrb	r3, [r7, #15]
}
 8011986:	4618      	mov	r0, r3
 8011988:	3710      	adds	r7, #16
 801198a:	46bd      	mov	sp, r7
 801198c:	bd80      	pop	{r7, pc}
 801198e:	bf00      	nop
 8011990:	20005aa4 	.word	0x20005aa4

08011994 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8011994:	b480      	push	{r7}
 8011996:	b087      	sub	sp, #28
 8011998:	af00      	add	r7, sp, #0
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	60b9      	str	r1, [r7, #8]
 801199e:	4613      	mov	r3, r2
 80119a0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80119a2:	2300      	movs	r3, #0
 80119a4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80119a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80119aa:	4618      	mov	r0, r3
 80119ac:	371c      	adds	r7, #28
 80119ae:	46bd      	mov	sp, r7
 80119b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b4:	4770      	bx	lr
	...

080119b8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b08a      	sub	sp, #40	; 0x28
 80119bc:	af00      	add	r7, sp, #0
 80119be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80119c0:	f107 0314 	add.w	r3, r7, #20
 80119c4:	2200      	movs	r2, #0
 80119c6:	601a      	str	r2, [r3, #0]
 80119c8:	605a      	str	r2, [r3, #4]
 80119ca:	609a      	str	r2, [r3, #8]
 80119cc:	60da      	str	r2, [r3, #12]
 80119ce:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80119d8:	d13a      	bne.n	8011a50 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80119da:	2300      	movs	r3, #0
 80119dc:	613b      	str	r3, [r7, #16]
 80119de:	4b1e      	ldr	r3, [pc, #120]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 80119e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80119e2:	4a1d      	ldr	r2, [pc, #116]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 80119e4:	f043 0301 	orr.w	r3, r3, #1
 80119e8:	6313      	str	r3, [r2, #48]	; 0x30
 80119ea:	4b1b      	ldr	r3, [pc, #108]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 80119ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80119ee:	f003 0301 	and.w	r3, r3, #1
 80119f2:	613b      	str	r3, [r7, #16]
 80119f4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 80119f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80119fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80119fc:	2302      	movs	r3, #2
 80119fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a00:	2300      	movs	r3, #0
 8011a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011a04:	2303      	movs	r3, #3
 8011a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8011a08:	230a      	movs	r3, #10
 8011a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011a0c:	f107 0314 	add.w	r3, r7, #20
 8011a10:	4619      	mov	r1, r3
 8011a12:	4812      	ldr	r0, [pc, #72]	; (8011a5c <HAL_PCD_MspInit+0xa4>)
 8011a14:	f7f0 fe4c 	bl	80026b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011a18:	4b0f      	ldr	r3, [pc, #60]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 8011a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011a1c:	4a0e      	ldr	r2, [pc, #56]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 8011a1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a22:	6353      	str	r3, [r2, #52]	; 0x34
 8011a24:	2300      	movs	r3, #0
 8011a26:	60fb      	str	r3, [r7, #12]
 8011a28:	4b0b      	ldr	r3, [pc, #44]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 8011a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011a2c:	4a0a      	ldr	r2, [pc, #40]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 8011a2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011a32:	6453      	str	r3, [r2, #68]	; 0x44
 8011a34:	4b08      	ldr	r3, [pc, #32]	; (8011a58 <HAL_PCD_MspInit+0xa0>)
 8011a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011a38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011a3c:	60fb      	str	r3, [r7, #12]
 8011a3e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 8011a40:	2200      	movs	r2, #0
 8011a42:	2101      	movs	r1, #1
 8011a44:	2043      	movs	r0, #67	; 0x43
 8011a46:	f7f0 f9ed 	bl	8001e24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011a4a:	2043      	movs	r0, #67	; 0x43
 8011a4c:	f7f0 fa06 	bl	8001e5c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011a50:	bf00      	nop
 8011a52:	3728      	adds	r7, #40	; 0x28
 8011a54:	46bd      	mov	sp, r7
 8011a56:	bd80      	pop	{r7, pc}
 8011a58:	40023800 	.word	0x40023800
 8011a5c:	40020000 	.word	0x40020000

08011a60 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a60:	b580      	push	{r7, lr}
 8011a62:	b082      	sub	sp, #8
 8011a64:	af00      	add	r7, sp, #0
 8011a66:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011a74:	4619      	mov	r1, r3
 8011a76:	4610      	mov	r0, r2
 8011a78:	f7f6 fe7a 	bl	8008770 <USBD_LL_SetupStage>
}
 8011a7c:	bf00      	nop
 8011a7e:	3708      	adds	r7, #8
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}

08011a84 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b082      	sub	sp, #8
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
 8011a8c:	460b      	mov	r3, r1
 8011a8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011a96:	78fa      	ldrb	r2, [r7, #3]
 8011a98:	6879      	ldr	r1, [r7, #4]
 8011a9a:	4613      	mov	r3, r2
 8011a9c:	00db      	lsls	r3, r3, #3
 8011a9e:	1a9b      	subs	r3, r3, r2
 8011aa0:	009b      	lsls	r3, r3, #2
 8011aa2:	440b      	add	r3, r1
 8011aa4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011aa8:	681a      	ldr	r2, [r3, #0]
 8011aaa:	78fb      	ldrb	r3, [r7, #3]
 8011aac:	4619      	mov	r1, r3
 8011aae:	f7f6 feb4 	bl	800881a <USBD_LL_DataOutStage>
}
 8011ab2:	bf00      	nop
 8011ab4:	3708      	adds	r7, #8
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	bd80      	pop	{r7, pc}

08011aba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011aba:	b580      	push	{r7, lr}
 8011abc:	b082      	sub	sp, #8
 8011abe:	af00      	add	r7, sp, #0
 8011ac0:	6078      	str	r0, [r7, #4]
 8011ac2:	460b      	mov	r3, r1
 8011ac4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011acc:	78fa      	ldrb	r2, [r7, #3]
 8011ace:	6879      	ldr	r1, [r7, #4]
 8011ad0:	4613      	mov	r3, r2
 8011ad2:	00db      	lsls	r3, r3, #3
 8011ad4:	1a9b      	subs	r3, r3, r2
 8011ad6:	009b      	lsls	r3, r3, #2
 8011ad8:	440b      	add	r3, r1
 8011ada:	3348      	adds	r3, #72	; 0x48
 8011adc:	681a      	ldr	r2, [r3, #0]
 8011ade:	78fb      	ldrb	r3, [r7, #3]
 8011ae0:	4619      	mov	r1, r3
 8011ae2:	f7f6 fefd 	bl	80088e0 <USBD_LL_DataInStage>
}
 8011ae6:	bf00      	nop
 8011ae8:	3708      	adds	r7, #8
 8011aea:	46bd      	mov	sp, r7
 8011aec:	bd80      	pop	{r7, pc}

08011aee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011aee:	b580      	push	{r7, lr}
 8011af0:	b082      	sub	sp, #8
 8011af2:	af00      	add	r7, sp, #0
 8011af4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011afc:	4618      	mov	r0, r3
 8011afe:	f7f7 f811 	bl	8008b24 <USBD_LL_SOF>
}
 8011b02:	bf00      	nop
 8011b04:	3708      	adds	r7, #8
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}

08011b0a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b0a:	b580      	push	{r7, lr}
 8011b0c:	b084      	sub	sp, #16
 8011b0e:	af00      	add	r7, sp, #0
 8011b10:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011b12:	2301      	movs	r3, #1
 8011b14:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	68db      	ldr	r3, [r3, #12]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d102      	bne.n	8011b24 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011b1e:	2300      	movs	r3, #0
 8011b20:	73fb      	strb	r3, [r7, #15]
 8011b22:	e008      	b.n	8011b36 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	68db      	ldr	r3, [r3, #12]
 8011b28:	2b02      	cmp	r3, #2
 8011b2a:	d102      	bne.n	8011b32 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011b2c:	2301      	movs	r3, #1
 8011b2e:	73fb      	strb	r3, [r7, #15]
 8011b30:	e001      	b.n	8011b36 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011b32:	f7ff f9d9 	bl	8010ee8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011b3c:	7bfa      	ldrb	r2, [r7, #15]
 8011b3e:	4611      	mov	r1, r2
 8011b40:	4618      	mov	r0, r3
 8011b42:	f7f6 ffb1 	bl	8008aa8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	f7f6 ff5d 	bl	8008a0c <USBD_LL_Reset>
}
 8011b52:	bf00      	nop
 8011b54:	3710      	adds	r7, #16
 8011b56:	46bd      	mov	sp, r7
 8011b58:	bd80      	pop	{r7, pc}
	...

08011b5c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b082      	sub	sp, #8
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	f7f6 ffac 	bl	8008ac8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	687a      	ldr	r2, [r7, #4]
 8011b7c:	6812      	ldr	r2, [r2, #0]
 8011b7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011b82:	f043 0301 	orr.w	r3, r3, #1
 8011b86:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	6a1b      	ldr	r3, [r3, #32]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d005      	beq.n	8011b9c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011b90:	4b04      	ldr	r3, [pc, #16]	; (8011ba4 <HAL_PCD_SuspendCallback+0x48>)
 8011b92:	691b      	ldr	r3, [r3, #16]
 8011b94:	4a03      	ldr	r2, [pc, #12]	; (8011ba4 <HAL_PCD_SuspendCallback+0x48>)
 8011b96:	f043 0306 	orr.w	r3, r3, #6
 8011b9a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011b9c:	bf00      	nop
 8011b9e:	3708      	adds	r7, #8
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}
 8011ba4:	e000ed00 	.word	0xe000ed00

08011ba8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ba8:	b580      	push	{r7, lr}
 8011baa:	b082      	sub	sp, #8
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011bb6:	4618      	mov	r0, r3
 8011bb8:	f7f6 ff9c 	bl	8008af4 <USBD_LL_Resume>
}
 8011bbc:	bf00      	nop
 8011bbe:	3708      	adds	r7, #8
 8011bc0:	46bd      	mov	sp, r7
 8011bc2:	bd80      	pop	{r7, pc}

08011bc4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011bc4:	b580      	push	{r7, lr}
 8011bc6:	b082      	sub	sp, #8
 8011bc8:	af00      	add	r7, sp, #0
 8011bca:	6078      	str	r0, [r7, #4]
 8011bcc:	460b      	mov	r3, r1
 8011bce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011bd6:	78fa      	ldrb	r2, [r7, #3]
 8011bd8:	4611      	mov	r1, r2
 8011bda:	4618      	mov	r0, r3
 8011bdc:	f7f6 ffea 	bl	8008bb4 <USBD_LL_IsoOUTIncomplete>
}
 8011be0:	bf00      	nop
 8011be2:	3708      	adds	r7, #8
 8011be4:	46bd      	mov	sp, r7
 8011be6:	bd80      	pop	{r7, pc}

08011be8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b082      	sub	sp, #8
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]
 8011bf0:	460b      	mov	r3, r1
 8011bf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011bfa:	78fa      	ldrb	r2, [r7, #3]
 8011bfc:	4611      	mov	r1, r2
 8011bfe:	4618      	mov	r0, r3
 8011c00:	f7f6 ffb2 	bl	8008b68 <USBD_LL_IsoINIncomplete>
}
 8011c04:	bf00      	nop
 8011c06:	3708      	adds	r7, #8
 8011c08:	46bd      	mov	sp, r7
 8011c0a:	bd80      	pop	{r7, pc}

08011c0c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b082      	sub	sp, #8
 8011c10:	af00      	add	r7, sp, #0
 8011c12:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c1a:	4618      	mov	r0, r3
 8011c1c:	f7f6 fff0 	bl	8008c00 <USBD_LL_DevConnected>
}
 8011c20:	bf00      	nop
 8011c22:	3708      	adds	r7, #8
 8011c24:	46bd      	mov	sp, r7
 8011c26:	bd80      	pop	{r7, pc}

08011c28 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011c28:	b580      	push	{r7, lr}
 8011c2a:	b082      	sub	sp, #8
 8011c2c:	af00      	add	r7, sp, #0
 8011c2e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011c36:	4618      	mov	r0, r3
 8011c38:	f7f6 ffed 	bl	8008c16 <USBD_LL_DevDisconnected>
}
 8011c3c:	bf00      	nop
 8011c3e:	3708      	adds	r7, #8
 8011c40:	46bd      	mov	sp, r7
 8011c42:	bd80      	pop	{r7, pc}

08011c44 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011c44:	b580      	push	{r7, lr}
 8011c46:	b082      	sub	sp, #8
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	781b      	ldrb	r3, [r3, #0]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d13c      	bne.n	8011cce <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011c54:	4a20      	ldr	r2, [pc, #128]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	4a1e      	ldr	r2, [pc, #120]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c60:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011c64:	4b1c      	ldr	r3, [pc, #112]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c66:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011c6a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011c6c:	4b1a      	ldr	r3, [pc, #104]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c6e:	2204      	movs	r2, #4
 8011c70:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011c72:	4b19      	ldr	r3, [pc, #100]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c74:	2202      	movs	r2, #2
 8011c76:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011c78:	4b17      	ldr	r3, [pc, #92]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c7a:	2200      	movs	r2, #0
 8011c7c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011c7e:	4b16      	ldr	r3, [pc, #88]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c80:	2202      	movs	r2, #2
 8011c82:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8011c84:	4b14      	ldr	r3, [pc, #80]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c86:	2200      	movs	r2, #0
 8011c88:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011c8a:	4b13      	ldr	r3, [pc, #76]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c8c:	2200      	movs	r2, #0
 8011c8e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011c90:	4b11      	ldr	r3, [pc, #68]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c92:	2200      	movs	r2, #0
 8011c94:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8011c96:	4b10      	ldr	r3, [pc, #64]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c98:	2200      	movs	r2, #0
 8011c9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011c9c:	4b0e      	ldr	r3, [pc, #56]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011c9e:	2200      	movs	r2, #0
 8011ca0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011ca2:	480d      	ldr	r0, [pc, #52]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011ca4:	f7f0 fefc 	bl	8002aa0 <HAL_PCD_Init>
 8011ca8:	4603      	mov	r3, r0
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d001      	beq.n	8011cb2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011cae:	f7ff f91b 	bl	8010ee8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011cb2:	2180      	movs	r1, #128	; 0x80
 8011cb4:	4808      	ldr	r0, [pc, #32]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011cb6:	f7f2 f85a 	bl	8003d6e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011cba:	2240      	movs	r2, #64	; 0x40
 8011cbc:	2100      	movs	r1, #0
 8011cbe:	4806      	ldr	r0, [pc, #24]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011cc0:	f7f2 f80e 	bl	8003ce0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011cc4:	2280      	movs	r2, #128	; 0x80
 8011cc6:	2101      	movs	r1, #1
 8011cc8:	4803      	ldr	r0, [pc, #12]	; (8011cd8 <USBD_LL_Init+0x94>)
 8011cca:	f7f2 f809 	bl	8003ce0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011cce:	2300      	movs	r3, #0
}
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	3708      	adds	r7, #8
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	20006d74 	.word	0x20006d74

08011cdc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b084      	sub	sp, #16
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ce8:	2300      	movs	r3, #0
 8011cea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	f7f0 fff1 	bl	8002cda <HAL_PCD_Start>
 8011cf8:	4603      	mov	r3, r0
 8011cfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011cfc:	7bfb      	ldrb	r3, [r7, #15]
 8011cfe:	4618      	mov	r0, r3
 8011d00:	f000 f942 	bl	8011f88 <USBD_Get_USB_Status>
 8011d04:	4603      	mov	r3, r0
 8011d06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d08:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	3710      	adds	r7, #16
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd80      	pop	{r7, pc}

08011d12 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011d12:	b580      	push	{r7, lr}
 8011d14:	b084      	sub	sp, #16
 8011d16:	af00      	add	r7, sp, #0
 8011d18:	6078      	str	r0, [r7, #4]
 8011d1a:	4608      	mov	r0, r1
 8011d1c:	4611      	mov	r1, r2
 8011d1e:	461a      	mov	r2, r3
 8011d20:	4603      	mov	r3, r0
 8011d22:	70fb      	strb	r3, [r7, #3]
 8011d24:	460b      	mov	r3, r1
 8011d26:	70bb      	strb	r3, [r7, #2]
 8011d28:	4613      	mov	r3, r2
 8011d2a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d2c:	2300      	movs	r3, #0
 8011d2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d30:	2300      	movs	r3, #0
 8011d32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011d3a:	78bb      	ldrb	r3, [r7, #2]
 8011d3c:	883a      	ldrh	r2, [r7, #0]
 8011d3e:	78f9      	ldrb	r1, [r7, #3]
 8011d40:	f7f1 fbd5 	bl	80034ee <HAL_PCD_EP_Open>
 8011d44:	4603      	mov	r3, r0
 8011d46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d48:	7bfb      	ldrb	r3, [r7, #15]
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	f000 f91c 	bl	8011f88 <USBD_Get_USB_Status>
 8011d50:	4603      	mov	r3, r0
 8011d52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d54:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d56:	4618      	mov	r0, r3
 8011d58:	3710      	adds	r7, #16
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	bd80      	pop	{r7, pc}

08011d5e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d5e:	b580      	push	{r7, lr}
 8011d60:	b084      	sub	sp, #16
 8011d62:	af00      	add	r7, sp, #0
 8011d64:	6078      	str	r0, [r7, #4]
 8011d66:	460b      	mov	r3, r1
 8011d68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011d6a:	2300      	movs	r3, #0
 8011d6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011d6e:	2300      	movs	r3, #0
 8011d70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011d78:	78fa      	ldrb	r2, [r7, #3]
 8011d7a:	4611      	mov	r1, r2
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	f7f1 fc1e 	bl	80035be <HAL_PCD_EP_Close>
 8011d82:	4603      	mov	r3, r0
 8011d84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011d86:	7bfb      	ldrb	r3, [r7, #15]
 8011d88:	4618      	mov	r0, r3
 8011d8a:	f000 f8fd 	bl	8011f88 <USBD_Get_USB_Status>
 8011d8e:	4603      	mov	r3, r0
 8011d90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011d92:	7bbb      	ldrb	r3, [r7, #14]
}
 8011d94:	4618      	mov	r0, r3
 8011d96:	3710      	adds	r7, #16
 8011d98:	46bd      	mov	sp, r7
 8011d9a:	bd80      	pop	{r7, pc}

08011d9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b084      	sub	sp, #16
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
 8011da4:	460b      	mov	r3, r1
 8011da6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011da8:	2300      	movs	r3, #0
 8011daa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dac:	2300      	movs	r3, #0
 8011dae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011db6:	78fa      	ldrb	r2, [r7, #3]
 8011db8:	4611      	mov	r1, r2
 8011dba:	4618      	mov	r0, r3
 8011dbc:	f7f1 fcf6 	bl	80037ac <HAL_PCD_EP_SetStall>
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011dc4:	7bfb      	ldrb	r3, [r7, #15]
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f000 f8de 	bl	8011f88 <USBD_Get_USB_Status>
 8011dcc:	4603      	mov	r3, r0
 8011dce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011dd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	3710      	adds	r7, #16
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}

08011dda <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011dda:	b580      	push	{r7, lr}
 8011ddc:	b084      	sub	sp, #16
 8011dde:	af00      	add	r7, sp, #0
 8011de0:	6078      	str	r0, [r7, #4]
 8011de2:	460b      	mov	r3, r1
 8011de4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011de6:	2300      	movs	r3, #0
 8011de8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011dea:	2300      	movs	r3, #0
 8011dec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011df4:	78fa      	ldrb	r2, [r7, #3]
 8011df6:	4611      	mov	r1, r2
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f7f1 fd3b 	bl	8003874 <HAL_PCD_EP_ClrStall>
 8011dfe:	4603      	mov	r3, r0
 8011e00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e02:	7bfb      	ldrb	r3, [r7, #15]
 8011e04:	4618      	mov	r0, r3
 8011e06:	f000 f8bf 	bl	8011f88 <USBD_Get_USB_Status>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011e0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8011e10:	4618      	mov	r0, r3
 8011e12:	3710      	adds	r7, #16
 8011e14:	46bd      	mov	sp, r7
 8011e16:	bd80      	pop	{r7, pc}

08011e18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011e18:	b480      	push	{r7}
 8011e1a:	b085      	sub	sp, #20
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]
 8011e20:	460b      	mov	r3, r1
 8011e22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011e2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011e2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	da0b      	bge.n	8011e4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011e34:	78fb      	ldrb	r3, [r7, #3]
 8011e36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011e3a:	68f9      	ldr	r1, [r7, #12]
 8011e3c:	4613      	mov	r3, r2
 8011e3e:	00db      	lsls	r3, r3, #3
 8011e40:	1a9b      	subs	r3, r3, r2
 8011e42:	009b      	lsls	r3, r3, #2
 8011e44:	440b      	add	r3, r1
 8011e46:	333e      	adds	r3, #62	; 0x3e
 8011e48:	781b      	ldrb	r3, [r3, #0]
 8011e4a:	e00b      	b.n	8011e64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011e4c:	78fb      	ldrb	r3, [r7, #3]
 8011e4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011e52:	68f9      	ldr	r1, [r7, #12]
 8011e54:	4613      	mov	r3, r2
 8011e56:	00db      	lsls	r3, r3, #3
 8011e58:	1a9b      	subs	r3, r3, r2
 8011e5a:	009b      	lsls	r3, r3, #2
 8011e5c:	440b      	add	r3, r1
 8011e5e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011e62:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011e64:	4618      	mov	r0, r3
 8011e66:	3714      	adds	r7, #20
 8011e68:	46bd      	mov	sp, r7
 8011e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e6e:	4770      	bx	lr

08011e70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011e70:	b580      	push	{r7, lr}
 8011e72:	b084      	sub	sp, #16
 8011e74:	af00      	add	r7, sp, #0
 8011e76:	6078      	str	r0, [r7, #4]
 8011e78:	460b      	mov	r3, r1
 8011e7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011e7c:	2300      	movs	r3, #0
 8011e7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011e80:	2300      	movs	r3, #0
 8011e82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011e8a:	78fa      	ldrb	r2, [r7, #3]
 8011e8c:	4611      	mov	r1, r2
 8011e8e:	4618      	mov	r0, r3
 8011e90:	f7f1 fb08 	bl	80034a4 <HAL_PCD_SetAddress>
 8011e94:	4603      	mov	r3, r0
 8011e96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011e98:	7bfb      	ldrb	r3, [r7, #15]
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f000 f874 	bl	8011f88 <USBD_Get_USB_Status>
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ea4:	7bbb      	ldrb	r3, [r7, #14]
}
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	3710      	adds	r7, #16
 8011eaa:	46bd      	mov	sp, r7
 8011eac:	bd80      	pop	{r7, pc}

08011eae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011eae:	b580      	push	{r7, lr}
 8011eb0:	b086      	sub	sp, #24
 8011eb2:	af00      	add	r7, sp, #0
 8011eb4:	60f8      	str	r0, [r7, #12]
 8011eb6:	607a      	str	r2, [r7, #4]
 8011eb8:	603b      	str	r3, [r7, #0]
 8011eba:	460b      	mov	r3, r1
 8011ebc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ebe:	2300      	movs	r3, #0
 8011ec0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011ecc:	7af9      	ldrb	r1, [r7, #11]
 8011ece:	683b      	ldr	r3, [r7, #0]
 8011ed0:	687a      	ldr	r2, [r7, #4]
 8011ed2:	f7f1 fc21 	bl	8003718 <HAL_PCD_EP_Transmit>
 8011ed6:	4603      	mov	r3, r0
 8011ed8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011eda:	7dfb      	ldrb	r3, [r7, #23]
 8011edc:	4618      	mov	r0, r3
 8011ede:	f000 f853 	bl	8011f88 <USBD_Get_USB_Status>
 8011ee2:	4603      	mov	r3, r0
 8011ee4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011ee6:	7dbb      	ldrb	r3, [r7, #22]
}
 8011ee8:	4618      	mov	r0, r3
 8011eea:	3718      	adds	r7, #24
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}

08011ef0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011ef0:	b580      	push	{r7, lr}
 8011ef2:	b086      	sub	sp, #24
 8011ef4:	af00      	add	r7, sp, #0
 8011ef6:	60f8      	str	r0, [r7, #12]
 8011ef8:	607a      	str	r2, [r7, #4]
 8011efa:	603b      	str	r3, [r7, #0]
 8011efc:	460b      	mov	r3, r1
 8011efe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f00:	2300      	movs	r3, #0
 8011f02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f04:	2300      	movs	r3, #0
 8011f06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011f0e:	7af9      	ldrb	r1, [r7, #11]
 8011f10:	683b      	ldr	r3, [r7, #0]
 8011f12:	687a      	ldr	r2, [r7, #4]
 8011f14:	f7f1 fb9d 	bl	8003652 <HAL_PCD_EP_Receive>
 8011f18:	4603      	mov	r3, r0
 8011f1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011f1c:	7dfb      	ldrb	r3, [r7, #23]
 8011f1e:	4618      	mov	r0, r3
 8011f20:	f000 f832 	bl	8011f88 <USBD_Get_USB_Status>
 8011f24:	4603      	mov	r3, r0
 8011f26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011f28:	7dbb      	ldrb	r3, [r7, #22]
}
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	3718      	adds	r7, #24
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}

08011f32 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011f32:	b580      	push	{r7, lr}
 8011f34:	b082      	sub	sp, #8
 8011f36:	af00      	add	r7, sp, #0
 8011f38:	6078      	str	r0, [r7, #4]
 8011f3a:	460b      	mov	r3, r1
 8011f3c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011f44:	78fa      	ldrb	r2, [r7, #3]
 8011f46:	4611      	mov	r1, r2
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f7f1 fbcd 	bl	80036e8 <HAL_PCD_EP_GetRxCount>
 8011f4e:	4603      	mov	r3, r0
}
 8011f50:	4618      	mov	r0, r3
 8011f52:	3708      	adds	r7, #8
 8011f54:	46bd      	mov	sp, r7
 8011f56:	bd80      	pop	{r7, pc}

08011f58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011f58:	b480      	push	{r7}
 8011f5a:	b083      	sub	sp, #12
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011f60:	4b03      	ldr	r3, [pc, #12]	; (8011f70 <USBD_static_malloc+0x18>)
}
 8011f62:	4618      	mov	r0, r3
 8011f64:	370c      	adds	r7, #12
 8011f66:	46bd      	mov	sp, r7
 8011f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f6c:	4770      	bx	lr
 8011f6e:	bf00      	nop
 8011f70:	20004f10 	.word	0x20004f10

08011f74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011f74:	b480      	push	{r7}
 8011f76:	b083      	sub	sp, #12
 8011f78:	af00      	add	r7, sp, #0
 8011f7a:	6078      	str	r0, [r7, #4]

}
 8011f7c:	bf00      	nop
 8011f7e:	370c      	adds	r7, #12
 8011f80:	46bd      	mov	sp, r7
 8011f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f86:	4770      	bx	lr

08011f88 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011f88:	b480      	push	{r7}
 8011f8a:	b085      	sub	sp, #20
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	4603      	mov	r3, r0
 8011f90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f92:	2300      	movs	r3, #0
 8011f94:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011f96:	79fb      	ldrb	r3, [r7, #7]
 8011f98:	2b03      	cmp	r3, #3
 8011f9a:	d817      	bhi.n	8011fcc <USBD_Get_USB_Status+0x44>
 8011f9c:	a201      	add	r2, pc, #4	; (adr r2, 8011fa4 <USBD_Get_USB_Status+0x1c>)
 8011f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fa2:	bf00      	nop
 8011fa4:	08011fb5 	.word	0x08011fb5
 8011fa8:	08011fbb 	.word	0x08011fbb
 8011fac:	08011fc1 	.word	0x08011fc1
 8011fb0:	08011fc7 	.word	0x08011fc7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	73fb      	strb	r3, [r7, #15]
    break;
 8011fb8:	e00b      	b.n	8011fd2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011fba:	2303      	movs	r3, #3
 8011fbc:	73fb      	strb	r3, [r7, #15]
    break;
 8011fbe:	e008      	b.n	8011fd2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011fc0:	2301      	movs	r3, #1
 8011fc2:	73fb      	strb	r3, [r7, #15]
    break;
 8011fc4:	e005      	b.n	8011fd2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011fc6:	2303      	movs	r3, #3
 8011fc8:	73fb      	strb	r3, [r7, #15]
    break;
 8011fca:	e002      	b.n	8011fd2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011fcc:	2303      	movs	r3, #3
 8011fce:	73fb      	strb	r3, [r7, #15]
    break;
 8011fd0:	bf00      	nop
  }
  return usb_status;
 8011fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	3714      	adds	r7, #20
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fde:	4770      	bx	lr

08011fe0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011fe0:	b480      	push	{r7}
 8011fe2:	b083      	sub	sp, #12
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	6039      	str	r1, [r7, #0]
 8011fea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011fec:	683b      	ldr	r3, [r7, #0]
 8011fee:	2212      	movs	r2, #18
 8011ff0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011ff2:	4b03      	ldr	r3, [pc, #12]	; (8012000 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	370c      	adds	r7, #12
 8011ff8:	46bd      	mov	sp, r7
 8011ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffe:	4770      	bx	lr
 8012000:	20000174 	.word	0x20000174

08012004 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012004:	b480      	push	{r7}
 8012006:	b083      	sub	sp, #12
 8012008:	af00      	add	r7, sp, #0
 801200a:	4603      	mov	r3, r0
 801200c:	6039      	str	r1, [r7, #0]
 801200e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	2204      	movs	r2, #4
 8012014:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012016:	4b03      	ldr	r3, [pc, #12]	; (8012024 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012018:	4618      	mov	r0, r3
 801201a:	370c      	adds	r7, #12
 801201c:	46bd      	mov	sp, r7
 801201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012022:	4770      	bx	lr
 8012024:	20000188 	.word	0x20000188

08012028 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012028:	b580      	push	{r7, lr}
 801202a:	b082      	sub	sp, #8
 801202c:	af00      	add	r7, sp, #0
 801202e:	4603      	mov	r3, r0
 8012030:	6039      	str	r1, [r7, #0]
 8012032:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012034:	79fb      	ldrb	r3, [r7, #7]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d105      	bne.n	8012046 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801203a:	683a      	ldr	r2, [r7, #0]
 801203c:	4907      	ldr	r1, [pc, #28]	; (801205c <USBD_FS_ProductStrDescriptor+0x34>)
 801203e:	4808      	ldr	r0, [pc, #32]	; (8012060 <USBD_FS_ProductStrDescriptor+0x38>)
 8012040:	f7f7 fb7d 	bl	800973e <USBD_GetString>
 8012044:	e004      	b.n	8012050 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012046:	683a      	ldr	r2, [r7, #0]
 8012048:	4904      	ldr	r1, [pc, #16]	; (801205c <USBD_FS_ProductStrDescriptor+0x34>)
 801204a:	4805      	ldr	r0, [pc, #20]	; (8012060 <USBD_FS_ProductStrDescriptor+0x38>)
 801204c:	f7f7 fb77 	bl	800973e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012050:	4b02      	ldr	r3, [pc, #8]	; (801205c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012052:	4618      	mov	r0, r3
 8012054:	3708      	adds	r7, #8
 8012056:	46bd      	mov	sp, r7
 8012058:	bd80      	pop	{r7, pc}
 801205a:	bf00      	nop
 801205c:	2000717c 	.word	0x2000717c
 8012060:	08015a54 	.word	0x08015a54

08012064 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012064:	b580      	push	{r7, lr}
 8012066:	b082      	sub	sp, #8
 8012068:	af00      	add	r7, sp, #0
 801206a:	4603      	mov	r3, r0
 801206c:	6039      	str	r1, [r7, #0]
 801206e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012070:	683a      	ldr	r2, [r7, #0]
 8012072:	4904      	ldr	r1, [pc, #16]	; (8012084 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012074:	4804      	ldr	r0, [pc, #16]	; (8012088 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012076:	f7f7 fb62 	bl	800973e <USBD_GetString>
  return USBD_StrDesc;
 801207a:	4b02      	ldr	r3, [pc, #8]	; (8012084 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801207c:	4618      	mov	r0, r3
 801207e:	3708      	adds	r7, #8
 8012080:	46bd      	mov	sp, r7
 8012082:	bd80      	pop	{r7, pc}
 8012084:	2000717c 	.word	0x2000717c
 8012088:	08015a6c 	.word	0x08015a6c

0801208c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801208c:	b580      	push	{r7, lr}
 801208e:	b082      	sub	sp, #8
 8012090:	af00      	add	r7, sp, #0
 8012092:	4603      	mov	r3, r0
 8012094:	6039      	str	r1, [r7, #0]
 8012096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	221a      	movs	r2, #26
 801209c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801209e:	f000 f843 	bl	8012128 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80120a2:	4b02      	ldr	r3, [pc, #8]	; (80120ac <USBD_FS_SerialStrDescriptor+0x20>)
}
 80120a4:	4618      	mov	r0, r3
 80120a6:	3708      	adds	r7, #8
 80120a8:	46bd      	mov	sp, r7
 80120aa:	bd80      	pop	{r7, pc}
 80120ac:	2000018c 	.word	0x2000018c

080120b0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b082      	sub	sp, #8
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	4603      	mov	r3, r0
 80120b8:	6039      	str	r1, [r7, #0]
 80120ba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80120bc:	79fb      	ldrb	r3, [r7, #7]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d105      	bne.n	80120ce <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80120c2:	683a      	ldr	r2, [r7, #0]
 80120c4:	4907      	ldr	r1, [pc, #28]	; (80120e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80120c6:	4808      	ldr	r0, [pc, #32]	; (80120e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80120c8:	f7f7 fb39 	bl	800973e <USBD_GetString>
 80120cc:	e004      	b.n	80120d8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80120ce:	683a      	ldr	r2, [r7, #0]
 80120d0:	4904      	ldr	r1, [pc, #16]	; (80120e4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80120d2:	4805      	ldr	r0, [pc, #20]	; (80120e8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80120d4:	f7f7 fb33 	bl	800973e <USBD_GetString>
  }
  return USBD_StrDesc;
 80120d8:	4b02      	ldr	r3, [pc, #8]	; (80120e4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80120da:	4618      	mov	r0, r3
 80120dc:	3708      	adds	r7, #8
 80120de:	46bd      	mov	sp, r7
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop
 80120e4:	2000717c 	.word	0x2000717c
 80120e8:	08015a80 	.word	0x08015a80

080120ec <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80120ec:	b580      	push	{r7, lr}
 80120ee:	b082      	sub	sp, #8
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	4603      	mov	r3, r0
 80120f4:	6039      	str	r1, [r7, #0]
 80120f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80120f8:	79fb      	ldrb	r3, [r7, #7]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d105      	bne.n	801210a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80120fe:	683a      	ldr	r2, [r7, #0]
 8012100:	4907      	ldr	r1, [pc, #28]	; (8012120 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012102:	4808      	ldr	r0, [pc, #32]	; (8012124 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012104:	f7f7 fb1b 	bl	800973e <USBD_GetString>
 8012108:	e004      	b.n	8012114 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801210a:	683a      	ldr	r2, [r7, #0]
 801210c:	4904      	ldr	r1, [pc, #16]	; (8012120 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801210e:	4805      	ldr	r0, [pc, #20]	; (8012124 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012110:	f7f7 fb15 	bl	800973e <USBD_GetString>
  }
  return USBD_StrDesc;
 8012114:	4b02      	ldr	r3, [pc, #8]	; (8012120 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012116:	4618      	mov	r0, r3
 8012118:	3708      	adds	r7, #8
 801211a:	46bd      	mov	sp, r7
 801211c:	bd80      	pop	{r7, pc}
 801211e:	bf00      	nop
 8012120:	2000717c 	.word	0x2000717c
 8012124:	08015a8c 	.word	0x08015a8c

08012128 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012128:	b580      	push	{r7, lr}
 801212a:	b084      	sub	sp, #16
 801212c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801212e:	4b0f      	ldr	r3, [pc, #60]	; (801216c <Get_SerialNum+0x44>)
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012134:	4b0e      	ldr	r3, [pc, #56]	; (8012170 <Get_SerialNum+0x48>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801213a:	4b0e      	ldr	r3, [pc, #56]	; (8012174 <Get_SerialNum+0x4c>)
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012140:	68fa      	ldr	r2, [r7, #12]
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	4413      	add	r3, r2
 8012146:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d009      	beq.n	8012162 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801214e:	2208      	movs	r2, #8
 8012150:	4909      	ldr	r1, [pc, #36]	; (8012178 <Get_SerialNum+0x50>)
 8012152:	68f8      	ldr	r0, [r7, #12]
 8012154:	f000 f814 	bl	8012180 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012158:	2204      	movs	r2, #4
 801215a:	4908      	ldr	r1, [pc, #32]	; (801217c <Get_SerialNum+0x54>)
 801215c:	68b8      	ldr	r0, [r7, #8]
 801215e:	f000 f80f 	bl	8012180 <IntToUnicode>
  }
}
 8012162:	bf00      	nop
 8012164:	3710      	adds	r7, #16
 8012166:	46bd      	mov	sp, r7
 8012168:	bd80      	pop	{r7, pc}
 801216a:	bf00      	nop
 801216c:	1fff7a10 	.word	0x1fff7a10
 8012170:	1fff7a14 	.word	0x1fff7a14
 8012174:	1fff7a18 	.word	0x1fff7a18
 8012178:	2000018e 	.word	0x2000018e
 801217c:	2000019e 	.word	0x2000019e

08012180 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012180:	b480      	push	{r7}
 8012182:	b087      	sub	sp, #28
 8012184:	af00      	add	r7, sp, #0
 8012186:	60f8      	str	r0, [r7, #12]
 8012188:	60b9      	str	r1, [r7, #8]
 801218a:	4613      	mov	r3, r2
 801218c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801218e:	2300      	movs	r3, #0
 8012190:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012192:	2300      	movs	r3, #0
 8012194:	75fb      	strb	r3, [r7, #23]
 8012196:	e027      	b.n	80121e8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	0f1b      	lsrs	r3, r3, #28
 801219c:	2b09      	cmp	r3, #9
 801219e:	d80b      	bhi.n	80121b8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	0f1b      	lsrs	r3, r3, #28
 80121a4:	b2da      	uxtb	r2, r3
 80121a6:	7dfb      	ldrb	r3, [r7, #23]
 80121a8:	005b      	lsls	r3, r3, #1
 80121aa:	4619      	mov	r1, r3
 80121ac:	68bb      	ldr	r3, [r7, #8]
 80121ae:	440b      	add	r3, r1
 80121b0:	3230      	adds	r2, #48	; 0x30
 80121b2:	b2d2      	uxtb	r2, r2
 80121b4:	701a      	strb	r2, [r3, #0]
 80121b6:	e00a      	b.n	80121ce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	0f1b      	lsrs	r3, r3, #28
 80121bc:	b2da      	uxtb	r2, r3
 80121be:	7dfb      	ldrb	r3, [r7, #23]
 80121c0:	005b      	lsls	r3, r3, #1
 80121c2:	4619      	mov	r1, r3
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	440b      	add	r3, r1
 80121c8:	3237      	adds	r2, #55	; 0x37
 80121ca:	b2d2      	uxtb	r2, r2
 80121cc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	011b      	lsls	r3, r3, #4
 80121d2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80121d4:	7dfb      	ldrb	r3, [r7, #23]
 80121d6:	005b      	lsls	r3, r3, #1
 80121d8:	3301      	adds	r3, #1
 80121da:	68ba      	ldr	r2, [r7, #8]
 80121dc:	4413      	add	r3, r2
 80121de:	2200      	movs	r2, #0
 80121e0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80121e2:	7dfb      	ldrb	r3, [r7, #23]
 80121e4:	3301      	adds	r3, #1
 80121e6:	75fb      	strb	r3, [r7, #23]
 80121e8:	7dfa      	ldrb	r2, [r7, #23]
 80121ea:	79fb      	ldrb	r3, [r7, #7]
 80121ec:	429a      	cmp	r2, r3
 80121ee:	d3d3      	bcc.n	8012198 <IntToUnicode+0x18>
  }
}
 80121f0:	bf00      	nop
 80121f2:	bf00      	nop
 80121f4:	371c      	adds	r7, #28
 80121f6:	46bd      	mov	sp, r7
 80121f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121fc:	4770      	bx	lr
	...

08012200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8012200:	f8df d034 	ldr.w	sp, [pc, #52]	; 8012238 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8012204:	480d      	ldr	r0, [pc, #52]	; (801223c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8012206:	490e      	ldr	r1, [pc, #56]	; (8012240 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8012208:	4a0e      	ldr	r2, [pc, #56]	; (8012244 <LoopFillZerobss+0x1e>)
  movs r3, #0
 801220a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801220c:	e002      	b.n	8012214 <LoopCopyDataInit>

0801220e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801220e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8012210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8012212:	3304      	adds	r3, #4

08012214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8012214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8012216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8012218:	d3f9      	bcc.n	801220e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801221a:	4a0b      	ldr	r2, [pc, #44]	; (8012248 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 801221c:	4c0b      	ldr	r4, [pc, #44]	; (801224c <LoopFillZerobss+0x26>)
  movs r3, #0
 801221e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8012220:	e001      	b.n	8012226 <LoopFillZerobss>

08012222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8012222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8012224:	3204      	adds	r2, #4

08012226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8012226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8012228:	d3fb      	bcc.n	8012222 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801222a:	f7ff f849 	bl	80112c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801222e:	f000 f811 	bl	8012254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8012232:	f7fe fdb3 	bl	8010d9c <main>
  bx  lr    
 8012236:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8012238:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 801223c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8012240:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8012244:	080165e0 	.word	0x080165e0
  ldr r2, =_sbss
 8012248:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 801224c:	2000738c 	.word	0x2000738c

08012250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8012250:	e7fe      	b.n	8012250 <ADC_IRQHandler>
	...

08012254 <__libc_init_array>:
 8012254:	b570      	push	{r4, r5, r6, lr}
 8012256:	4d0d      	ldr	r5, [pc, #52]	; (801228c <__libc_init_array+0x38>)
 8012258:	4c0d      	ldr	r4, [pc, #52]	; (8012290 <__libc_init_array+0x3c>)
 801225a:	1b64      	subs	r4, r4, r5
 801225c:	10a4      	asrs	r4, r4, #2
 801225e:	2600      	movs	r6, #0
 8012260:	42a6      	cmp	r6, r4
 8012262:	d109      	bne.n	8012278 <__libc_init_array+0x24>
 8012264:	4d0b      	ldr	r5, [pc, #44]	; (8012294 <__libc_init_array+0x40>)
 8012266:	4c0c      	ldr	r4, [pc, #48]	; (8012298 <__libc_init_array+0x44>)
 8012268:	f003 fb78 	bl	801595c <_init>
 801226c:	1b64      	subs	r4, r4, r5
 801226e:	10a4      	asrs	r4, r4, #2
 8012270:	2600      	movs	r6, #0
 8012272:	42a6      	cmp	r6, r4
 8012274:	d105      	bne.n	8012282 <__libc_init_array+0x2e>
 8012276:	bd70      	pop	{r4, r5, r6, pc}
 8012278:	f855 3b04 	ldr.w	r3, [r5], #4
 801227c:	4798      	blx	r3
 801227e:	3601      	adds	r6, #1
 8012280:	e7ee      	b.n	8012260 <__libc_init_array+0xc>
 8012282:	f855 3b04 	ldr.w	r3, [r5], #4
 8012286:	4798      	blx	r3
 8012288:	3601      	adds	r6, #1
 801228a:	e7f2      	b.n	8012272 <__libc_init_array+0x1e>
 801228c:	080165d8 	.word	0x080165d8
 8012290:	080165d8 	.word	0x080165d8
 8012294:	080165d8 	.word	0x080165d8
 8012298:	080165dc 	.word	0x080165dc

0801229c <memcpy>:
 801229c:	440a      	add	r2, r1
 801229e:	4291      	cmp	r1, r2
 80122a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80122a4:	d100      	bne.n	80122a8 <memcpy+0xc>
 80122a6:	4770      	bx	lr
 80122a8:	b510      	push	{r4, lr}
 80122aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80122ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80122b2:	4291      	cmp	r1, r2
 80122b4:	d1f9      	bne.n	80122aa <memcpy+0xe>
 80122b6:	bd10      	pop	{r4, pc}

080122b8 <memset>:
 80122b8:	4402      	add	r2, r0
 80122ba:	4603      	mov	r3, r0
 80122bc:	4293      	cmp	r3, r2
 80122be:	d100      	bne.n	80122c2 <memset+0xa>
 80122c0:	4770      	bx	lr
 80122c2:	f803 1b01 	strb.w	r1, [r3], #1
 80122c6:	e7f9      	b.n	80122bc <memset+0x4>

080122c8 <srand>:
 80122c8:	b538      	push	{r3, r4, r5, lr}
 80122ca:	4b10      	ldr	r3, [pc, #64]	; (801230c <srand+0x44>)
 80122cc:	681d      	ldr	r5, [r3, #0]
 80122ce:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80122d0:	4604      	mov	r4, r0
 80122d2:	b9b3      	cbnz	r3, 8012302 <srand+0x3a>
 80122d4:	2018      	movs	r0, #24
 80122d6:	f000 f895 	bl	8012404 <malloc>
 80122da:	4602      	mov	r2, r0
 80122dc:	63a8      	str	r0, [r5, #56]	; 0x38
 80122de:	b920      	cbnz	r0, 80122ea <srand+0x22>
 80122e0:	4b0b      	ldr	r3, [pc, #44]	; (8012310 <srand+0x48>)
 80122e2:	480c      	ldr	r0, [pc, #48]	; (8012314 <srand+0x4c>)
 80122e4:	2142      	movs	r1, #66	; 0x42
 80122e6:	f000 f85d 	bl	80123a4 <__assert_func>
 80122ea:	490b      	ldr	r1, [pc, #44]	; (8012318 <srand+0x50>)
 80122ec:	4b0b      	ldr	r3, [pc, #44]	; (801231c <srand+0x54>)
 80122ee:	e9c0 1300 	strd	r1, r3, [r0]
 80122f2:	4b0b      	ldr	r3, [pc, #44]	; (8012320 <srand+0x58>)
 80122f4:	6083      	str	r3, [r0, #8]
 80122f6:	230b      	movs	r3, #11
 80122f8:	8183      	strh	r3, [r0, #12]
 80122fa:	2100      	movs	r1, #0
 80122fc:	2001      	movs	r0, #1
 80122fe:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8012302:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8012304:	2200      	movs	r2, #0
 8012306:	611c      	str	r4, [r3, #16]
 8012308:	615a      	str	r2, [r3, #20]
 801230a:	bd38      	pop	{r3, r4, r5, pc}
 801230c:	200001a8 	.word	0x200001a8
 8012310:	08015e74 	.word	0x08015e74
 8012314:	08015e8b 	.word	0x08015e8b
 8012318:	abcd330e 	.word	0xabcd330e
 801231c:	e66d1234 	.word	0xe66d1234
 8012320:	0005deec 	.word	0x0005deec

08012324 <rand>:
 8012324:	4b17      	ldr	r3, [pc, #92]	; (8012384 <rand+0x60>)
 8012326:	b510      	push	{r4, lr}
 8012328:	681c      	ldr	r4, [r3, #0]
 801232a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801232c:	b9b3      	cbnz	r3, 801235c <rand+0x38>
 801232e:	2018      	movs	r0, #24
 8012330:	f000 f868 	bl	8012404 <malloc>
 8012334:	63a0      	str	r0, [r4, #56]	; 0x38
 8012336:	b928      	cbnz	r0, 8012344 <rand+0x20>
 8012338:	4602      	mov	r2, r0
 801233a:	4b13      	ldr	r3, [pc, #76]	; (8012388 <rand+0x64>)
 801233c:	4813      	ldr	r0, [pc, #76]	; (801238c <rand+0x68>)
 801233e:	214e      	movs	r1, #78	; 0x4e
 8012340:	f000 f830 	bl	80123a4 <__assert_func>
 8012344:	4a12      	ldr	r2, [pc, #72]	; (8012390 <rand+0x6c>)
 8012346:	4b13      	ldr	r3, [pc, #76]	; (8012394 <rand+0x70>)
 8012348:	e9c0 2300 	strd	r2, r3, [r0]
 801234c:	4b12      	ldr	r3, [pc, #72]	; (8012398 <rand+0x74>)
 801234e:	6083      	str	r3, [r0, #8]
 8012350:	230b      	movs	r3, #11
 8012352:	8183      	strh	r3, [r0, #12]
 8012354:	2201      	movs	r2, #1
 8012356:	2300      	movs	r3, #0
 8012358:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801235c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801235e:	480f      	ldr	r0, [pc, #60]	; (801239c <rand+0x78>)
 8012360:	690a      	ldr	r2, [r1, #16]
 8012362:	694b      	ldr	r3, [r1, #20]
 8012364:	4c0e      	ldr	r4, [pc, #56]	; (80123a0 <rand+0x7c>)
 8012366:	4350      	muls	r0, r2
 8012368:	fb04 0003 	mla	r0, r4, r3, r0
 801236c:	fba2 3404 	umull	r3, r4, r2, r4
 8012370:	1c5a      	adds	r2, r3, #1
 8012372:	4404      	add	r4, r0
 8012374:	f144 0000 	adc.w	r0, r4, #0
 8012378:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801237c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8012380:	bd10      	pop	{r4, pc}
 8012382:	bf00      	nop
 8012384:	200001a8 	.word	0x200001a8
 8012388:	08015e74 	.word	0x08015e74
 801238c:	08015e8b 	.word	0x08015e8b
 8012390:	abcd330e 	.word	0xabcd330e
 8012394:	e66d1234 	.word	0xe66d1234
 8012398:	0005deec 	.word	0x0005deec
 801239c:	5851f42d 	.word	0x5851f42d
 80123a0:	4c957f2d 	.word	0x4c957f2d

080123a4 <__assert_func>:
 80123a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123a6:	4614      	mov	r4, r2
 80123a8:	461a      	mov	r2, r3
 80123aa:	4b09      	ldr	r3, [pc, #36]	; (80123d0 <__assert_func+0x2c>)
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	4605      	mov	r5, r0
 80123b0:	68d8      	ldr	r0, [r3, #12]
 80123b2:	b14c      	cbz	r4, 80123c8 <__assert_func+0x24>
 80123b4:	4b07      	ldr	r3, [pc, #28]	; (80123d4 <__assert_func+0x30>)
 80123b6:	9100      	str	r1, [sp, #0]
 80123b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80123bc:	4906      	ldr	r1, [pc, #24]	; (80123d8 <__assert_func+0x34>)
 80123be:	462b      	mov	r3, r5
 80123c0:	f000 f80e 	bl	80123e0 <fiprintf>
 80123c4:	f000 fc8e 	bl	8012ce4 <abort>
 80123c8:	4b04      	ldr	r3, [pc, #16]	; (80123dc <__assert_func+0x38>)
 80123ca:	461c      	mov	r4, r3
 80123cc:	e7f3      	b.n	80123b6 <__assert_func+0x12>
 80123ce:	bf00      	nop
 80123d0:	200001a8 	.word	0x200001a8
 80123d4:	08015eea 	.word	0x08015eea
 80123d8:	08015ef7 	.word	0x08015ef7
 80123dc:	08015f25 	.word	0x08015f25

080123e0 <fiprintf>:
 80123e0:	b40e      	push	{r1, r2, r3}
 80123e2:	b503      	push	{r0, r1, lr}
 80123e4:	4601      	mov	r1, r0
 80123e6:	ab03      	add	r3, sp, #12
 80123e8:	4805      	ldr	r0, [pc, #20]	; (8012400 <fiprintf+0x20>)
 80123ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80123ee:	6800      	ldr	r0, [r0, #0]
 80123f0:	9301      	str	r3, [sp, #4]
 80123f2:	f000 f8e3 	bl	80125bc <_vfiprintf_r>
 80123f6:	b002      	add	sp, #8
 80123f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80123fc:	b003      	add	sp, #12
 80123fe:	4770      	bx	lr
 8012400:	200001a8 	.word	0x200001a8

08012404 <malloc>:
 8012404:	4b02      	ldr	r3, [pc, #8]	; (8012410 <malloc+0xc>)
 8012406:	4601      	mov	r1, r0
 8012408:	6818      	ldr	r0, [r3, #0]
 801240a:	f000 b853 	b.w	80124b4 <_malloc_r>
 801240e:	bf00      	nop
 8012410:	200001a8 	.word	0x200001a8

08012414 <_free_r>:
 8012414:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012416:	2900      	cmp	r1, #0
 8012418:	d048      	beq.n	80124ac <_free_r+0x98>
 801241a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801241e:	9001      	str	r0, [sp, #4]
 8012420:	2b00      	cmp	r3, #0
 8012422:	f1a1 0404 	sub.w	r4, r1, #4
 8012426:	bfb8      	it	lt
 8012428:	18e4      	addlt	r4, r4, r3
 801242a:	f000 fe81 	bl	8013130 <__malloc_lock>
 801242e:	4a20      	ldr	r2, [pc, #128]	; (80124b0 <_free_r+0x9c>)
 8012430:	9801      	ldr	r0, [sp, #4]
 8012432:	6813      	ldr	r3, [r2, #0]
 8012434:	4615      	mov	r5, r2
 8012436:	b933      	cbnz	r3, 8012446 <_free_r+0x32>
 8012438:	6063      	str	r3, [r4, #4]
 801243a:	6014      	str	r4, [r2, #0]
 801243c:	b003      	add	sp, #12
 801243e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012442:	f000 be7b 	b.w	801313c <__malloc_unlock>
 8012446:	42a3      	cmp	r3, r4
 8012448:	d90b      	bls.n	8012462 <_free_r+0x4e>
 801244a:	6821      	ldr	r1, [r4, #0]
 801244c:	1862      	adds	r2, r4, r1
 801244e:	4293      	cmp	r3, r2
 8012450:	bf04      	itt	eq
 8012452:	681a      	ldreq	r2, [r3, #0]
 8012454:	685b      	ldreq	r3, [r3, #4]
 8012456:	6063      	str	r3, [r4, #4]
 8012458:	bf04      	itt	eq
 801245a:	1852      	addeq	r2, r2, r1
 801245c:	6022      	streq	r2, [r4, #0]
 801245e:	602c      	str	r4, [r5, #0]
 8012460:	e7ec      	b.n	801243c <_free_r+0x28>
 8012462:	461a      	mov	r2, r3
 8012464:	685b      	ldr	r3, [r3, #4]
 8012466:	b10b      	cbz	r3, 801246c <_free_r+0x58>
 8012468:	42a3      	cmp	r3, r4
 801246a:	d9fa      	bls.n	8012462 <_free_r+0x4e>
 801246c:	6811      	ldr	r1, [r2, #0]
 801246e:	1855      	adds	r5, r2, r1
 8012470:	42a5      	cmp	r5, r4
 8012472:	d10b      	bne.n	801248c <_free_r+0x78>
 8012474:	6824      	ldr	r4, [r4, #0]
 8012476:	4421      	add	r1, r4
 8012478:	1854      	adds	r4, r2, r1
 801247a:	42a3      	cmp	r3, r4
 801247c:	6011      	str	r1, [r2, #0]
 801247e:	d1dd      	bne.n	801243c <_free_r+0x28>
 8012480:	681c      	ldr	r4, [r3, #0]
 8012482:	685b      	ldr	r3, [r3, #4]
 8012484:	6053      	str	r3, [r2, #4]
 8012486:	4421      	add	r1, r4
 8012488:	6011      	str	r1, [r2, #0]
 801248a:	e7d7      	b.n	801243c <_free_r+0x28>
 801248c:	d902      	bls.n	8012494 <_free_r+0x80>
 801248e:	230c      	movs	r3, #12
 8012490:	6003      	str	r3, [r0, #0]
 8012492:	e7d3      	b.n	801243c <_free_r+0x28>
 8012494:	6825      	ldr	r5, [r4, #0]
 8012496:	1961      	adds	r1, r4, r5
 8012498:	428b      	cmp	r3, r1
 801249a:	bf04      	itt	eq
 801249c:	6819      	ldreq	r1, [r3, #0]
 801249e:	685b      	ldreq	r3, [r3, #4]
 80124a0:	6063      	str	r3, [r4, #4]
 80124a2:	bf04      	itt	eq
 80124a4:	1949      	addeq	r1, r1, r5
 80124a6:	6021      	streq	r1, [r4, #0]
 80124a8:	6054      	str	r4, [r2, #4]
 80124aa:	e7c7      	b.n	801243c <_free_r+0x28>
 80124ac:	b003      	add	sp, #12
 80124ae:	bd30      	pop	{r4, r5, pc}
 80124b0:	20005130 	.word	0x20005130

080124b4 <_malloc_r>:
 80124b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124b6:	1ccd      	adds	r5, r1, #3
 80124b8:	f025 0503 	bic.w	r5, r5, #3
 80124bc:	3508      	adds	r5, #8
 80124be:	2d0c      	cmp	r5, #12
 80124c0:	bf38      	it	cc
 80124c2:	250c      	movcc	r5, #12
 80124c4:	2d00      	cmp	r5, #0
 80124c6:	4606      	mov	r6, r0
 80124c8:	db01      	blt.n	80124ce <_malloc_r+0x1a>
 80124ca:	42a9      	cmp	r1, r5
 80124cc:	d903      	bls.n	80124d6 <_malloc_r+0x22>
 80124ce:	230c      	movs	r3, #12
 80124d0:	6033      	str	r3, [r6, #0]
 80124d2:	2000      	movs	r0, #0
 80124d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80124d6:	f000 fe2b 	bl	8013130 <__malloc_lock>
 80124da:	4921      	ldr	r1, [pc, #132]	; (8012560 <_malloc_r+0xac>)
 80124dc:	680a      	ldr	r2, [r1, #0]
 80124de:	4614      	mov	r4, r2
 80124e0:	b99c      	cbnz	r4, 801250a <_malloc_r+0x56>
 80124e2:	4f20      	ldr	r7, [pc, #128]	; (8012564 <_malloc_r+0xb0>)
 80124e4:	683b      	ldr	r3, [r7, #0]
 80124e6:	b923      	cbnz	r3, 80124f2 <_malloc_r+0x3e>
 80124e8:	4621      	mov	r1, r4
 80124ea:	4630      	mov	r0, r6
 80124ec:	f000 fb2a 	bl	8012b44 <_sbrk_r>
 80124f0:	6038      	str	r0, [r7, #0]
 80124f2:	4629      	mov	r1, r5
 80124f4:	4630      	mov	r0, r6
 80124f6:	f000 fb25 	bl	8012b44 <_sbrk_r>
 80124fa:	1c43      	adds	r3, r0, #1
 80124fc:	d123      	bne.n	8012546 <_malloc_r+0x92>
 80124fe:	230c      	movs	r3, #12
 8012500:	6033      	str	r3, [r6, #0]
 8012502:	4630      	mov	r0, r6
 8012504:	f000 fe1a 	bl	801313c <__malloc_unlock>
 8012508:	e7e3      	b.n	80124d2 <_malloc_r+0x1e>
 801250a:	6823      	ldr	r3, [r4, #0]
 801250c:	1b5b      	subs	r3, r3, r5
 801250e:	d417      	bmi.n	8012540 <_malloc_r+0x8c>
 8012510:	2b0b      	cmp	r3, #11
 8012512:	d903      	bls.n	801251c <_malloc_r+0x68>
 8012514:	6023      	str	r3, [r4, #0]
 8012516:	441c      	add	r4, r3
 8012518:	6025      	str	r5, [r4, #0]
 801251a:	e004      	b.n	8012526 <_malloc_r+0x72>
 801251c:	6863      	ldr	r3, [r4, #4]
 801251e:	42a2      	cmp	r2, r4
 8012520:	bf0c      	ite	eq
 8012522:	600b      	streq	r3, [r1, #0]
 8012524:	6053      	strne	r3, [r2, #4]
 8012526:	4630      	mov	r0, r6
 8012528:	f000 fe08 	bl	801313c <__malloc_unlock>
 801252c:	f104 000b 	add.w	r0, r4, #11
 8012530:	1d23      	adds	r3, r4, #4
 8012532:	f020 0007 	bic.w	r0, r0, #7
 8012536:	1ac2      	subs	r2, r0, r3
 8012538:	d0cc      	beq.n	80124d4 <_malloc_r+0x20>
 801253a:	1a1b      	subs	r3, r3, r0
 801253c:	50a3      	str	r3, [r4, r2]
 801253e:	e7c9      	b.n	80124d4 <_malloc_r+0x20>
 8012540:	4622      	mov	r2, r4
 8012542:	6864      	ldr	r4, [r4, #4]
 8012544:	e7cc      	b.n	80124e0 <_malloc_r+0x2c>
 8012546:	1cc4      	adds	r4, r0, #3
 8012548:	f024 0403 	bic.w	r4, r4, #3
 801254c:	42a0      	cmp	r0, r4
 801254e:	d0e3      	beq.n	8012518 <_malloc_r+0x64>
 8012550:	1a21      	subs	r1, r4, r0
 8012552:	4630      	mov	r0, r6
 8012554:	f000 faf6 	bl	8012b44 <_sbrk_r>
 8012558:	3001      	adds	r0, #1
 801255a:	d1dd      	bne.n	8012518 <_malloc_r+0x64>
 801255c:	e7cf      	b.n	80124fe <_malloc_r+0x4a>
 801255e:	bf00      	nop
 8012560:	20005130 	.word	0x20005130
 8012564:	20005134 	.word	0x20005134

08012568 <__sfputc_r>:
 8012568:	6893      	ldr	r3, [r2, #8]
 801256a:	3b01      	subs	r3, #1
 801256c:	2b00      	cmp	r3, #0
 801256e:	b410      	push	{r4}
 8012570:	6093      	str	r3, [r2, #8]
 8012572:	da08      	bge.n	8012586 <__sfputc_r+0x1e>
 8012574:	6994      	ldr	r4, [r2, #24]
 8012576:	42a3      	cmp	r3, r4
 8012578:	db01      	blt.n	801257e <__sfputc_r+0x16>
 801257a:	290a      	cmp	r1, #10
 801257c:	d103      	bne.n	8012586 <__sfputc_r+0x1e>
 801257e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012582:	f000 baef 	b.w	8012b64 <__swbuf_r>
 8012586:	6813      	ldr	r3, [r2, #0]
 8012588:	1c58      	adds	r0, r3, #1
 801258a:	6010      	str	r0, [r2, #0]
 801258c:	7019      	strb	r1, [r3, #0]
 801258e:	4608      	mov	r0, r1
 8012590:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012594:	4770      	bx	lr

08012596 <__sfputs_r>:
 8012596:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012598:	4606      	mov	r6, r0
 801259a:	460f      	mov	r7, r1
 801259c:	4614      	mov	r4, r2
 801259e:	18d5      	adds	r5, r2, r3
 80125a0:	42ac      	cmp	r4, r5
 80125a2:	d101      	bne.n	80125a8 <__sfputs_r+0x12>
 80125a4:	2000      	movs	r0, #0
 80125a6:	e007      	b.n	80125b8 <__sfputs_r+0x22>
 80125a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125ac:	463a      	mov	r2, r7
 80125ae:	4630      	mov	r0, r6
 80125b0:	f7ff ffda 	bl	8012568 <__sfputc_r>
 80125b4:	1c43      	adds	r3, r0, #1
 80125b6:	d1f3      	bne.n	80125a0 <__sfputs_r+0xa>
 80125b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080125bc <_vfiprintf_r>:
 80125bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125c0:	460d      	mov	r5, r1
 80125c2:	b09d      	sub	sp, #116	; 0x74
 80125c4:	4614      	mov	r4, r2
 80125c6:	4698      	mov	r8, r3
 80125c8:	4606      	mov	r6, r0
 80125ca:	b118      	cbz	r0, 80125d4 <_vfiprintf_r+0x18>
 80125cc:	6983      	ldr	r3, [r0, #24]
 80125ce:	b90b      	cbnz	r3, 80125d4 <_vfiprintf_r+0x18>
 80125d0:	f000 fcaa 	bl	8012f28 <__sinit>
 80125d4:	4b89      	ldr	r3, [pc, #548]	; (80127fc <_vfiprintf_r+0x240>)
 80125d6:	429d      	cmp	r5, r3
 80125d8:	d11b      	bne.n	8012612 <_vfiprintf_r+0x56>
 80125da:	6875      	ldr	r5, [r6, #4]
 80125dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80125de:	07d9      	lsls	r1, r3, #31
 80125e0:	d405      	bmi.n	80125ee <_vfiprintf_r+0x32>
 80125e2:	89ab      	ldrh	r3, [r5, #12]
 80125e4:	059a      	lsls	r2, r3, #22
 80125e6:	d402      	bmi.n	80125ee <_vfiprintf_r+0x32>
 80125e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80125ea:	f000 fd3b 	bl	8013064 <__retarget_lock_acquire_recursive>
 80125ee:	89ab      	ldrh	r3, [r5, #12]
 80125f0:	071b      	lsls	r3, r3, #28
 80125f2:	d501      	bpl.n	80125f8 <_vfiprintf_r+0x3c>
 80125f4:	692b      	ldr	r3, [r5, #16]
 80125f6:	b9eb      	cbnz	r3, 8012634 <_vfiprintf_r+0x78>
 80125f8:	4629      	mov	r1, r5
 80125fa:	4630      	mov	r0, r6
 80125fc:	f000 fb04 	bl	8012c08 <__swsetup_r>
 8012600:	b1c0      	cbz	r0, 8012634 <_vfiprintf_r+0x78>
 8012602:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012604:	07dc      	lsls	r4, r3, #31
 8012606:	d50e      	bpl.n	8012626 <_vfiprintf_r+0x6a>
 8012608:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801260c:	b01d      	add	sp, #116	; 0x74
 801260e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012612:	4b7b      	ldr	r3, [pc, #492]	; (8012800 <_vfiprintf_r+0x244>)
 8012614:	429d      	cmp	r5, r3
 8012616:	d101      	bne.n	801261c <_vfiprintf_r+0x60>
 8012618:	68b5      	ldr	r5, [r6, #8]
 801261a:	e7df      	b.n	80125dc <_vfiprintf_r+0x20>
 801261c:	4b79      	ldr	r3, [pc, #484]	; (8012804 <_vfiprintf_r+0x248>)
 801261e:	429d      	cmp	r5, r3
 8012620:	bf08      	it	eq
 8012622:	68f5      	ldreq	r5, [r6, #12]
 8012624:	e7da      	b.n	80125dc <_vfiprintf_r+0x20>
 8012626:	89ab      	ldrh	r3, [r5, #12]
 8012628:	0598      	lsls	r0, r3, #22
 801262a:	d4ed      	bmi.n	8012608 <_vfiprintf_r+0x4c>
 801262c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801262e:	f000 fd1a 	bl	8013066 <__retarget_lock_release_recursive>
 8012632:	e7e9      	b.n	8012608 <_vfiprintf_r+0x4c>
 8012634:	2300      	movs	r3, #0
 8012636:	9309      	str	r3, [sp, #36]	; 0x24
 8012638:	2320      	movs	r3, #32
 801263a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801263e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012642:	2330      	movs	r3, #48	; 0x30
 8012644:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012808 <_vfiprintf_r+0x24c>
 8012648:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801264c:	f04f 0901 	mov.w	r9, #1
 8012650:	4623      	mov	r3, r4
 8012652:	469a      	mov	sl, r3
 8012654:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012658:	b10a      	cbz	r2, 801265e <_vfiprintf_r+0xa2>
 801265a:	2a25      	cmp	r2, #37	; 0x25
 801265c:	d1f9      	bne.n	8012652 <_vfiprintf_r+0x96>
 801265e:	ebba 0b04 	subs.w	fp, sl, r4
 8012662:	d00b      	beq.n	801267c <_vfiprintf_r+0xc0>
 8012664:	465b      	mov	r3, fp
 8012666:	4622      	mov	r2, r4
 8012668:	4629      	mov	r1, r5
 801266a:	4630      	mov	r0, r6
 801266c:	f7ff ff93 	bl	8012596 <__sfputs_r>
 8012670:	3001      	adds	r0, #1
 8012672:	f000 80aa 	beq.w	80127ca <_vfiprintf_r+0x20e>
 8012676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012678:	445a      	add	r2, fp
 801267a:	9209      	str	r2, [sp, #36]	; 0x24
 801267c:	f89a 3000 	ldrb.w	r3, [sl]
 8012680:	2b00      	cmp	r3, #0
 8012682:	f000 80a2 	beq.w	80127ca <_vfiprintf_r+0x20e>
 8012686:	2300      	movs	r3, #0
 8012688:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801268c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012690:	f10a 0a01 	add.w	sl, sl, #1
 8012694:	9304      	str	r3, [sp, #16]
 8012696:	9307      	str	r3, [sp, #28]
 8012698:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801269c:	931a      	str	r3, [sp, #104]	; 0x68
 801269e:	4654      	mov	r4, sl
 80126a0:	2205      	movs	r2, #5
 80126a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126a6:	4858      	ldr	r0, [pc, #352]	; (8012808 <_vfiprintf_r+0x24c>)
 80126a8:	f7ed fda2 	bl	80001f0 <memchr>
 80126ac:	9a04      	ldr	r2, [sp, #16]
 80126ae:	b9d8      	cbnz	r0, 80126e8 <_vfiprintf_r+0x12c>
 80126b0:	06d1      	lsls	r1, r2, #27
 80126b2:	bf44      	itt	mi
 80126b4:	2320      	movmi	r3, #32
 80126b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80126ba:	0713      	lsls	r3, r2, #28
 80126bc:	bf44      	itt	mi
 80126be:	232b      	movmi	r3, #43	; 0x2b
 80126c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80126c4:	f89a 3000 	ldrb.w	r3, [sl]
 80126c8:	2b2a      	cmp	r3, #42	; 0x2a
 80126ca:	d015      	beq.n	80126f8 <_vfiprintf_r+0x13c>
 80126cc:	9a07      	ldr	r2, [sp, #28]
 80126ce:	4654      	mov	r4, sl
 80126d0:	2000      	movs	r0, #0
 80126d2:	f04f 0c0a 	mov.w	ip, #10
 80126d6:	4621      	mov	r1, r4
 80126d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80126dc:	3b30      	subs	r3, #48	; 0x30
 80126de:	2b09      	cmp	r3, #9
 80126e0:	d94e      	bls.n	8012780 <_vfiprintf_r+0x1c4>
 80126e2:	b1b0      	cbz	r0, 8012712 <_vfiprintf_r+0x156>
 80126e4:	9207      	str	r2, [sp, #28]
 80126e6:	e014      	b.n	8012712 <_vfiprintf_r+0x156>
 80126e8:	eba0 0308 	sub.w	r3, r0, r8
 80126ec:	fa09 f303 	lsl.w	r3, r9, r3
 80126f0:	4313      	orrs	r3, r2
 80126f2:	9304      	str	r3, [sp, #16]
 80126f4:	46a2      	mov	sl, r4
 80126f6:	e7d2      	b.n	801269e <_vfiprintf_r+0xe2>
 80126f8:	9b03      	ldr	r3, [sp, #12]
 80126fa:	1d19      	adds	r1, r3, #4
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	9103      	str	r1, [sp, #12]
 8012700:	2b00      	cmp	r3, #0
 8012702:	bfbb      	ittet	lt
 8012704:	425b      	neglt	r3, r3
 8012706:	f042 0202 	orrlt.w	r2, r2, #2
 801270a:	9307      	strge	r3, [sp, #28]
 801270c:	9307      	strlt	r3, [sp, #28]
 801270e:	bfb8      	it	lt
 8012710:	9204      	strlt	r2, [sp, #16]
 8012712:	7823      	ldrb	r3, [r4, #0]
 8012714:	2b2e      	cmp	r3, #46	; 0x2e
 8012716:	d10c      	bne.n	8012732 <_vfiprintf_r+0x176>
 8012718:	7863      	ldrb	r3, [r4, #1]
 801271a:	2b2a      	cmp	r3, #42	; 0x2a
 801271c:	d135      	bne.n	801278a <_vfiprintf_r+0x1ce>
 801271e:	9b03      	ldr	r3, [sp, #12]
 8012720:	1d1a      	adds	r2, r3, #4
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	9203      	str	r2, [sp, #12]
 8012726:	2b00      	cmp	r3, #0
 8012728:	bfb8      	it	lt
 801272a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801272e:	3402      	adds	r4, #2
 8012730:	9305      	str	r3, [sp, #20]
 8012732:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012818 <_vfiprintf_r+0x25c>
 8012736:	7821      	ldrb	r1, [r4, #0]
 8012738:	2203      	movs	r2, #3
 801273a:	4650      	mov	r0, sl
 801273c:	f7ed fd58 	bl	80001f0 <memchr>
 8012740:	b140      	cbz	r0, 8012754 <_vfiprintf_r+0x198>
 8012742:	2340      	movs	r3, #64	; 0x40
 8012744:	eba0 000a 	sub.w	r0, r0, sl
 8012748:	fa03 f000 	lsl.w	r0, r3, r0
 801274c:	9b04      	ldr	r3, [sp, #16]
 801274e:	4303      	orrs	r3, r0
 8012750:	3401      	adds	r4, #1
 8012752:	9304      	str	r3, [sp, #16]
 8012754:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012758:	482c      	ldr	r0, [pc, #176]	; (801280c <_vfiprintf_r+0x250>)
 801275a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801275e:	2206      	movs	r2, #6
 8012760:	f7ed fd46 	bl	80001f0 <memchr>
 8012764:	2800      	cmp	r0, #0
 8012766:	d03f      	beq.n	80127e8 <_vfiprintf_r+0x22c>
 8012768:	4b29      	ldr	r3, [pc, #164]	; (8012810 <_vfiprintf_r+0x254>)
 801276a:	bb1b      	cbnz	r3, 80127b4 <_vfiprintf_r+0x1f8>
 801276c:	9b03      	ldr	r3, [sp, #12]
 801276e:	3307      	adds	r3, #7
 8012770:	f023 0307 	bic.w	r3, r3, #7
 8012774:	3308      	adds	r3, #8
 8012776:	9303      	str	r3, [sp, #12]
 8012778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801277a:	443b      	add	r3, r7
 801277c:	9309      	str	r3, [sp, #36]	; 0x24
 801277e:	e767      	b.n	8012650 <_vfiprintf_r+0x94>
 8012780:	fb0c 3202 	mla	r2, ip, r2, r3
 8012784:	460c      	mov	r4, r1
 8012786:	2001      	movs	r0, #1
 8012788:	e7a5      	b.n	80126d6 <_vfiprintf_r+0x11a>
 801278a:	2300      	movs	r3, #0
 801278c:	3401      	adds	r4, #1
 801278e:	9305      	str	r3, [sp, #20]
 8012790:	4619      	mov	r1, r3
 8012792:	f04f 0c0a 	mov.w	ip, #10
 8012796:	4620      	mov	r0, r4
 8012798:	f810 2b01 	ldrb.w	r2, [r0], #1
 801279c:	3a30      	subs	r2, #48	; 0x30
 801279e:	2a09      	cmp	r2, #9
 80127a0:	d903      	bls.n	80127aa <_vfiprintf_r+0x1ee>
 80127a2:	2b00      	cmp	r3, #0
 80127a4:	d0c5      	beq.n	8012732 <_vfiprintf_r+0x176>
 80127a6:	9105      	str	r1, [sp, #20]
 80127a8:	e7c3      	b.n	8012732 <_vfiprintf_r+0x176>
 80127aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80127ae:	4604      	mov	r4, r0
 80127b0:	2301      	movs	r3, #1
 80127b2:	e7f0      	b.n	8012796 <_vfiprintf_r+0x1da>
 80127b4:	ab03      	add	r3, sp, #12
 80127b6:	9300      	str	r3, [sp, #0]
 80127b8:	462a      	mov	r2, r5
 80127ba:	4b16      	ldr	r3, [pc, #88]	; (8012814 <_vfiprintf_r+0x258>)
 80127bc:	a904      	add	r1, sp, #16
 80127be:	4630      	mov	r0, r6
 80127c0:	f3af 8000 	nop.w
 80127c4:	4607      	mov	r7, r0
 80127c6:	1c78      	adds	r0, r7, #1
 80127c8:	d1d6      	bne.n	8012778 <_vfiprintf_r+0x1bc>
 80127ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80127cc:	07d9      	lsls	r1, r3, #31
 80127ce:	d405      	bmi.n	80127dc <_vfiprintf_r+0x220>
 80127d0:	89ab      	ldrh	r3, [r5, #12]
 80127d2:	059a      	lsls	r2, r3, #22
 80127d4:	d402      	bmi.n	80127dc <_vfiprintf_r+0x220>
 80127d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80127d8:	f000 fc45 	bl	8013066 <__retarget_lock_release_recursive>
 80127dc:	89ab      	ldrh	r3, [r5, #12]
 80127de:	065b      	lsls	r3, r3, #25
 80127e0:	f53f af12 	bmi.w	8012608 <_vfiprintf_r+0x4c>
 80127e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80127e6:	e711      	b.n	801260c <_vfiprintf_r+0x50>
 80127e8:	ab03      	add	r3, sp, #12
 80127ea:	9300      	str	r3, [sp, #0]
 80127ec:	462a      	mov	r2, r5
 80127ee:	4b09      	ldr	r3, [pc, #36]	; (8012814 <_vfiprintf_r+0x258>)
 80127f0:	a904      	add	r1, sp, #16
 80127f2:	4630      	mov	r0, r6
 80127f4:	f000 f880 	bl	80128f8 <_printf_i>
 80127f8:	e7e4      	b.n	80127c4 <_vfiprintf_r+0x208>
 80127fa:	bf00      	nop
 80127fc:	08015f7c 	.word	0x08015f7c
 8012800:	08015f9c 	.word	0x08015f9c
 8012804:	08015f5c 	.word	0x08015f5c
 8012808:	08015f26 	.word	0x08015f26
 801280c:	08015f30 	.word	0x08015f30
 8012810:	00000000 	.word	0x00000000
 8012814:	08012597 	.word	0x08012597
 8012818:	08015f2c 	.word	0x08015f2c

0801281c <_printf_common>:
 801281c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012820:	4616      	mov	r6, r2
 8012822:	4699      	mov	r9, r3
 8012824:	688a      	ldr	r2, [r1, #8]
 8012826:	690b      	ldr	r3, [r1, #16]
 8012828:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801282c:	4293      	cmp	r3, r2
 801282e:	bfb8      	it	lt
 8012830:	4613      	movlt	r3, r2
 8012832:	6033      	str	r3, [r6, #0]
 8012834:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012838:	4607      	mov	r7, r0
 801283a:	460c      	mov	r4, r1
 801283c:	b10a      	cbz	r2, 8012842 <_printf_common+0x26>
 801283e:	3301      	adds	r3, #1
 8012840:	6033      	str	r3, [r6, #0]
 8012842:	6823      	ldr	r3, [r4, #0]
 8012844:	0699      	lsls	r1, r3, #26
 8012846:	bf42      	ittt	mi
 8012848:	6833      	ldrmi	r3, [r6, #0]
 801284a:	3302      	addmi	r3, #2
 801284c:	6033      	strmi	r3, [r6, #0]
 801284e:	6825      	ldr	r5, [r4, #0]
 8012850:	f015 0506 	ands.w	r5, r5, #6
 8012854:	d106      	bne.n	8012864 <_printf_common+0x48>
 8012856:	f104 0a19 	add.w	sl, r4, #25
 801285a:	68e3      	ldr	r3, [r4, #12]
 801285c:	6832      	ldr	r2, [r6, #0]
 801285e:	1a9b      	subs	r3, r3, r2
 8012860:	42ab      	cmp	r3, r5
 8012862:	dc26      	bgt.n	80128b2 <_printf_common+0x96>
 8012864:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012868:	1e13      	subs	r3, r2, #0
 801286a:	6822      	ldr	r2, [r4, #0]
 801286c:	bf18      	it	ne
 801286e:	2301      	movne	r3, #1
 8012870:	0692      	lsls	r2, r2, #26
 8012872:	d42b      	bmi.n	80128cc <_printf_common+0xb0>
 8012874:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012878:	4649      	mov	r1, r9
 801287a:	4638      	mov	r0, r7
 801287c:	47c0      	blx	r8
 801287e:	3001      	adds	r0, #1
 8012880:	d01e      	beq.n	80128c0 <_printf_common+0xa4>
 8012882:	6823      	ldr	r3, [r4, #0]
 8012884:	68e5      	ldr	r5, [r4, #12]
 8012886:	6832      	ldr	r2, [r6, #0]
 8012888:	f003 0306 	and.w	r3, r3, #6
 801288c:	2b04      	cmp	r3, #4
 801288e:	bf08      	it	eq
 8012890:	1aad      	subeq	r5, r5, r2
 8012892:	68a3      	ldr	r3, [r4, #8]
 8012894:	6922      	ldr	r2, [r4, #16]
 8012896:	bf0c      	ite	eq
 8012898:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801289c:	2500      	movne	r5, #0
 801289e:	4293      	cmp	r3, r2
 80128a0:	bfc4      	itt	gt
 80128a2:	1a9b      	subgt	r3, r3, r2
 80128a4:	18ed      	addgt	r5, r5, r3
 80128a6:	2600      	movs	r6, #0
 80128a8:	341a      	adds	r4, #26
 80128aa:	42b5      	cmp	r5, r6
 80128ac:	d11a      	bne.n	80128e4 <_printf_common+0xc8>
 80128ae:	2000      	movs	r0, #0
 80128b0:	e008      	b.n	80128c4 <_printf_common+0xa8>
 80128b2:	2301      	movs	r3, #1
 80128b4:	4652      	mov	r2, sl
 80128b6:	4649      	mov	r1, r9
 80128b8:	4638      	mov	r0, r7
 80128ba:	47c0      	blx	r8
 80128bc:	3001      	adds	r0, #1
 80128be:	d103      	bne.n	80128c8 <_printf_common+0xac>
 80128c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80128c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128c8:	3501      	adds	r5, #1
 80128ca:	e7c6      	b.n	801285a <_printf_common+0x3e>
 80128cc:	18e1      	adds	r1, r4, r3
 80128ce:	1c5a      	adds	r2, r3, #1
 80128d0:	2030      	movs	r0, #48	; 0x30
 80128d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80128d6:	4422      	add	r2, r4
 80128d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80128dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80128e0:	3302      	adds	r3, #2
 80128e2:	e7c7      	b.n	8012874 <_printf_common+0x58>
 80128e4:	2301      	movs	r3, #1
 80128e6:	4622      	mov	r2, r4
 80128e8:	4649      	mov	r1, r9
 80128ea:	4638      	mov	r0, r7
 80128ec:	47c0      	blx	r8
 80128ee:	3001      	adds	r0, #1
 80128f0:	d0e6      	beq.n	80128c0 <_printf_common+0xa4>
 80128f2:	3601      	adds	r6, #1
 80128f4:	e7d9      	b.n	80128aa <_printf_common+0x8e>
	...

080128f8 <_printf_i>:
 80128f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80128fc:	460c      	mov	r4, r1
 80128fe:	4691      	mov	r9, r2
 8012900:	7e27      	ldrb	r7, [r4, #24]
 8012902:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012904:	2f78      	cmp	r7, #120	; 0x78
 8012906:	4680      	mov	r8, r0
 8012908:	469a      	mov	sl, r3
 801290a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801290e:	d807      	bhi.n	8012920 <_printf_i+0x28>
 8012910:	2f62      	cmp	r7, #98	; 0x62
 8012912:	d80a      	bhi.n	801292a <_printf_i+0x32>
 8012914:	2f00      	cmp	r7, #0
 8012916:	f000 80d8 	beq.w	8012aca <_printf_i+0x1d2>
 801291a:	2f58      	cmp	r7, #88	; 0x58
 801291c:	f000 80a3 	beq.w	8012a66 <_printf_i+0x16e>
 8012920:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012924:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012928:	e03a      	b.n	80129a0 <_printf_i+0xa8>
 801292a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801292e:	2b15      	cmp	r3, #21
 8012930:	d8f6      	bhi.n	8012920 <_printf_i+0x28>
 8012932:	a001      	add	r0, pc, #4	; (adr r0, 8012938 <_printf_i+0x40>)
 8012934:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012938:	08012991 	.word	0x08012991
 801293c:	080129a5 	.word	0x080129a5
 8012940:	08012921 	.word	0x08012921
 8012944:	08012921 	.word	0x08012921
 8012948:	08012921 	.word	0x08012921
 801294c:	08012921 	.word	0x08012921
 8012950:	080129a5 	.word	0x080129a5
 8012954:	08012921 	.word	0x08012921
 8012958:	08012921 	.word	0x08012921
 801295c:	08012921 	.word	0x08012921
 8012960:	08012921 	.word	0x08012921
 8012964:	08012ab1 	.word	0x08012ab1
 8012968:	080129d5 	.word	0x080129d5
 801296c:	08012a93 	.word	0x08012a93
 8012970:	08012921 	.word	0x08012921
 8012974:	08012921 	.word	0x08012921
 8012978:	08012ad3 	.word	0x08012ad3
 801297c:	08012921 	.word	0x08012921
 8012980:	080129d5 	.word	0x080129d5
 8012984:	08012921 	.word	0x08012921
 8012988:	08012921 	.word	0x08012921
 801298c:	08012a9b 	.word	0x08012a9b
 8012990:	680b      	ldr	r3, [r1, #0]
 8012992:	1d1a      	adds	r2, r3, #4
 8012994:	681b      	ldr	r3, [r3, #0]
 8012996:	600a      	str	r2, [r1, #0]
 8012998:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801299c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80129a0:	2301      	movs	r3, #1
 80129a2:	e0a3      	b.n	8012aec <_printf_i+0x1f4>
 80129a4:	6825      	ldr	r5, [r4, #0]
 80129a6:	6808      	ldr	r0, [r1, #0]
 80129a8:	062e      	lsls	r6, r5, #24
 80129aa:	f100 0304 	add.w	r3, r0, #4
 80129ae:	d50a      	bpl.n	80129c6 <_printf_i+0xce>
 80129b0:	6805      	ldr	r5, [r0, #0]
 80129b2:	600b      	str	r3, [r1, #0]
 80129b4:	2d00      	cmp	r5, #0
 80129b6:	da03      	bge.n	80129c0 <_printf_i+0xc8>
 80129b8:	232d      	movs	r3, #45	; 0x2d
 80129ba:	426d      	negs	r5, r5
 80129bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80129c0:	485e      	ldr	r0, [pc, #376]	; (8012b3c <_printf_i+0x244>)
 80129c2:	230a      	movs	r3, #10
 80129c4:	e019      	b.n	80129fa <_printf_i+0x102>
 80129c6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80129ca:	6805      	ldr	r5, [r0, #0]
 80129cc:	600b      	str	r3, [r1, #0]
 80129ce:	bf18      	it	ne
 80129d0:	b22d      	sxthne	r5, r5
 80129d2:	e7ef      	b.n	80129b4 <_printf_i+0xbc>
 80129d4:	680b      	ldr	r3, [r1, #0]
 80129d6:	6825      	ldr	r5, [r4, #0]
 80129d8:	1d18      	adds	r0, r3, #4
 80129da:	6008      	str	r0, [r1, #0]
 80129dc:	0628      	lsls	r0, r5, #24
 80129de:	d501      	bpl.n	80129e4 <_printf_i+0xec>
 80129e0:	681d      	ldr	r5, [r3, #0]
 80129e2:	e002      	b.n	80129ea <_printf_i+0xf2>
 80129e4:	0669      	lsls	r1, r5, #25
 80129e6:	d5fb      	bpl.n	80129e0 <_printf_i+0xe8>
 80129e8:	881d      	ldrh	r5, [r3, #0]
 80129ea:	4854      	ldr	r0, [pc, #336]	; (8012b3c <_printf_i+0x244>)
 80129ec:	2f6f      	cmp	r7, #111	; 0x6f
 80129ee:	bf0c      	ite	eq
 80129f0:	2308      	moveq	r3, #8
 80129f2:	230a      	movne	r3, #10
 80129f4:	2100      	movs	r1, #0
 80129f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80129fa:	6866      	ldr	r6, [r4, #4]
 80129fc:	60a6      	str	r6, [r4, #8]
 80129fe:	2e00      	cmp	r6, #0
 8012a00:	bfa2      	ittt	ge
 8012a02:	6821      	ldrge	r1, [r4, #0]
 8012a04:	f021 0104 	bicge.w	r1, r1, #4
 8012a08:	6021      	strge	r1, [r4, #0]
 8012a0a:	b90d      	cbnz	r5, 8012a10 <_printf_i+0x118>
 8012a0c:	2e00      	cmp	r6, #0
 8012a0e:	d04d      	beq.n	8012aac <_printf_i+0x1b4>
 8012a10:	4616      	mov	r6, r2
 8012a12:	fbb5 f1f3 	udiv	r1, r5, r3
 8012a16:	fb03 5711 	mls	r7, r3, r1, r5
 8012a1a:	5dc7      	ldrb	r7, [r0, r7]
 8012a1c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012a20:	462f      	mov	r7, r5
 8012a22:	42bb      	cmp	r3, r7
 8012a24:	460d      	mov	r5, r1
 8012a26:	d9f4      	bls.n	8012a12 <_printf_i+0x11a>
 8012a28:	2b08      	cmp	r3, #8
 8012a2a:	d10b      	bne.n	8012a44 <_printf_i+0x14c>
 8012a2c:	6823      	ldr	r3, [r4, #0]
 8012a2e:	07df      	lsls	r7, r3, #31
 8012a30:	d508      	bpl.n	8012a44 <_printf_i+0x14c>
 8012a32:	6923      	ldr	r3, [r4, #16]
 8012a34:	6861      	ldr	r1, [r4, #4]
 8012a36:	4299      	cmp	r1, r3
 8012a38:	bfde      	ittt	le
 8012a3a:	2330      	movle	r3, #48	; 0x30
 8012a3c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012a40:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8012a44:	1b92      	subs	r2, r2, r6
 8012a46:	6122      	str	r2, [r4, #16]
 8012a48:	f8cd a000 	str.w	sl, [sp]
 8012a4c:	464b      	mov	r3, r9
 8012a4e:	aa03      	add	r2, sp, #12
 8012a50:	4621      	mov	r1, r4
 8012a52:	4640      	mov	r0, r8
 8012a54:	f7ff fee2 	bl	801281c <_printf_common>
 8012a58:	3001      	adds	r0, #1
 8012a5a:	d14c      	bne.n	8012af6 <_printf_i+0x1fe>
 8012a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012a60:	b004      	add	sp, #16
 8012a62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a66:	4835      	ldr	r0, [pc, #212]	; (8012b3c <_printf_i+0x244>)
 8012a68:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012a6c:	6823      	ldr	r3, [r4, #0]
 8012a6e:	680e      	ldr	r6, [r1, #0]
 8012a70:	061f      	lsls	r7, r3, #24
 8012a72:	f856 5b04 	ldr.w	r5, [r6], #4
 8012a76:	600e      	str	r6, [r1, #0]
 8012a78:	d514      	bpl.n	8012aa4 <_printf_i+0x1ac>
 8012a7a:	07d9      	lsls	r1, r3, #31
 8012a7c:	bf44      	itt	mi
 8012a7e:	f043 0320 	orrmi.w	r3, r3, #32
 8012a82:	6023      	strmi	r3, [r4, #0]
 8012a84:	b91d      	cbnz	r5, 8012a8e <_printf_i+0x196>
 8012a86:	6823      	ldr	r3, [r4, #0]
 8012a88:	f023 0320 	bic.w	r3, r3, #32
 8012a8c:	6023      	str	r3, [r4, #0]
 8012a8e:	2310      	movs	r3, #16
 8012a90:	e7b0      	b.n	80129f4 <_printf_i+0xfc>
 8012a92:	6823      	ldr	r3, [r4, #0]
 8012a94:	f043 0320 	orr.w	r3, r3, #32
 8012a98:	6023      	str	r3, [r4, #0]
 8012a9a:	2378      	movs	r3, #120	; 0x78
 8012a9c:	4828      	ldr	r0, [pc, #160]	; (8012b40 <_printf_i+0x248>)
 8012a9e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012aa2:	e7e3      	b.n	8012a6c <_printf_i+0x174>
 8012aa4:	065e      	lsls	r6, r3, #25
 8012aa6:	bf48      	it	mi
 8012aa8:	b2ad      	uxthmi	r5, r5
 8012aaa:	e7e6      	b.n	8012a7a <_printf_i+0x182>
 8012aac:	4616      	mov	r6, r2
 8012aae:	e7bb      	b.n	8012a28 <_printf_i+0x130>
 8012ab0:	680b      	ldr	r3, [r1, #0]
 8012ab2:	6826      	ldr	r6, [r4, #0]
 8012ab4:	6960      	ldr	r0, [r4, #20]
 8012ab6:	1d1d      	adds	r5, r3, #4
 8012ab8:	600d      	str	r5, [r1, #0]
 8012aba:	0635      	lsls	r5, r6, #24
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	d501      	bpl.n	8012ac4 <_printf_i+0x1cc>
 8012ac0:	6018      	str	r0, [r3, #0]
 8012ac2:	e002      	b.n	8012aca <_printf_i+0x1d2>
 8012ac4:	0671      	lsls	r1, r6, #25
 8012ac6:	d5fb      	bpl.n	8012ac0 <_printf_i+0x1c8>
 8012ac8:	8018      	strh	r0, [r3, #0]
 8012aca:	2300      	movs	r3, #0
 8012acc:	6123      	str	r3, [r4, #16]
 8012ace:	4616      	mov	r6, r2
 8012ad0:	e7ba      	b.n	8012a48 <_printf_i+0x150>
 8012ad2:	680b      	ldr	r3, [r1, #0]
 8012ad4:	1d1a      	adds	r2, r3, #4
 8012ad6:	600a      	str	r2, [r1, #0]
 8012ad8:	681e      	ldr	r6, [r3, #0]
 8012ada:	6862      	ldr	r2, [r4, #4]
 8012adc:	2100      	movs	r1, #0
 8012ade:	4630      	mov	r0, r6
 8012ae0:	f7ed fb86 	bl	80001f0 <memchr>
 8012ae4:	b108      	cbz	r0, 8012aea <_printf_i+0x1f2>
 8012ae6:	1b80      	subs	r0, r0, r6
 8012ae8:	6060      	str	r0, [r4, #4]
 8012aea:	6863      	ldr	r3, [r4, #4]
 8012aec:	6123      	str	r3, [r4, #16]
 8012aee:	2300      	movs	r3, #0
 8012af0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012af4:	e7a8      	b.n	8012a48 <_printf_i+0x150>
 8012af6:	6923      	ldr	r3, [r4, #16]
 8012af8:	4632      	mov	r2, r6
 8012afa:	4649      	mov	r1, r9
 8012afc:	4640      	mov	r0, r8
 8012afe:	47d0      	blx	sl
 8012b00:	3001      	adds	r0, #1
 8012b02:	d0ab      	beq.n	8012a5c <_printf_i+0x164>
 8012b04:	6823      	ldr	r3, [r4, #0]
 8012b06:	079b      	lsls	r3, r3, #30
 8012b08:	d413      	bmi.n	8012b32 <_printf_i+0x23a>
 8012b0a:	68e0      	ldr	r0, [r4, #12]
 8012b0c:	9b03      	ldr	r3, [sp, #12]
 8012b0e:	4298      	cmp	r0, r3
 8012b10:	bfb8      	it	lt
 8012b12:	4618      	movlt	r0, r3
 8012b14:	e7a4      	b.n	8012a60 <_printf_i+0x168>
 8012b16:	2301      	movs	r3, #1
 8012b18:	4632      	mov	r2, r6
 8012b1a:	4649      	mov	r1, r9
 8012b1c:	4640      	mov	r0, r8
 8012b1e:	47d0      	blx	sl
 8012b20:	3001      	adds	r0, #1
 8012b22:	d09b      	beq.n	8012a5c <_printf_i+0x164>
 8012b24:	3501      	adds	r5, #1
 8012b26:	68e3      	ldr	r3, [r4, #12]
 8012b28:	9903      	ldr	r1, [sp, #12]
 8012b2a:	1a5b      	subs	r3, r3, r1
 8012b2c:	42ab      	cmp	r3, r5
 8012b2e:	dcf2      	bgt.n	8012b16 <_printf_i+0x21e>
 8012b30:	e7eb      	b.n	8012b0a <_printf_i+0x212>
 8012b32:	2500      	movs	r5, #0
 8012b34:	f104 0619 	add.w	r6, r4, #25
 8012b38:	e7f5      	b.n	8012b26 <_printf_i+0x22e>
 8012b3a:	bf00      	nop
 8012b3c:	08015f37 	.word	0x08015f37
 8012b40:	08015f48 	.word	0x08015f48

08012b44 <_sbrk_r>:
 8012b44:	b538      	push	{r3, r4, r5, lr}
 8012b46:	4d06      	ldr	r5, [pc, #24]	; (8012b60 <_sbrk_r+0x1c>)
 8012b48:	2300      	movs	r3, #0
 8012b4a:	4604      	mov	r4, r0
 8012b4c:	4608      	mov	r0, r1
 8012b4e:	602b      	str	r3, [r5, #0]
 8012b50:	f002 feec 	bl	801592c <_sbrk>
 8012b54:	1c43      	adds	r3, r0, #1
 8012b56:	d102      	bne.n	8012b5e <_sbrk_r+0x1a>
 8012b58:	682b      	ldr	r3, [r5, #0]
 8012b5a:	b103      	cbz	r3, 8012b5e <_sbrk_r+0x1a>
 8012b5c:	6023      	str	r3, [r4, #0]
 8012b5e:	bd38      	pop	{r3, r4, r5, pc}
 8012b60:	20007388 	.word	0x20007388

08012b64 <__swbuf_r>:
 8012b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b66:	460e      	mov	r6, r1
 8012b68:	4614      	mov	r4, r2
 8012b6a:	4605      	mov	r5, r0
 8012b6c:	b118      	cbz	r0, 8012b76 <__swbuf_r+0x12>
 8012b6e:	6983      	ldr	r3, [r0, #24]
 8012b70:	b90b      	cbnz	r3, 8012b76 <__swbuf_r+0x12>
 8012b72:	f000 f9d9 	bl	8012f28 <__sinit>
 8012b76:	4b21      	ldr	r3, [pc, #132]	; (8012bfc <__swbuf_r+0x98>)
 8012b78:	429c      	cmp	r4, r3
 8012b7a:	d12b      	bne.n	8012bd4 <__swbuf_r+0x70>
 8012b7c:	686c      	ldr	r4, [r5, #4]
 8012b7e:	69a3      	ldr	r3, [r4, #24]
 8012b80:	60a3      	str	r3, [r4, #8]
 8012b82:	89a3      	ldrh	r3, [r4, #12]
 8012b84:	071a      	lsls	r2, r3, #28
 8012b86:	d52f      	bpl.n	8012be8 <__swbuf_r+0x84>
 8012b88:	6923      	ldr	r3, [r4, #16]
 8012b8a:	b36b      	cbz	r3, 8012be8 <__swbuf_r+0x84>
 8012b8c:	6923      	ldr	r3, [r4, #16]
 8012b8e:	6820      	ldr	r0, [r4, #0]
 8012b90:	1ac0      	subs	r0, r0, r3
 8012b92:	6963      	ldr	r3, [r4, #20]
 8012b94:	b2f6      	uxtb	r6, r6
 8012b96:	4283      	cmp	r3, r0
 8012b98:	4637      	mov	r7, r6
 8012b9a:	dc04      	bgt.n	8012ba6 <__swbuf_r+0x42>
 8012b9c:	4621      	mov	r1, r4
 8012b9e:	4628      	mov	r0, r5
 8012ba0:	f000 f92e 	bl	8012e00 <_fflush_r>
 8012ba4:	bb30      	cbnz	r0, 8012bf4 <__swbuf_r+0x90>
 8012ba6:	68a3      	ldr	r3, [r4, #8]
 8012ba8:	3b01      	subs	r3, #1
 8012baa:	60a3      	str	r3, [r4, #8]
 8012bac:	6823      	ldr	r3, [r4, #0]
 8012bae:	1c5a      	adds	r2, r3, #1
 8012bb0:	6022      	str	r2, [r4, #0]
 8012bb2:	701e      	strb	r6, [r3, #0]
 8012bb4:	6963      	ldr	r3, [r4, #20]
 8012bb6:	3001      	adds	r0, #1
 8012bb8:	4283      	cmp	r3, r0
 8012bba:	d004      	beq.n	8012bc6 <__swbuf_r+0x62>
 8012bbc:	89a3      	ldrh	r3, [r4, #12]
 8012bbe:	07db      	lsls	r3, r3, #31
 8012bc0:	d506      	bpl.n	8012bd0 <__swbuf_r+0x6c>
 8012bc2:	2e0a      	cmp	r6, #10
 8012bc4:	d104      	bne.n	8012bd0 <__swbuf_r+0x6c>
 8012bc6:	4621      	mov	r1, r4
 8012bc8:	4628      	mov	r0, r5
 8012bca:	f000 f919 	bl	8012e00 <_fflush_r>
 8012bce:	b988      	cbnz	r0, 8012bf4 <__swbuf_r+0x90>
 8012bd0:	4638      	mov	r0, r7
 8012bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012bd4:	4b0a      	ldr	r3, [pc, #40]	; (8012c00 <__swbuf_r+0x9c>)
 8012bd6:	429c      	cmp	r4, r3
 8012bd8:	d101      	bne.n	8012bde <__swbuf_r+0x7a>
 8012bda:	68ac      	ldr	r4, [r5, #8]
 8012bdc:	e7cf      	b.n	8012b7e <__swbuf_r+0x1a>
 8012bde:	4b09      	ldr	r3, [pc, #36]	; (8012c04 <__swbuf_r+0xa0>)
 8012be0:	429c      	cmp	r4, r3
 8012be2:	bf08      	it	eq
 8012be4:	68ec      	ldreq	r4, [r5, #12]
 8012be6:	e7ca      	b.n	8012b7e <__swbuf_r+0x1a>
 8012be8:	4621      	mov	r1, r4
 8012bea:	4628      	mov	r0, r5
 8012bec:	f000 f80c 	bl	8012c08 <__swsetup_r>
 8012bf0:	2800      	cmp	r0, #0
 8012bf2:	d0cb      	beq.n	8012b8c <__swbuf_r+0x28>
 8012bf4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012bf8:	e7ea      	b.n	8012bd0 <__swbuf_r+0x6c>
 8012bfa:	bf00      	nop
 8012bfc:	08015f7c 	.word	0x08015f7c
 8012c00:	08015f9c 	.word	0x08015f9c
 8012c04:	08015f5c 	.word	0x08015f5c

08012c08 <__swsetup_r>:
 8012c08:	4b32      	ldr	r3, [pc, #200]	; (8012cd4 <__swsetup_r+0xcc>)
 8012c0a:	b570      	push	{r4, r5, r6, lr}
 8012c0c:	681d      	ldr	r5, [r3, #0]
 8012c0e:	4606      	mov	r6, r0
 8012c10:	460c      	mov	r4, r1
 8012c12:	b125      	cbz	r5, 8012c1e <__swsetup_r+0x16>
 8012c14:	69ab      	ldr	r3, [r5, #24]
 8012c16:	b913      	cbnz	r3, 8012c1e <__swsetup_r+0x16>
 8012c18:	4628      	mov	r0, r5
 8012c1a:	f000 f985 	bl	8012f28 <__sinit>
 8012c1e:	4b2e      	ldr	r3, [pc, #184]	; (8012cd8 <__swsetup_r+0xd0>)
 8012c20:	429c      	cmp	r4, r3
 8012c22:	d10f      	bne.n	8012c44 <__swsetup_r+0x3c>
 8012c24:	686c      	ldr	r4, [r5, #4]
 8012c26:	89a3      	ldrh	r3, [r4, #12]
 8012c28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012c2c:	0719      	lsls	r1, r3, #28
 8012c2e:	d42c      	bmi.n	8012c8a <__swsetup_r+0x82>
 8012c30:	06dd      	lsls	r5, r3, #27
 8012c32:	d411      	bmi.n	8012c58 <__swsetup_r+0x50>
 8012c34:	2309      	movs	r3, #9
 8012c36:	6033      	str	r3, [r6, #0]
 8012c38:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012c3c:	81a3      	strh	r3, [r4, #12]
 8012c3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012c42:	e03e      	b.n	8012cc2 <__swsetup_r+0xba>
 8012c44:	4b25      	ldr	r3, [pc, #148]	; (8012cdc <__swsetup_r+0xd4>)
 8012c46:	429c      	cmp	r4, r3
 8012c48:	d101      	bne.n	8012c4e <__swsetup_r+0x46>
 8012c4a:	68ac      	ldr	r4, [r5, #8]
 8012c4c:	e7eb      	b.n	8012c26 <__swsetup_r+0x1e>
 8012c4e:	4b24      	ldr	r3, [pc, #144]	; (8012ce0 <__swsetup_r+0xd8>)
 8012c50:	429c      	cmp	r4, r3
 8012c52:	bf08      	it	eq
 8012c54:	68ec      	ldreq	r4, [r5, #12]
 8012c56:	e7e6      	b.n	8012c26 <__swsetup_r+0x1e>
 8012c58:	0758      	lsls	r0, r3, #29
 8012c5a:	d512      	bpl.n	8012c82 <__swsetup_r+0x7a>
 8012c5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012c5e:	b141      	cbz	r1, 8012c72 <__swsetup_r+0x6a>
 8012c60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012c64:	4299      	cmp	r1, r3
 8012c66:	d002      	beq.n	8012c6e <__swsetup_r+0x66>
 8012c68:	4630      	mov	r0, r6
 8012c6a:	f7ff fbd3 	bl	8012414 <_free_r>
 8012c6e:	2300      	movs	r3, #0
 8012c70:	6363      	str	r3, [r4, #52]	; 0x34
 8012c72:	89a3      	ldrh	r3, [r4, #12]
 8012c74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012c78:	81a3      	strh	r3, [r4, #12]
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	6063      	str	r3, [r4, #4]
 8012c7e:	6923      	ldr	r3, [r4, #16]
 8012c80:	6023      	str	r3, [r4, #0]
 8012c82:	89a3      	ldrh	r3, [r4, #12]
 8012c84:	f043 0308 	orr.w	r3, r3, #8
 8012c88:	81a3      	strh	r3, [r4, #12]
 8012c8a:	6923      	ldr	r3, [r4, #16]
 8012c8c:	b94b      	cbnz	r3, 8012ca2 <__swsetup_r+0x9a>
 8012c8e:	89a3      	ldrh	r3, [r4, #12]
 8012c90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012c98:	d003      	beq.n	8012ca2 <__swsetup_r+0x9a>
 8012c9a:	4621      	mov	r1, r4
 8012c9c:	4630      	mov	r0, r6
 8012c9e:	f000 fa07 	bl	80130b0 <__smakebuf_r>
 8012ca2:	89a0      	ldrh	r0, [r4, #12]
 8012ca4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012ca8:	f010 0301 	ands.w	r3, r0, #1
 8012cac:	d00a      	beq.n	8012cc4 <__swsetup_r+0xbc>
 8012cae:	2300      	movs	r3, #0
 8012cb0:	60a3      	str	r3, [r4, #8]
 8012cb2:	6963      	ldr	r3, [r4, #20]
 8012cb4:	425b      	negs	r3, r3
 8012cb6:	61a3      	str	r3, [r4, #24]
 8012cb8:	6923      	ldr	r3, [r4, #16]
 8012cba:	b943      	cbnz	r3, 8012cce <__swsetup_r+0xc6>
 8012cbc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012cc0:	d1ba      	bne.n	8012c38 <__swsetup_r+0x30>
 8012cc2:	bd70      	pop	{r4, r5, r6, pc}
 8012cc4:	0781      	lsls	r1, r0, #30
 8012cc6:	bf58      	it	pl
 8012cc8:	6963      	ldrpl	r3, [r4, #20]
 8012cca:	60a3      	str	r3, [r4, #8]
 8012ccc:	e7f4      	b.n	8012cb8 <__swsetup_r+0xb0>
 8012cce:	2000      	movs	r0, #0
 8012cd0:	e7f7      	b.n	8012cc2 <__swsetup_r+0xba>
 8012cd2:	bf00      	nop
 8012cd4:	200001a8 	.word	0x200001a8
 8012cd8:	08015f7c 	.word	0x08015f7c
 8012cdc:	08015f9c 	.word	0x08015f9c
 8012ce0:	08015f5c 	.word	0x08015f5c

08012ce4 <abort>:
 8012ce4:	b508      	push	{r3, lr}
 8012ce6:	2006      	movs	r0, #6
 8012ce8:	f000 fa56 	bl	8013198 <raise>
 8012cec:	2001      	movs	r0, #1
 8012cee:	f002 fe33 	bl	8015958 <_exit>
	...

08012cf4 <__sflush_r>:
 8012cf4:	898a      	ldrh	r2, [r1, #12]
 8012cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012cfa:	4605      	mov	r5, r0
 8012cfc:	0710      	lsls	r0, r2, #28
 8012cfe:	460c      	mov	r4, r1
 8012d00:	d458      	bmi.n	8012db4 <__sflush_r+0xc0>
 8012d02:	684b      	ldr	r3, [r1, #4]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	dc05      	bgt.n	8012d14 <__sflush_r+0x20>
 8012d08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	dc02      	bgt.n	8012d14 <__sflush_r+0x20>
 8012d0e:	2000      	movs	r0, #0
 8012d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012d16:	2e00      	cmp	r6, #0
 8012d18:	d0f9      	beq.n	8012d0e <__sflush_r+0x1a>
 8012d1a:	2300      	movs	r3, #0
 8012d1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012d20:	682f      	ldr	r7, [r5, #0]
 8012d22:	602b      	str	r3, [r5, #0]
 8012d24:	d032      	beq.n	8012d8c <__sflush_r+0x98>
 8012d26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012d28:	89a3      	ldrh	r3, [r4, #12]
 8012d2a:	075a      	lsls	r2, r3, #29
 8012d2c:	d505      	bpl.n	8012d3a <__sflush_r+0x46>
 8012d2e:	6863      	ldr	r3, [r4, #4]
 8012d30:	1ac0      	subs	r0, r0, r3
 8012d32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d34:	b10b      	cbz	r3, 8012d3a <__sflush_r+0x46>
 8012d36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012d38:	1ac0      	subs	r0, r0, r3
 8012d3a:	2300      	movs	r3, #0
 8012d3c:	4602      	mov	r2, r0
 8012d3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012d40:	6a21      	ldr	r1, [r4, #32]
 8012d42:	4628      	mov	r0, r5
 8012d44:	47b0      	blx	r6
 8012d46:	1c43      	adds	r3, r0, #1
 8012d48:	89a3      	ldrh	r3, [r4, #12]
 8012d4a:	d106      	bne.n	8012d5a <__sflush_r+0x66>
 8012d4c:	6829      	ldr	r1, [r5, #0]
 8012d4e:	291d      	cmp	r1, #29
 8012d50:	d82c      	bhi.n	8012dac <__sflush_r+0xb8>
 8012d52:	4a2a      	ldr	r2, [pc, #168]	; (8012dfc <__sflush_r+0x108>)
 8012d54:	40ca      	lsrs	r2, r1
 8012d56:	07d6      	lsls	r6, r2, #31
 8012d58:	d528      	bpl.n	8012dac <__sflush_r+0xb8>
 8012d5a:	2200      	movs	r2, #0
 8012d5c:	6062      	str	r2, [r4, #4]
 8012d5e:	04d9      	lsls	r1, r3, #19
 8012d60:	6922      	ldr	r2, [r4, #16]
 8012d62:	6022      	str	r2, [r4, #0]
 8012d64:	d504      	bpl.n	8012d70 <__sflush_r+0x7c>
 8012d66:	1c42      	adds	r2, r0, #1
 8012d68:	d101      	bne.n	8012d6e <__sflush_r+0x7a>
 8012d6a:	682b      	ldr	r3, [r5, #0]
 8012d6c:	b903      	cbnz	r3, 8012d70 <__sflush_r+0x7c>
 8012d6e:	6560      	str	r0, [r4, #84]	; 0x54
 8012d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012d72:	602f      	str	r7, [r5, #0]
 8012d74:	2900      	cmp	r1, #0
 8012d76:	d0ca      	beq.n	8012d0e <__sflush_r+0x1a>
 8012d78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012d7c:	4299      	cmp	r1, r3
 8012d7e:	d002      	beq.n	8012d86 <__sflush_r+0x92>
 8012d80:	4628      	mov	r0, r5
 8012d82:	f7ff fb47 	bl	8012414 <_free_r>
 8012d86:	2000      	movs	r0, #0
 8012d88:	6360      	str	r0, [r4, #52]	; 0x34
 8012d8a:	e7c1      	b.n	8012d10 <__sflush_r+0x1c>
 8012d8c:	6a21      	ldr	r1, [r4, #32]
 8012d8e:	2301      	movs	r3, #1
 8012d90:	4628      	mov	r0, r5
 8012d92:	47b0      	blx	r6
 8012d94:	1c41      	adds	r1, r0, #1
 8012d96:	d1c7      	bne.n	8012d28 <__sflush_r+0x34>
 8012d98:	682b      	ldr	r3, [r5, #0]
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d0c4      	beq.n	8012d28 <__sflush_r+0x34>
 8012d9e:	2b1d      	cmp	r3, #29
 8012da0:	d001      	beq.n	8012da6 <__sflush_r+0xb2>
 8012da2:	2b16      	cmp	r3, #22
 8012da4:	d101      	bne.n	8012daa <__sflush_r+0xb6>
 8012da6:	602f      	str	r7, [r5, #0]
 8012da8:	e7b1      	b.n	8012d0e <__sflush_r+0x1a>
 8012daa:	89a3      	ldrh	r3, [r4, #12]
 8012dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012db0:	81a3      	strh	r3, [r4, #12]
 8012db2:	e7ad      	b.n	8012d10 <__sflush_r+0x1c>
 8012db4:	690f      	ldr	r7, [r1, #16]
 8012db6:	2f00      	cmp	r7, #0
 8012db8:	d0a9      	beq.n	8012d0e <__sflush_r+0x1a>
 8012dba:	0793      	lsls	r3, r2, #30
 8012dbc:	680e      	ldr	r6, [r1, #0]
 8012dbe:	bf08      	it	eq
 8012dc0:	694b      	ldreq	r3, [r1, #20]
 8012dc2:	600f      	str	r7, [r1, #0]
 8012dc4:	bf18      	it	ne
 8012dc6:	2300      	movne	r3, #0
 8012dc8:	eba6 0807 	sub.w	r8, r6, r7
 8012dcc:	608b      	str	r3, [r1, #8]
 8012dce:	f1b8 0f00 	cmp.w	r8, #0
 8012dd2:	dd9c      	ble.n	8012d0e <__sflush_r+0x1a>
 8012dd4:	6a21      	ldr	r1, [r4, #32]
 8012dd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012dd8:	4643      	mov	r3, r8
 8012dda:	463a      	mov	r2, r7
 8012ddc:	4628      	mov	r0, r5
 8012dde:	47b0      	blx	r6
 8012de0:	2800      	cmp	r0, #0
 8012de2:	dc06      	bgt.n	8012df2 <__sflush_r+0xfe>
 8012de4:	89a3      	ldrh	r3, [r4, #12]
 8012de6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012dea:	81a3      	strh	r3, [r4, #12]
 8012dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012df0:	e78e      	b.n	8012d10 <__sflush_r+0x1c>
 8012df2:	4407      	add	r7, r0
 8012df4:	eba8 0800 	sub.w	r8, r8, r0
 8012df8:	e7e9      	b.n	8012dce <__sflush_r+0xda>
 8012dfa:	bf00      	nop
 8012dfc:	20400001 	.word	0x20400001

08012e00 <_fflush_r>:
 8012e00:	b538      	push	{r3, r4, r5, lr}
 8012e02:	690b      	ldr	r3, [r1, #16]
 8012e04:	4605      	mov	r5, r0
 8012e06:	460c      	mov	r4, r1
 8012e08:	b913      	cbnz	r3, 8012e10 <_fflush_r+0x10>
 8012e0a:	2500      	movs	r5, #0
 8012e0c:	4628      	mov	r0, r5
 8012e0e:	bd38      	pop	{r3, r4, r5, pc}
 8012e10:	b118      	cbz	r0, 8012e1a <_fflush_r+0x1a>
 8012e12:	6983      	ldr	r3, [r0, #24]
 8012e14:	b90b      	cbnz	r3, 8012e1a <_fflush_r+0x1a>
 8012e16:	f000 f887 	bl	8012f28 <__sinit>
 8012e1a:	4b14      	ldr	r3, [pc, #80]	; (8012e6c <_fflush_r+0x6c>)
 8012e1c:	429c      	cmp	r4, r3
 8012e1e:	d11b      	bne.n	8012e58 <_fflush_r+0x58>
 8012e20:	686c      	ldr	r4, [r5, #4]
 8012e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d0ef      	beq.n	8012e0a <_fflush_r+0xa>
 8012e2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012e2c:	07d0      	lsls	r0, r2, #31
 8012e2e:	d404      	bmi.n	8012e3a <_fflush_r+0x3a>
 8012e30:	0599      	lsls	r1, r3, #22
 8012e32:	d402      	bmi.n	8012e3a <_fflush_r+0x3a>
 8012e34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012e36:	f000 f915 	bl	8013064 <__retarget_lock_acquire_recursive>
 8012e3a:	4628      	mov	r0, r5
 8012e3c:	4621      	mov	r1, r4
 8012e3e:	f7ff ff59 	bl	8012cf4 <__sflush_r>
 8012e42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012e44:	07da      	lsls	r2, r3, #31
 8012e46:	4605      	mov	r5, r0
 8012e48:	d4e0      	bmi.n	8012e0c <_fflush_r+0xc>
 8012e4a:	89a3      	ldrh	r3, [r4, #12]
 8012e4c:	059b      	lsls	r3, r3, #22
 8012e4e:	d4dd      	bmi.n	8012e0c <_fflush_r+0xc>
 8012e50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012e52:	f000 f908 	bl	8013066 <__retarget_lock_release_recursive>
 8012e56:	e7d9      	b.n	8012e0c <_fflush_r+0xc>
 8012e58:	4b05      	ldr	r3, [pc, #20]	; (8012e70 <_fflush_r+0x70>)
 8012e5a:	429c      	cmp	r4, r3
 8012e5c:	d101      	bne.n	8012e62 <_fflush_r+0x62>
 8012e5e:	68ac      	ldr	r4, [r5, #8]
 8012e60:	e7df      	b.n	8012e22 <_fflush_r+0x22>
 8012e62:	4b04      	ldr	r3, [pc, #16]	; (8012e74 <_fflush_r+0x74>)
 8012e64:	429c      	cmp	r4, r3
 8012e66:	bf08      	it	eq
 8012e68:	68ec      	ldreq	r4, [r5, #12]
 8012e6a:	e7da      	b.n	8012e22 <_fflush_r+0x22>
 8012e6c:	08015f7c 	.word	0x08015f7c
 8012e70:	08015f9c 	.word	0x08015f9c
 8012e74:	08015f5c 	.word	0x08015f5c

08012e78 <std>:
 8012e78:	2300      	movs	r3, #0
 8012e7a:	b510      	push	{r4, lr}
 8012e7c:	4604      	mov	r4, r0
 8012e7e:	e9c0 3300 	strd	r3, r3, [r0]
 8012e82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012e86:	6083      	str	r3, [r0, #8]
 8012e88:	8181      	strh	r1, [r0, #12]
 8012e8a:	6643      	str	r3, [r0, #100]	; 0x64
 8012e8c:	81c2      	strh	r2, [r0, #14]
 8012e8e:	6183      	str	r3, [r0, #24]
 8012e90:	4619      	mov	r1, r3
 8012e92:	2208      	movs	r2, #8
 8012e94:	305c      	adds	r0, #92	; 0x5c
 8012e96:	f7ff fa0f 	bl	80122b8 <memset>
 8012e9a:	4b05      	ldr	r3, [pc, #20]	; (8012eb0 <std+0x38>)
 8012e9c:	6263      	str	r3, [r4, #36]	; 0x24
 8012e9e:	4b05      	ldr	r3, [pc, #20]	; (8012eb4 <std+0x3c>)
 8012ea0:	62a3      	str	r3, [r4, #40]	; 0x28
 8012ea2:	4b05      	ldr	r3, [pc, #20]	; (8012eb8 <std+0x40>)
 8012ea4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012ea6:	4b05      	ldr	r3, [pc, #20]	; (8012ebc <std+0x44>)
 8012ea8:	6224      	str	r4, [r4, #32]
 8012eaa:	6323      	str	r3, [r4, #48]	; 0x30
 8012eac:	bd10      	pop	{r4, pc}
 8012eae:	bf00      	nop
 8012eb0:	080131d1 	.word	0x080131d1
 8012eb4:	080131f3 	.word	0x080131f3
 8012eb8:	0801322b 	.word	0x0801322b
 8012ebc:	0801324f 	.word	0x0801324f

08012ec0 <_cleanup_r>:
 8012ec0:	4901      	ldr	r1, [pc, #4]	; (8012ec8 <_cleanup_r+0x8>)
 8012ec2:	f000 b8af 	b.w	8013024 <_fwalk_reent>
 8012ec6:	bf00      	nop
 8012ec8:	08012e01 	.word	0x08012e01

08012ecc <__sfmoreglue>:
 8012ecc:	b570      	push	{r4, r5, r6, lr}
 8012ece:	1e4a      	subs	r2, r1, #1
 8012ed0:	2568      	movs	r5, #104	; 0x68
 8012ed2:	4355      	muls	r5, r2
 8012ed4:	460e      	mov	r6, r1
 8012ed6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012eda:	f7ff faeb 	bl	80124b4 <_malloc_r>
 8012ede:	4604      	mov	r4, r0
 8012ee0:	b140      	cbz	r0, 8012ef4 <__sfmoreglue+0x28>
 8012ee2:	2100      	movs	r1, #0
 8012ee4:	e9c0 1600 	strd	r1, r6, [r0]
 8012ee8:	300c      	adds	r0, #12
 8012eea:	60a0      	str	r0, [r4, #8]
 8012eec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012ef0:	f7ff f9e2 	bl	80122b8 <memset>
 8012ef4:	4620      	mov	r0, r4
 8012ef6:	bd70      	pop	{r4, r5, r6, pc}

08012ef8 <__sfp_lock_acquire>:
 8012ef8:	4801      	ldr	r0, [pc, #4]	; (8012f00 <__sfp_lock_acquire+0x8>)
 8012efa:	f000 b8b3 	b.w	8013064 <__retarget_lock_acquire_recursive>
 8012efe:	bf00      	nop
 8012f00:	20007384 	.word	0x20007384

08012f04 <__sfp_lock_release>:
 8012f04:	4801      	ldr	r0, [pc, #4]	; (8012f0c <__sfp_lock_release+0x8>)
 8012f06:	f000 b8ae 	b.w	8013066 <__retarget_lock_release_recursive>
 8012f0a:	bf00      	nop
 8012f0c:	20007384 	.word	0x20007384

08012f10 <__sinit_lock_acquire>:
 8012f10:	4801      	ldr	r0, [pc, #4]	; (8012f18 <__sinit_lock_acquire+0x8>)
 8012f12:	f000 b8a7 	b.w	8013064 <__retarget_lock_acquire_recursive>
 8012f16:	bf00      	nop
 8012f18:	2000737f 	.word	0x2000737f

08012f1c <__sinit_lock_release>:
 8012f1c:	4801      	ldr	r0, [pc, #4]	; (8012f24 <__sinit_lock_release+0x8>)
 8012f1e:	f000 b8a2 	b.w	8013066 <__retarget_lock_release_recursive>
 8012f22:	bf00      	nop
 8012f24:	2000737f 	.word	0x2000737f

08012f28 <__sinit>:
 8012f28:	b510      	push	{r4, lr}
 8012f2a:	4604      	mov	r4, r0
 8012f2c:	f7ff fff0 	bl	8012f10 <__sinit_lock_acquire>
 8012f30:	69a3      	ldr	r3, [r4, #24]
 8012f32:	b11b      	cbz	r3, 8012f3c <__sinit+0x14>
 8012f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f38:	f7ff bff0 	b.w	8012f1c <__sinit_lock_release>
 8012f3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012f40:	6523      	str	r3, [r4, #80]	; 0x50
 8012f42:	4b13      	ldr	r3, [pc, #76]	; (8012f90 <__sinit+0x68>)
 8012f44:	4a13      	ldr	r2, [pc, #76]	; (8012f94 <__sinit+0x6c>)
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	62a2      	str	r2, [r4, #40]	; 0x28
 8012f4a:	42a3      	cmp	r3, r4
 8012f4c:	bf04      	itt	eq
 8012f4e:	2301      	moveq	r3, #1
 8012f50:	61a3      	streq	r3, [r4, #24]
 8012f52:	4620      	mov	r0, r4
 8012f54:	f000 f820 	bl	8012f98 <__sfp>
 8012f58:	6060      	str	r0, [r4, #4]
 8012f5a:	4620      	mov	r0, r4
 8012f5c:	f000 f81c 	bl	8012f98 <__sfp>
 8012f60:	60a0      	str	r0, [r4, #8]
 8012f62:	4620      	mov	r0, r4
 8012f64:	f000 f818 	bl	8012f98 <__sfp>
 8012f68:	2200      	movs	r2, #0
 8012f6a:	60e0      	str	r0, [r4, #12]
 8012f6c:	2104      	movs	r1, #4
 8012f6e:	6860      	ldr	r0, [r4, #4]
 8012f70:	f7ff ff82 	bl	8012e78 <std>
 8012f74:	68a0      	ldr	r0, [r4, #8]
 8012f76:	2201      	movs	r2, #1
 8012f78:	2109      	movs	r1, #9
 8012f7a:	f7ff ff7d 	bl	8012e78 <std>
 8012f7e:	68e0      	ldr	r0, [r4, #12]
 8012f80:	2202      	movs	r2, #2
 8012f82:	2112      	movs	r1, #18
 8012f84:	f7ff ff78 	bl	8012e78 <std>
 8012f88:	2301      	movs	r3, #1
 8012f8a:	61a3      	str	r3, [r4, #24]
 8012f8c:	e7d2      	b.n	8012f34 <__sinit+0xc>
 8012f8e:	bf00      	nop
 8012f90:	08015e70 	.word	0x08015e70
 8012f94:	08012ec1 	.word	0x08012ec1

08012f98 <__sfp>:
 8012f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f9a:	4607      	mov	r7, r0
 8012f9c:	f7ff ffac 	bl	8012ef8 <__sfp_lock_acquire>
 8012fa0:	4b1e      	ldr	r3, [pc, #120]	; (801301c <__sfp+0x84>)
 8012fa2:	681e      	ldr	r6, [r3, #0]
 8012fa4:	69b3      	ldr	r3, [r6, #24]
 8012fa6:	b913      	cbnz	r3, 8012fae <__sfp+0x16>
 8012fa8:	4630      	mov	r0, r6
 8012faa:	f7ff ffbd 	bl	8012f28 <__sinit>
 8012fae:	3648      	adds	r6, #72	; 0x48
 8012fb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012fb4:	3b01      	subs	r3, #1
 8012fb6:	d503      	bpl.n	8012fc0 <__sfp+0x28>
 8012fb8:	6833      	ldr	r3, [r6, #0]
 8012fba:	b30b      	cbz	r3, 8013000 <__sfp+0x68>
 8012fbc:	6836      	ldr	r6, [r6, #0]
 8012fbe:	e7f7      	b.n	8012fb0 <__sfp+0x18>
 8012fc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012fc4:	b9d5      	cbnz	r5, 8012ffc <__sfp+0x64>
 8012fc6:	4b16      	ldr	r3, [pc, #88]	; (8013020 <__sfp+0x88>)
 8012fc8:	60e3      	str	r3, [r4, #12]
 8012fca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012fce:	6665      	str	r5, [r4, #100]	; 0x64
 8012fd0:	f000 f847 	bl	8013062 <__retarget_lock_init_recursive>
 8012fd4:	f7ff ff96 	bl	8012f04 <__sfp_lock_release>
 8012fd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012fdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012fe0:	6025      	str	r5, [r4, #0]
 8012fe2:	61a5      	str	r5, [r4, #24]
 8012fe4:	2208      	movs	r2, #8
 8012fe6:	4629      	mov	r1, r5
 8012fe8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012fec:	f7ff f964 	bl	80122b8 <memset>
 8012ff0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012ff4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012ff8:	4620      	mov	r0, r4
 8012ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ffc:	3468      	adds	r4, #104	; 0x68
 8012ffe:	e7d9      	b.n	8012fb4 <__sfp+0x1c>
 8013000:	2104      	movs	r1, #4
 8013002:	4638      	mov	r0, r7
 8013004:	f7ff ff62 	bl	8012ecc <__sfmoreglue>
 8013008:	4604      	mov	r4, r0
 801300a:	6030      	str	r0, [r6, #0]
 801300c:	2800      	cmp	r0, #0
 801300e:	d1d5      	bne.n	8012fbc <__sfp+0x24>
 8013010:	f7ff ff78 	bl	8012f04 <__sfp_lock_release>
 8013014:	230c      	movs	r3, #12
 8013016:	603b      	str	r3, [r7, #0]
 8013018:	e7ee      	b.n	8012ff8 <__sfp+0x60>
 801301a:	bf00      	nop
 801301c:	08015e70 	.word	0x08015e70
 8013020:	ffff0001 	.word	0xffff0001

08013024 <_fwalk_reent>:
 8013024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013028:	4606      	mov	r6, r0
 801302a:	4688      	mov	r8, r1
 801302c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013030:	2700      	movs	r7, #0
 8013032:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013036:	f1b9 0901 	subs.w	r9, r9, #1
 801303a:	d505      	bpl.n	8013048 <_fwalk_reent+0x24>
 801303c:	6824      	ldr	r4, [r4, #0]
 801303e:	2c00      	cmp	r4, #0
 8013040:	d1f7      	bne.n	8013032 <_fwalk_reent+0xe>
 8013042:	4638      	mov	r0, r7
 8013044:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013048:	89ab      	ldrh	r3, [r5, #12]
 801304a:	2b01      	cmp	r3, #1
 801304c:	d907      	bls.n	801305e <_fwalk_reent+0x3a>
 801304e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013052:	3301      	adds	r3, #1
 8013054:	d003      	beq.n	801305e <_fwalk_reent+0x3a>
 8013056:	4629      	mov	r1, r5
 8013058:	4630      	mov	r0, r6
 801305a:	47c0      	blx	r8
 801305c:	4307      	orrs	r7, r0
 801305e:	3568      	adds	r5, #104	; 0x68
 8013060:	e7e9      	b.n	8013036 <_fwalk_reent+0x12>

08013062 <__retarget_lock_init_recursive>:
 8013062:	4770      	bx	lr

08013064 <__retarget_lock_acquire_recursive>:
 8013064:	4770      	bx	lr

08013066 <__retarget_lock_release_recursive>:
 8013066:	4770      	bx	lr

08013068 <__swhatbuf_r>:
 8013068:	b570      	push	{r4, r5, r6, lr}
 801306a:	460e      	mov	r6, r1
 801306c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013070:	2900      	cmp	r1, #0
 8013072:	b096      	sub	sp, #88	; 0x58
 8013074:	4614      	mov	r4, r2
 8013076:	461d      	mov	r5, r3
 8013078:	da07      	bge.n	801308a <__swhatbuf_r+0x22>
 801307a:	2300      	movs	r3, #0
 801307c:	602b      	str	r3, [r5, #0]
 801307e:	89b3      	ldrh	r3, [r6, #12]
 8013080:	061a      	lsls	r2, r3, #24
 8013082:	d410      	bmi.n	80130a6 <__swhatbuf_r+0x3e>
 8013084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013088:	e00e      	b.n	80130a8 <__swhatbuf_r+0x40>
 801308a:	466a      	mov	r2, sp
 801308c:	f000 f906 	bl	801329c <_fstat_r>
 8013090:	2800      	cmp	r0, #0
 8013092:	dbf2      	blt.n	801307a <__swhatbuf_r+0x12>
 8013094:	9a01      	ldr	r2, [sp, #4]
 8013096:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801309a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801309e:	425a      	negs	r2, r3
 80130a0:	415a      	adcs	r2, r3
 80130a2:	602a      	str	r2, [r5, #0]
 80130a4:	e7ee      	b.n	8013084 <__swhatbuf_r+0x1c>
 80130a6:	2340      	movs	r3, #64	; 0x40
 80130a8:	2000      	movs	r0, #0
 80130aa:	6023      	str	r3, [r4, #0]
 80130ac:	b016      	add	sp, #88	; 0x58
 80130ae:	bd70      	pop	{r4, r5, r6, pc}

080130b0 <__smakebuf_r>:
 80130b0:	898b      	ldrh	r3, [r1, #12]
 80130b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80130b4:	079d      	lsls	r5, r3, #30
 80130b6:	4606      	mov	r6, r0
 80130b8:	460c      	mov	r4, r1
 80130ba:	d507      	bpl.n	80130cc <__smakebuf_r+0x1c>
 80130bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80130c0:	6023      	str	r3, [r4, #0]
 80130c2:	6123      	str	r3, [r4, #16]
 80130c4:	2301      	movs	r3, #1
 80130c6:	6163      	str	r3, [r4, #20]
 80130c8:	b002      	add	sp, #8
 80130ca:	bd70      	pop	{r4, r5, r6, pc}
 80130cc:	ab01      	add	r3, sp, #4
 80130ce:	466a      	mov	r2, sp
 80130d0:	f7ff ffca 	bl	8013068 <__swhatbuf_r>
 80130d4:	9900      	ldr	r1, [sp, #0]
 80130d6:	4605      	mov	r5, r0
 80130d8:	4630      	mov	r0, r6
 80130da:	f7ff f9eb 	bl	80124b4 <_malloc_r>
 80130de:	b948      	cbnz	r0, 80130f4 <__smakebuf_r+0x44>
 80130e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130e4:	059a      	lsls	r2, r3, #22
 80130e6:	d4ef      	bmi.n	80130c8 <__smakebuf_r+0x18>
 80130e8:	f023 0303 	bic.w	r3, r3, #3
 80130ec:	f043 0302 	orr.w	r3, r3, #2
 80130f0:	81a3      	strh	r3, [r4, #12]
 80130f2:	e7e3      	b.n	80130bc <__smakebuf_r+0xc>
 80130f4:	4b0d      	ldr	r3, [pc, #52]	; (801312c <__smakebuf_r+0x7c>)
 80130f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80130f8:	89a3      	ldrh	r3, [r4, #12]
 80130fa:	6020      	str	r0, [r4, #0]
 80130fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013100:	81a3      	strh	r3, [r4, #12]
 8013102:	9b00      	ldr	r3, [sp, #0]
 8013104:	6163      	str	r3, [r4, #20]
 8013106:	9b01      	ldr	r3, [sp, #4]
 8013108:	6120      	str	r0, [r4, #16]
 801310a:	b15b      	cbz	r3, 8013124 <__smakebuf_r+0x74>
 801310c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013110:	4630      	mov	r0, r6
 8013112:	f000 f8d5 	bl	80132c0 <_isatty_r>
 8013116:	b128      	cbz	r0, 8013124 <__smakebuf_r+0x74>
 8013118:	89a3      	ldrh	r3, [r4, #12]
 801311a:	f023 0303 	bic.w	r3, r3, #3
 801311e:	f043 0301 	orr.w	r3, r3, #1
 8013122:	81a3      	strh	r3, [r4, #12]
 8013124:	89a0      	ldrh	r0, [r4, #12]
 8013126:	4305      	orrs	r5, r0
 8013128:	81a5      	strh	r5, [r4, #12]
 801312a:	e7cd      	b.n	80130c8 <__smakebuf_r+0x18>
 801312c:	08012ec1 	.word	0x08012ec1

08013130 <__malloc_lock>:
 8013130:	4801      	ldr	r0, [pc, #4]	; (8013138 <__malloc_lock+0x8>)
 8013132:	f7ff bf97 	b.w	8013064 <__retarget_lock_acquire_recursive>
 8013136:	bf00      	nop
 8013138:	20007380 	.word	0x20007380

0801313c <__malloc_unlock>:
 801313c:	4801      	ldr	r0, [pc, #4]	; (8013144 <__malloc_unlock+0x8>)
 801313e:	f7ff bf92 	b.w	8013066 <__retarget_lock_release_recursive>
 8013142:	bf00      	nop
 8013144:	20007380 	.word	0x20007380

08013148 <_raise_r>:
 8013148:	291f      	cmp	r1, #31
 801314a:	b538      	push	{r3, r4, r5, lr}
 801314c:	4604      	mov	r4, r0
 801314e:	460d      	mov	r5, r1
 8013150:	d904      	bls.n	801315c <_raise_r+0x14>
 8013152:	2316      	movs	r3, #22
 8013154:	6003      	str	r3, [r0, #0]
 8013156:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801315a:	bd38      	pop	{r3, r4, r5, pc}
 801315c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801315e:	b112      	cbz	r2, 8013166 <_raise_r+0x1e>
 8013160:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013164:	b94b      	cbnz	r3, 801317a <_raise_r+0x32>
 8013166:	4620      	mov	r0, r4
 8013168:	f000 f830 	bl	80131cc <_getpid_r>
 801316c:	462a      	mov	r2, r5
 801316e:	4601      	mov	r1, r0
 8013170:	4620      	mov	r0, r4
 8013172:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013176:	f000 b817 	b.w	80131a8 <_kill_r>
 801317a:	2b01      	cmp	r3, #1
 801317c:	d00a      	beq.n	8013194 <_raise_r+0x4c>
 801317e:	1c59      	adds	r1, r3, #1
 8013180:	d103      	bne.n	801318a <_raise_r+0x42>
 8013182:	2316      	movs	r3, #22
 8013184:	6003      	str	r3, [r0, #0]
 8013186:	2001      	movs	r0, #1
 8013188:	e7e7      	b.n	801315a <_raise_r+0x12>
 801318a:	2400      	movs	r4, #0
 801318c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013190:	4628      	mov	r0, r5
 8013192:	4798      	blx	r3
 8013194:	2000      	movs	r0, #0
 8013196:	e7e0      	b.n	801315a <_raise_r+0x12>

08013198 <raise>:
 8013198:	4b02      	ldr	r3, [pc, #8]	; (80131a4 <raise+0xc>)
 801319a:	4601      	mov	r1, r0
 801319c:	6818      	ldr	r0, [r3, #0]
 801319e:	f7ff bfd3 	b.w	8013148 <_raise_r>
 80131a2:	bf00      	nop
 80131a4:	200001a8 	.word	0x200001a8

080131a8 <_kill_r>:
 80131a8:	b538      	push	{r3, r4, r5, lr}
 80131aa:	4d07      	ldr	r5, [pc, #28]	; (80131c8 <_kill_r+0x20>)
 80131ac:	2300      	movs	r3, #0
 80131ae:	4604      	mov	r4, r0
 80131b0:	4608      	mov	r0, r1
 80131b2:	4611      	mov	r1, r2
 80131b4:	602b      	str	r3, [r5, #0]
 80131b6:	f002 fba1 	bl	80158fc <_kill>
 80131ba:	1c43      	adds	r3, r0, #1
 80131bc:	d102      	bne.n	80131c4 <_kill_r+0x1c>
 80131be:	682b      	ldr	r3, [r5, #0]
 80131c0:	b103      	cbz	r3, 80131c4 <_kill_r+0x1c>
 80131c2:	6023      	str	r3, [r4, #0]
 80131c4:	bd38      	pop	{r3, r4, r5, pc}
 80131c6:	bf00      	nop
 80131c8:	20007388 	.word	0x20007388

080131cc <_getpid_r>:
 80131cc:	f002 bb86 	b.w	80158dc <_getpid>

080131d0 <__sread>:
 80131d0:	b510      	push	{r4, lr}
 80131d2:	460c      	mov	r4, r1
 80131d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131d8:	f000 f894 	bl	8013304 <_read_r>
 80131dc:	2800      	cmp	r0, #0
 80131de:	bfab      	itete	ge
 80131e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80131e2:	89a3      	ldrhlt	r3, [r4, #12]
 80131e4:	181b      	addge	r3, r3, r0
 80131e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80131ea:	bfac      	ite	ge
 80131ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80131ee:	81a3      	strhlt	r3, [r4, #12]
 80131f0:	bd10      	pop	{r4, pc}

080131f2 <__swrite>:
 80131f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131f6:	461f      	mov	r7, r3
 80131f8:	898b      	ldrh	r3, [r1, #12]
 80131fa:	05db      	lsls	r3, r3, #23
 80131fc:	4605      	mov	r5, r0
 80131fe:	460c      	mov	r4, r1
 8013200:	4616      	mov	r6, r2
 8013202:	d505      	bpl.n	8013210 <__swrite+0x1e>
 8013204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013208:	2302      	movs	r3, #2
 801320a:	2200      	movs	r2, #0
 801320c:	f000 f868 	bl	80132e0 <_lseek_r>
 8013210:	89a3      	ldrh	r3, [r4, #12]
 8013212:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013216:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801321a:	81a3      	strh	r3, [r4, #12]
 801321c:	4632      	mov	r2, r6
 801321e:	463b      	mov	r3, r7
 8013220:	4628      	mov	r0, r5
 8013222:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013226:	f000 b817 	b.w	8013258 <_write_r>

0801322a <__sseek>:
 801322a:	b510      	push	{r4, lr}
 801322c:	460c      	mov	r4, r1
 801322e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013232:	f000 f855 	bl	80132e0 <_lseek_r>
 8013236:	1c43      	adds	r3, r0, #1
 8013238:	89a3      	ldrh	r3, [r4, #12]
 801323a:	bf15      	itete	ne
 801323c:	6560      	strne	r0, [r4, #84]	; 0x54
 801323e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013242:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013246:	81a3      	strheq	r3, [r4, #12]
 8013248:	bf18      	it	ne
 801324a:	81a3      	strhne	r3, [r4, #12]
 801324c:	bd10      	pop	{r4, pc}

0801324e <__sclose>:
 801324e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013252:	f000 b813 	b.w	801327c <_close_r>
	...

08013258 <_write_r>:
 8013258:	b538      	push	{r3, r4, r5, lr}
 801325a:	4d07      	ldr	r5, [pc, #28]	; (8013278 <_write_r+0x20>)
 801325c:	4604      	mov	r4, r0
 801325e:	4608      	mov	r0, r1
 8013260:	4611      	mov	r1, r2
 8013262:	2200      	movs	r2, #0
 8013264:	602a      	str	r2, [r5, #0]
 8013266:	461a      	mov	r2, r3
 8013268:	f002 fb6e 	bl	8015948 <_write>
 801326c:	1c43      	adds	r3, r0, #1
 801326e:	d102      	bne.n	8013276 <_write_r+0x1e>
 8013270:	682b      	ldr	r3, [r5, #0]
 8013272:	b103      	cbz	r3, 8013276 <_write_r+0x1e>
 8013274:	6023      	str	r3, [r4, #0]
 8013276:	bd38      	pop	{r3, r4, r5, pc}
 8013278:	20007388 	.word	0x20007388

0801327c <_close_r>:
 801327c:	b538      	push	{r3, r4, r5, lr}
 801327e:	4d06      	ldr	r5, [pc, #24]	; (8013298 <_close_r+0x1c>)
 8013280:	2300      	movs	r3, #0
 8013282:	4604      	mov	r4, r0
 8013284:	4608      	mov	r0, r1
 8013286:	602b      	str	r3, [r5, #0]
 8013288:	f002 fb18 	bl	80158bc <_close>
 801328c:	1c43      	adds	r3, r0, #1
 801328e:	d102      	bne.n	8013296 <_close_r+0x1a>
 8013290:	682b      	ldr	r3, [r5, #0]
 8013292:	b103      	cbz	r3, 8013296 <_close_r+0x1a>
 8013294:	6023      	str	r3, [r4, #0]
 8013296:	bd38      	pop	{r3, r4, r5, pc}
 8013298:	20007388 	.word	0x20007388

0801329c <_fstat_r>:
 801329c:	b538      	push	{r3, r4, r5, lr}
 801329e:	4d07      	ldr	r5, [pc, #28]	; (80132bc <_fstat_r+0x20>)
 80132a0:	2300      	movs	r3, #0
 80132a2:	4604      	mov	r4, r0
 80132a4:	4608      	mov	r0, r1
 80132a6:	4611      	mov	r1, r2
 80132a8:	602b      	str	r3, [r5, #0]
 80132aa:	f002 fb0f 	bl	80158cc <_fstat>
 80132ae:	1c43      	adds	r3, r0, #1
 80132b0:	d102      	bne.n	80132b8 <_fstat_r+0x1c>
 80132b2:	682b      	ldr	r3, [r5, #0]
 80132b4:	b103      	cbz	r3, 80132b8 <_fstat_r+0x1c>
 80132b6:	6023      	str	r3, [r4, #0]
 80132b8:	bd38      	pop	{r3, r4, r5, pc}
 80132ba:	bf00      	nop
 80132bc:	20007388 	.word	0x20007388

080132c0 <_isatty_r>:
 80132c0:	b538      	push	{r3, r4, r5, lr}
 80132c2:	4d06      	ldr	r5, [pc, #24]	; (80132dc <_isatty_r+0x1c>)
 80132c4:	2300      	movs	r3, #0
 80132c6:	4604      	mov	r4, r0
 80132c8:	4608      	mov	r0, r1
 80132ca:	602b      	str	r3, [r5, #0]
 80132cc:	f002 fb0e 	bl	80158ec <_isatty>
 80132d0:	1c43      	adds	r3, r0, #1
 80132d2:	d102      	bne.n	80132da <_isatty_r+0x1a>
 80132d4:	682b      	ldr	r3, [r5, #0]
 80132d6:	b103      	cbz	r3, 80132da <_isatty_r+0x1a>
 80132d8:	6023      	str	r3, [r4, #0]
 80132da:	bd38      	pop	{r3, r4, r5, pc}
 80132dc:	20007388 	.word	0x20007388

080132e0 <_lseek_r>:
 80132e0:	b538      	push	{r3, r4, r5, lr}
 80132e2:	4d07      	ldr	r5, [pc, #28]	; (8013300 <_lseek_r+0x20>)
 80132e4:	4604      	mov	r4, r0
 80132e6:	4608      	mov	r0, r1
 80132e8:	4611      	mov	r1, r2
 80132ea:	2200      	movs	r2, #0
 80132ec:	602a      	str	r2, [r5, #0]
 80132ee:	461a      	mov	r2, r3
 80132f0:	f002 fb0c 	bl	801590c <_lseek>
 80132f4:	1c43      	adds	r3, r0, #1
 80132f6:	d102      	bne.n	80132fe <_lseek_r+0x1e>
 80132f8:	682b      	ldr	r3, [r5, #0]
 80132fa:	b103      	cbz	r3, 80132fe <_lseek_r+0x1e>
 80132fc:	6023      	str	r3, [r4, #0]
 80132fe:	bd38      	pop	{r3, r4, r5, pc}
 8013300:	20007388 	.word	0x20007388

08013304 <_read_r>:
 8013304:	b538      	push	{r3, r4, r5, lr}
 8013306:	4d07      	ldr	r5, [pc, #28]	; (8013324 <_read_r+0x20>)
 8013308:	4604      	mov	r4, r0
 801330a:	4608      	mov	r0, r1
 801330c:	4611      	mov	r1, r2
 801330e:	2200      	movs	r2, #0
 8013310:	602a      	str	r2, [r5, #0]
 8013312:	461a      	mov	r2, r3
 8013314:	f002 fb02 	bl	801591c <_read>
 8013318:	1c43      	adds	r3, r0, #1
 801331a:	d102      	bne.n	8013322 <_read_r+0x1e>
 801331c:	682b      	ldr	r3, [r5, #0]
 801331e:	b103      	cbz	r3, 8013322 <_read_r+0x1e>
 8013320:	6023      	str	r3, [r4, #0]
 8013322:	bd38      	pop	{r3, r4, r5, pc}
 8013324:	20007388 	.word	0x20007388

08013328 <cos>:
 8013328:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801332a:	ec53 2b10 	vmov	r2, r3, d0
 801332e:	4824      	ldr	r0, [pc, #144]	; (80133c0 <cos+0x98>)
 8013330:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8013334:	4281      	cmp	r1, r0
 8013336:	dc06      	bgt.n	8013346 <cos+0x1e>
 8013338:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 80133b8 <cos+0x90>
 801333c:	f001 f810 	bl	8014360 <__kernel_cos>
 8013340:	ec51 0b10 	vmov	r0, r1, d0
 8013344:	e007      	b.n	8013356 <cos+0x2e>
 8013346:	481f      	ldr	r0, [pc, #124]	; (80133c4 <cos+0x9c>)
 8013348:	4281      	cmp	r1, r0
 801334a:	dd09      	ble.n	8013360 <cos+0x38>
 801334c:	ee10 0a10 	vmov	r0, s0
 8013350:	4619      	mov	r1, r3
 8013352:	f7ec ffa1 	bl	8000298 <__aeabi_dsub>
 8013356:	ec41 0b10 	vmov	d0, r0, r1
 801335a:	b005      	add	sp, #20
 801335c:	f85d fb04 	ldr.w	pc, [sp], #4
 8013360:	4668      	mov	r0, sp
 8013362:	f000 fb2d 	bl	80139c0 <__ieee754_rem_pio2>
 8013366:	f000 0003 	and.w	r0, r0, #3
 801336a:	2801      	cmp	r0, #1
 801336c:	d007      	beq.n	801337e <cos+0x56>
 801336e:	2802      	cmp	r0, #2
 8013370:	d012      	beq.n	8013398 <cos+0x70>
 8013372:	b9c0      	cbnz	r0, 80133a6 <cos+0x7e>
 8013374:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013378:	ed9d 0b00 	vldr	d0, [sp]
 801337c:	e7de      	b.n	801333c <cos+0x14>
 801337e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013382:	ed9d 0b00 	vldr	d0, [sp]
 8013386:	f001 fbf3 	bl	8014b70 <__kernel_sin>
 801338a:	ec53 2b10 	vmov	r2, r3, d0
 801338e:	ee10 0a10 	vmov	r0, s0
 8013392:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8013396:	e7de      	b.n	8013356 <cos+0x2e>
 8013398:	ed9d 1b02 	vldr	d1, [sp, #8]
 801339c:	ed9d 0b00 	vldr	d0, [sp]
 80133a0:	f000 ffde 	bl	8014360 <__kernel_cos>
 80133a4:	e7f1      	b.n	801338a <cos+0x62>
 80133a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80133aa:	ed9d 0b00 	vldr	d0, [sp]
 80133ae:	2001      	movs	r0, #1
 80133b0:	f001 fbde 	bl	8014b70 <__kernel_sin>
 80133b4:	e7c4      	b.n	8013340 <cos+0x18>
 80133b6:	bf00      	nop
	...
 80133c0:	3fe921fb 	.word	0x3fe921fb
 80133c4:	7fefffff 	.word	0x7fefffff

080133c8 <sin>:
 80133c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80133ca:	ec53 2b10 	vmov	r2, r3, d0
 80133ce:	4826      	ldr	r0, [pc, #152]	; (8013468 <sin+0xa0>)
 80133d0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80133d4:	4281      	cmp	r1, r0
 80133d6:	dc07      	bgt.n	80133e8 <sin+0x20>
 80133d8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8013460 <sin+0x98>
 80133dc:	2000      	movs	r0, #0
 80133de:	f001 fbc7 	bl	8014b70 <__kernel_sin>
 80133e2:	ec51 0b10 	vmov	r0, r1, d0
 80133e6:	e007      	b.n	80133f8 <sin+0x30>
 80133e8:	4820      	ldr	r0, [pc, #128]	; (801346c <sin+0xa4>)
 80133ea:	4281      	cmp	r1, r0
 80133ec:	dd09      	ble.n	8013402 <sin+0x3a>
 80133ee:	ee10 0a10 	vmov	r0, s0
 80133f2:	4619      	mov	r1, r3
 80133f4:	f7ec ff50 	bl	8000298 <__aeabi_dsub>
 80133f8:	ec41 0b10 	vmov	d0, r0, r1
 80133fc:	b005      	add	sp, #20
 80133fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8013402:	4668      	mov	r0, sp
 8013404:	f000 fadc 	bl	80139c0 <__ieee754_rem_pio2>
 8013408:	f000 0003 	and.w	r0, r0, #3
 801340c:	2801      	cmp	r0, #1
 801340e:	d008      	beq.n	8013422 <sin+0x5a>
 8013410:	2802      	cmp	r0, #2
 8013412:	d00d      	beq.n	8013430 <sin+0x68>
 8013414:	b9d0      	cbnz	r0, 801344c <sin+0x84>
 8013416:	ed9d 1b02 	vldr	d1, [sp, #8]
 801341a:	ed9d 0b00 	vldr	d0, [sp]
 801341e:	2001      	movs	r0, #1
 8013420:	e7dd      	b.n	80133de <sin+0x16>
 8013422:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013426:	ed9d 0b00 	vldr	d0, [sp]
 801342a:	f000 ff99 	bl	8014360 <__kernel_cos>
 801342e:	e7d8      	b.n	80133e2 <sin+0x1a>
 8013430:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013434:	ed9d 0b00 	vldr	d0, [sp]
 8013438:	2001      	movs	r0, #1
 801343a:	f001 fb99 	bl	8014b70 <__kernel_sin>
 801343e:	ec53 2b10 	vmov	r2, r3, d0
 8013442:	ee10 0a10 	vmov	r0, s0
 8013446:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801344a:	e7d5      	b.n	80133f8 <sin+0x30>
 801344c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8013450:	ed9d 0b00 	vldr	d0, [sp]
 8013454:	f000 ff84 	bl	8014360 <__kernel_cos>
 8013458:	e7f1      	b.n	801343e <sin+0x76>
 801345a:	bf00      	nop
 801345c:	f3af 8000 	nop.w
	...
 8013468:	3fe921fb 	.word	0x3fe921fb
 801346c:	7fefffff 	.word	0x7fefffff

08013470 <cosf>:
 8013470:	ee10 3a10 	vmov	r3, s0
 8013474:	b507      	push	{r0, r1, r2, lr}
 8013476:	4a1c      	ldr	r2, [pc, #112]	; (80134e8 <cosf+0x78>)
 8013478:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801347c:	4293      	cmp	r3, r2
 801347e:	dc04      	bgt.n	801348a <cosf+0x1a>
 8013480:	eddf 0a1a 	vldr	s1, [pc, #104]	; 80134ec <cosf+0x7c>
 8013484:	f001 fc32 	bl	8014cec <__kernel_cosf>
 8013488:	e004      	b.n	8013494 <cosf+0x24>
 801348a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801348e:	db04      	blt.n	801349a <cosf+0x2a>
 8013490:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013494:	b003      	add	sp, #12
 8013496:	f85d fb04 	ldr.w	pc, [sp], #4
 801349a:	4668      	mov	r0, sp
 801349c:	f000 fe20 	bl	80140e0 <__ieee754_rem_pio2f>
 80134a0:	f000 0003 	and.w	r0, r0, #3
 80134a4:	2801      	cmp	r0, #1
 80134a6:	d007      	beq.n	80134b8 <cosf+0x48>
 80134a8:	2802      	cmp	r0, #2
 80134aa:	d00e      	beq.n	80134ca <cosf+0x5a>
 80134ac:	b9a0      	cbnz	r0, 80134d8 <cosf+0x68>
 80134ae:	eddd 0a01 	vldr	s1, [sp, #4]
 80134b2:	ed9d 0a00 	vldr	s0, [sp]
 80134b6:	e7e5      	b.n	8013484 <cosf+0x14>
 80134b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80134bc:	ed9d 0a00 	vldr	s0, [sp]
 80134c0:	f001 fefe 	bl	80152c0 <__kernel_sinf>
 80134c4:	eeb1 0a40 	vneg.f32	s0, s0
 80134c8:	e7e4      	b.n	8013494 <cosf+0x24>
 80134ca:	eddd 0a01 	vldr	s1, [sp, #4]
 80134ce:	ed9d 0a00 	vldr	s0, [sp]
 80134d2:	f001 fc0b 	bl	8014cec <__kernel_cosf>
 80134d6:	e7f5      	b.n	80134c4 <cosf+0x54>
 80134d8:	eddd 0a01 	vldr	s1, [sp, #4]
 80134dc:	ed9d 0a00 	vldr	s0, [sp]
 80134e0:	2001      	movs	r0, #1
 80134e2:	f001 feed 	bl	80152c0 <__kernel_sinf>
 80134e6:	e7d5      	b.n	8013494 <cosf+0x24>
 80134e8:	3f490fd8 	.word	0x3f490fd8
 80134ec:	00000000 	.word	0x00000000

080134f0 <sinf>:
 80134f0:	ee10 3a10 	vmov	r3, s0
 80134f4:	b507      	push	{r0, r1, r2, lr}
 80134f6:	4a1d      	ldr	r2, [pc, #116]	; (801356c <sinf+0x7c>)
 80134f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80134fc:	4293      	cmp	r3, r2
 80134fe:	dc05      	bgt.n	801350c <sinf+0x1c>
 8013500:	eddf 0a1b 	vldr	s1, [pc, #108]	; 8013570 <sinf+0x80>
 8013504:	2000      	movs	r0, #0
 8013506:	f001 fedb 	bl	80152c0 <__kernel_sinf>
 801350a:	e004      	b.n	8013516 <sinf+0x26>
 801350c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013510:	db04      	blt.n	801351c <sinf+0x2c>
 8013512:	ee30 0a40 	vsub.f32	s0, s0, s0
 8013516:	b003      	add	sp, #12
 8013518:	f85d fb04 	ldr.w	pc, [sp], #4
 801351c:	4668      	mov	r0, sp
 801351e:	f000 fddf 	bl	80140e0 <__ieee754_rem_pio2f>
 8013522:	f000 0003 	and.w	r0, r0, #3
 8013526:	2801      	cmp	r0, #1
 8013528:	d008      	beq.n	801353c <sinf+0x4c>
 801352a:	2802      	cmp	r0, #2
 801352c:	d00d      	beq.n	801354a <sinf+0x5a>
 801352e:	b9b0      	cbnz	r0, 801355e <sinf+0x6e>
 8013530:	eddd 0a01 	vldr	s1, [sp, #4]
 8013534:	ed9d 0a00 	vldr	s0, [sp]
 8013538:	2001      	movs	r0, #1
 801353a:	e7e4      	b.n	8013506 <sinf+0x16>
 801353c:	eddd 0a01 	vldr	s1, [sp, #4]
 8013540:	ed9d 0a00 	vldr	s0, [sp]
 8013544:	f001 fbd2 	bl	8014cec <__kernel_cosf>
 8013548:	e7e5      	b.n	8013516 <sinf+0x26>
 801354a:	eddd 0a01 	vldr	s1, [sp, #4]
 801354e:	ed9d 0a00 	vldr	s0, [sp]
 8013552:	2001      	movs	r0, #1
 8013554:	f001 feb4 	bl	80152c0 <__kernel_sinf>
 8013558:	eeb1 0a40 	vneg.f32	s0, s0
 801355c:	e7db      	b.n	8013516 <sinf+0x26>
 801355e:	eddd 0a01 	vldr	s1, [sp, #4]
 8013562:	ed9d 0a00 	vldr	s0, [sp]
 8013566:	f001 fbc1 	bl	8014cec <__kernel_cosf>
 801356a:	e7f5      	b.n	8013558 <sinf+0x68>
 801356c:	3f490fd8 	.word	0x3f490fd8
	...

08013578 <exp>:
 8013578:	b538      	push	{r3, r4, r5, lr}
 801357a:	ed2d 8b02 	vpush	{d8}
 801357e:	ec55 4b10 	vmov	r4, r5, d0
 8013582:	f000 f8a1 	bl	80136c8 <__ieee754_exp>
 8013586:	4b22      	ldr	r3, [pc, #136]	; (8013610 <exp+0x98>)
 8013588:	eeb0 8a40 	vmov.f32	s16, s0
 801358c:	eef0 8a60 	vmov.f32	s17, s1
 8013590:	f993 3000 	ldrsb.w	r3, [r3]
 8013594:	3301      	adds	r3, #1
 8013596:	d012      	beq.n	80135be <exp+0x46>
 8013598:	ec45 4b10 	vmov	d0, r4, r5
 801359c:	f001 fee1 	bl	8015362 <finite>
 80135a0:	b168      	cbz	r0, 80135be <exp+0x46>
 80135a2:	a313      	add	r3, pc, #76	; (adr r3, 80135f0 <exp+0x78>)
 80135a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135a8:	4620      	mov	r0, r4
 80135aa:	4629      	mov	r1, r5
 80135ac:	f7ed fabc 	bl	8000b28 <__aeabi_dcmpgt>
 80135b0:	b160      	cbz	r0, 80135cc <exp+0x54>
 80135b2:	f002 f97d 	bl	80158b0 <__errno>
 80135b6:	ed9f 8b10 	vldr	d8, [pc, #64]	; 80135f8 <exp+0x80>
 80135ba:	2322      	movs	r3, #34	; 0x22
 80135bc:	6003      	str	r3, [r0, #0]
 80135be:	eeb0 0a48 	vmov.f32	s0, s16
 80135c2:	eef0 0a68 	vmov.f32	s1, s17
 80135c6:	ecbd 8b02 	vpop	{d8}
 80135ca:	bd38      	pop	{r3, r4, r5, pc}
 80135cc:	a30c      	add	r3, pc, #48	; (adr r3, 8013600 <exp+0x88>)
 80135ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d2:	4620      	mov	r0, r4
 80135d4:	4629      	mov	r1, r5
 80135d6:	f7ed fa89 	bl	8000aec <__aeabi_dcmplt>
 80135da:	2800      	cmp	r0, #0
 80135dc:	d0ef      	beq.n	80135be <exp+0x46>
 80135de:	f002 f967 	bl	80158b0 <__errno>
 80135e2:	2322      	movs	r3, #34	; 0x22
 80135e4:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8013608 <exp+0x90>
 80135e8:	6003      	str	r3, [r0, #0]
 80135ea:	e7e8      	b.n	80135be <exp+0x46>
 80135ec:	f3af 8000 	nop.w
 80135f0:	fefa39ef 	.word	0xfefa39ef
 80135f4:	40862e42 	.word	0x40862e42
 80135f8:	00000000 	.word	0x00000000
 80135fc:	7ff00000 	.word	0x7ff00000
 8013600:	d52d3051 	.word	0xd52d3051
 8013604:	c0874910 	.word	0xc0874910
	...
 8013610:	2000020c 	.word	0x2000020c

08013614 <asinf>:
 8013614:	b508      	push	{r3, lr}
 8013616:	ed2d 8b02 	vpush	{d8}
 801361a:	eeb0 8a40 	vmov.f32	s16, s0
 801361e:	f000 fbd9 	bl	8013dd4 <__ieee754_asinf>
 8013622:	4b13      	ldr	r3, [pc, #76]	; (8013670 <asinf+0x5c>)
 8013624:	f993 3000 	ldrsb.w	r3, [r3]
 8013628:	3301      	adds	r3, #1
 801362a:	eef0 8a40 	vmov.f32	s17, s0
 801362e:	d01a      	beq.n	8013666 <asinf+0x52>
 8013630:	eeb4 8a48 	vcmp.f32	s16, s16
 8013634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013638:	d615      	bvs.n	8013666 <asinf+0x52>
 801363a:	eeb0 0a48 	vmov.f32	s0, s16
 801363e:	f002 f875 	bl	801572c <fabsf>
 8013642:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013646:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801364a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801364e:	dd0a      	ble.n	8013666 <asinf+0x52>
 8013650:	f002 f92e 	bl	80158b0 <__errno>
 8013654:	ecbd 8b02 	vpop	{d8}
 8013658:	2321      	movs	r3, #33	; 0x21
 801365a:	6003      	str	r3, [r0, #0]
 801365c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013660:	4804      	ldr	r0, [pc, #16]	; (8013674 <asinf+0x60>)
 8013662:	f002 b8ad 	b.w	80157c0 <nanf>
 8013666:	eeb0 0a68 	vmov.f32	s0, s17
 801366a:	ecbd 8b02 	vpop	{d8}
 801366e:	bd08      	pop	{r3, pc}
 8013670:	2000020c 	.word	0x2000020c
 8013674:	08015f25 	.word	0x08015f25

08013678 <atan2f>:
 8013678:	f000 bc92 	b.w	8013fa0 <__ieee754_atan2f>

0801367c <sqrtf>:
 801367c:	b508      	push	{r3, lr}
 801367e:	ed2d 8b02 	vpush	{d8}
 8013682:	eeb0 8a40 	vmov.f32	s16, s0
 8013686:	f000 fe67 	bl	8014358 <__ieee754_sqrtf>
 801368a:	4b0d      	ldr	r3, [pc, #52]	; (80136c0 <sqrtf+0x44>)
 801368c:	f993 3000 	ldrsb.w	r3, [r3]
 8013690:	3301      	adds	r3, #1
 8013692:	d011      	beq.n	80136b8 <sqrtf+0x3c>
 8013694:	eeb4 8a48 	vcmp.f32	s16, s16
 8013698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801369c:	d60c      	bvs.n	80136b8 <sqrtf+0x3c>
 801369e:	eddf 8a09 	vldr	s17, [pc, #36]	; 80136c4 <sqrtf+0x48>
 80136a2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80136a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136aa:	d505      	bpl.n	80136b8 <sqrtf+0x3c>
 80136ac:	f002 f900 	bl	80158b0 <__errno>
 80136b0:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80136b4:	2321      	movs	r3, #33	; 0x21
 80136b6:	6003      	str	r3, [r0, #0]
 80136b8:	ecbd 8b02 	vpop	{d8}
 80136bc:	bd08      	pop	{r3, pc}
 80136be:	bf00      	nop
 80136c0:	2000020c 	.word	0x2000020c
 80136c4:	00000000 	.word	0x00000000

080136c8 <__ieee754_exp>:
 80136c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136cc:	ec55 4b10 	vmov	r4, r5, d0
 80136d0:	49b1      	ldr	r1, [pc, #708]	; (8013998 <__ieee754_exp+0x2d0>)
 80136d2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80136d6:	428b      	cmp	r3, r1
 80136d8:	ed2d 8b04 	vpush	{d8-d9}
 80136dc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80136e0:	d937      	bls.n	8013752 <__ieee754_exp+0x8a>
 80136e2:	49ae      	ldr	r1, [pc, #696]	; (801399c <__ieee754_exp+0x2d4>)
 80136e4:	428b      	cmp	r3, r1
 80136e6:	d916      	bls.n	8013716 <__ieee754_exp+0x4e>
 80136e8:	ee10 3a10 	vmov	r3, s0
 80136ec:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80136f0:	4313      	orrs	r3, r2
 80136f2:	d009      	beq.n	8013708 <__ieee754_exp+0x40>
 80136f4:	ee10 2a10 	vmov	r2, s0
 80136f8:	462b      	mov	r3, r5
 80136fa:	4620      	mov	r0, r4
 80136fc:	4629      	mov	r1, r5
 80136fe:	f7ec fdcd 	bl	800029c <__adddf3>
 8013702:	4604      	mov	r4, r0
 8013704:	460d      	mov	r5, r1
 8013706:	e000      	b.n	801370a <__ieee754_exp+0x42>
 8013708:	bb06      	cbnz	r6, 801374c <__ieee754_exp+0x84>
 801370a:	ecbd 8b04 	vpop	{d8-d9}
 801370e:	ec45 4b10 	vmov	d0, r4, r5
 8013712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013716:	a38a      	add	r3, pc, #552	; (adr r3, 8013940 <__ieee754_exp+0x278>)
 8013718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801371c:	ee10 0a10 	vmov	r0, s0
 8013720:	4629      	mov	r1, r5
 8013722:	f7ed fa01 	bl	8000b28 <__aeabi_dcmpgt>
 8013726:	b138      	cbz	r0, 8013738 <__ieee754_exp+0x70>
 8013728:	a387      	add	r3, pc, #540	; (adr r3, 8013948 <__ieee754_exp+0x280>)
 801372a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801372e:	4610      	mov	r0, r2
 8013730:	4619      	mov	r1, r3
 8013732:	f7ec ff69 	bl	8000608 <__aeabi_dmul>
 8013736:	e7e4      	b.n	8013702 <__ieee754_exp+0x3a>
 8013738:	a385      	add	r3, pc, #532	; (adr r3, 8013950 <__ieee754_exp+0x288>)
 801373a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801373e:	4620      	mov	r0, r4
 8013740:	4629      	mov	r1, r5
 8013742:	f7ed f9d3 	bl	8000aec <__aeabi_dcmplt>
 8013746:	2800      	cmp	r0, #0
 8013748:	f000 8087 	beq.w	801385a <__ieee754_exp+0x192>
 801374c:	2400      	movs	r4, #0
 801374e:	2500      	movs	r5, #0
 8013750:	e7db      	b.n	801370a <__ieee754_exp+0x42>
 8013752:	4a93      	ldr	r2, [pc, #588]	; (80139a0 <__ieee754_exp+0x2d8>)
 8013754:	4293      	cmp	r3, r2
 8013756:	f240 80ac 	bls.w	80138b2 <__ieee754_exp+0x1ea>
 801375a:	4a92      	ldr	r2, [pc, #584]	; (80139a4 <__ieee754_exp+0x2dc>)
 801375c:	4293      	cmp	r3, r2
 801375e:	d87c      	bhi.n	801385a <__ieee754_exp+0x192>
 8013760:	4b91      	ldr	r3, [pc, #580]	; (80139a8 <__ieee754_exp+0x2e0>)
 8013762:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013766:	e9d3 2300 	ldrd	r2, r3, [r3]
 801376a:	ee10 0a10 	vmov	r0, s0
 801376e:	4629      	mov	r1, r5
 8013770:	f7ec fd92 	bl	8000298 <__aeabi_dsub>
 8013774:	4b8d      	ldr	r3, [pc, #564]	; (80139ac <__ieee754_exp+0x2e4>)
 8013776:	00f7      	lsls	r7, r6, #3
 8013778:	443b      	add	r3, r7
 801377a:	ed93 7b00 	vldr	d7, [r3]
 801377e:	f1c6 0a01 	rsb	sl, r6, #1
 8013782:	4680      	mov	r8, r0
 8013784:	4689      	mov	r9, r1
 8013786:	ebaa 0a06 	sub.w	sl, sl, r6
 801378a:	eeb0 8a47 	vmov.f32	s16, s14
 801378e:	eef0 8a67 	vmov.f32	s17, s15
 8013792:	ec53 2b18 	vmov	r2, r3, d8
 8013796:	4640      	mov	r0, r8
 8013798:	4649      	mov	r1, r9
 801379a:	f7ec fd7d 	bl	8000298 <__aeabi_dsub>
 801379e:	4604      	mov	r4, r0
 80137a0:	460d      	mov	r5, r1
 80137a2:	4622      	mov	r2, r4
 80137a4:	462b      	mov	r3, r5
 80137a6:	4620      	mov	r0, r4
 80137a8:	4629      	mov	r1, r5
 80137aa:	f7ec ff2d 	bl	8000608 <__aeabi_dmul>
 80137ae:	a36a      	add	r3, pc, #424	; (adr r3, 8013958 <__ieee754_exp+0x290>)
 80137b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b4:	4606      	mov	r6, r0
 80137b6:	460f      	mov	r7, r1
 80137b8:	f7ec ff26 	bl	8000608 <__aeabi_dmul>
 80137bc:	a368      	add	r3, pc, #416	; (adr r3, 8013960 <__ieee754_exp+0x298>)
 80137be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c2:	f7ec fd69 	bl	8000298 <__aeabi_dsub>
 80137c6:	4632      	mov	r2, r6
 80137c8:	463b      	mov	r3, r7
 80137ca:	f7ec ff1d 	bl	8000608 <__aeabi_dmul>
 80137ce:	a366      	add	r3, pc, #408	; (adr r3, 8013968 <__ieee754_exp+0x2a0>)
 80137d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137d4:	f7ec fd62 	bl	800029c <__adddf3>
 80137d8:	4632      	mov	r2, r6
 80137da:	463b      	mov	r3, r7
 80137dc:	f7ec ff14 	bl	8000608 <__aeabi_dmul>
 80137e0:	a363      	add	r3, pc, #396	; (adr r3, 8013970 <__ieee754_exp+0x2a8>)
 80137e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137e6:	f7ec fd57 	bl	8000298 <__aeabi_dsub>
 80137ea:	4632      	mov	r2, r6
 80137ec:	463b      	mov	r3, r7
 80137ee:	f7ec ff0b 	bl	8000608 <__aeabi_dmul>
 80137f2:	a361      	add	r3, pc, #388	; (adr r3, 8013978 <__ieee754_exp+0x2b0>)
 80137f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137f8:	f7ec fd50 	bl	800029c <__adddf3>
 80137fc:	4632      	mov	r2, r6
 80137fe:	463b      	mov	r3, r7
 8013800:	f7ec ff02 	bl	8000608 <__aeabi_dmul>
 8013804:	4602      	mov	r2, r0
 8013806:	460b      	mov	r3, r1
 8013808:	4620      	mov	r0, r4
 801380a:	4629      	mov	r1, r5
 801380c:	f7ec fd44 	bl	8000298 <__aeabi_dsub>
 8013810:	4602      	mov	r2, r0
 8013812:	460b      	mov	r3, r1
 8013814:	4606      	mov	r6, r0
 8013816:	460f      	mov	r7, r1
 8013818:	4620      	mov	r0, r4
 801381a:	4629      	mov	r1, r5
 801381c:	f7ec fef4 	bl	8000608 <__aeabi_dmul>
 8013820:	ec41 0b19 	vmov	d9, r0, r1
 8013824:	f1ba 0f00 	cmp.w	sl, #0
 8013828:	d15d      	bne.n	80138e6 <__ieee754_exp+0x21e>
 801382a:	2200      	movs	r2, #0
 801382c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013830:	4630      	mov	r0, r6
 8013832:	4639      	mov	r1, r7
 8013834:	f7ec fd30 	bl	8000298 <__aeabi_dsub>
 8013838:	4602      	mov	r2, r0
 801383a:	460b      	mov	r3, r1
 801383c:	ec51 0b19 	vmov	r0, r1, d9
 8013840:	f7ed f80c 	bl	800085c <__aeabi_ddiv>
 8013844:	4622      	mov	r2, r4
 8013846:	462b      	mov	r3, r5
 8013848:	f7ec fd26 	bl	8000298 <__aeabi_dsub>
 801384c:	4602      	mov	r2, r0
 801384e:	460b      	mov	r3, r1
 8013850:	2000      	movs	r0, #0
 8013852:	4957      	ldr	r1, [pc, #348]	; (80139b0 <__ieee754_exp+0x2e8>)
 8013854:	f7ec fd20 	bl	8000298 <__aeabi_dsub>
 8013858:	e753      	b.n	8013702 <__ieee754_exp+0x3a>
 801385a:	4856      	ldr	r0, [pc, #344]	; (80139b4 <__ieee754_exp+0x2ec>)
 801385c:	a348      	add	r3, pc, #288	; (adr r3, 8013980 <__ieee754_exp+0x2b8>)
 801385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013862:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8013866:	4629      	mov	r1, r5
 8013868:	4620      	mov	r0, r4
 801386a:	f7ec fecd 	bl	8000608 <__aeabi_dmul>
 801386e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013872:	f7ec fd13 	bl	800029c <__adddf3>
 8013876:	f7ed f961 	bl	8000b3c <__aeabi_d2iz>
 801387a:	4682      	mov	sl, r0
 801387c:	f7ec fe5a 	bl	8000534 <__aeabi_i2d>
 8013880:	a341      	add	r3, pc, #260	; (adr r3, 8013988 <__ieee754_exp+0x2c0>)
 8013882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013886:	4606      	mov	r6, r0
 8013888:	460f      	mov	r7, r1
 801388a:	f7ec febd 	bl	8000608 <__aeabi_dmul>
 801388e:	4602      	mov	r2, r0
 8013890:	460b      	mov	r3, r1
 8013892:	4620      	mov	r0, r4
 8013894:	4629      	mov	r1, r5
 8013896:	f7ec fcff 	bl	8000298 <__aeabi_dsub>
 801389a:	a33d      	add	r3, pc, #244	; (adr r3, 8013990 <__ieee754_exp+0x2c8>)
 801389c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138a0:	4680      	mov	r8, r0
 80138a2:	4689      	mov	r9, r1
 80138a4:	4630      	mov	r0, r6
 80138a6:	4639      	mov	r1, r7
 80138a8:	f7ec feae 	bl	8000608 <__aeabi_dmul>
 80138ac:	ec41 0b18 	vmov	d8, r0, r1
 80138b0:	e76f      	b.n	8013792 <__ieee754_exp+0xca>
 80138b2:	4a41      	ldr	r2, [pc, #260]	; (80139b8 <__ieee754_exp+0x2f0>)
 80138b4:	4293      	cmp	r3, r2
 80138b6:	d811      	bhi.n	80138dc <__ieee754_exp+0x214>
 80138b8:	a323      	add	r3, pc, #140	; (adr r3, 8013948 <__ieee754_exp+0x280>)
 80138ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80138be:	ee10 0a10 	vmov	r0, s0
 80138c2:	4629      	mov	r1, r5
 80138c4:	f7ec fcea 	bl	800029c <__adddf3>
 80138c8:	4b39      	ldr	r3, [pc, #228]	; (80139b0 <__ieee754_exp+0x2e8>)
 80138ca:	2200      	movs	r2, #0
 80138cc:	f7ed f92c 	bl	8000b28 <__aeabi_dcmpgt>
 80138d0:	b138      	cbz	r0, 80138e2 <__ieee754_exp+0x21a>
 80138d2:	4b37      	ldr	r3, [pc, #220]	; (80139b0 <__ieee754_exp+0x2e8>)
 80138d4:	2200      	movs	r2, #0
 80138d6:	4620      	mov	r0, r4
 80138d8:	4629      	mov	r1, r5
 80138da:	e710      	b.n	80136fe <__ieee754_exp+0x36>
 80138dc:	f04f 0a00 	mov.w	sl, #0
 80138e0:	e75f      	b.n	80137a2 <__ieee754_exp+0xda>
 80138e2:	4682      	mov	sl, r0
 80138e4:	e75d      	b.n	80137a2 <__ieee754_exp+0xda>
 80138e6:	4632      	mov	r2, r6
 80138e8:	463b      	mov	r3, r7
 80138ea:	2000      	movs	r0, #0
 80138ec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80138f0:	f7ec fcd2 	bl	8000298 <__aeabi_dsub>
 80138f4:	4602      	mov	r2, r0
 80138f6:	460b      	mov	r3, r1
 80138f8:	ec51 0b19 	vmov	r0, r1, d9
 80138fc:	f7ec ffae 	bl	800085c <__aeabi_ddiv>
 8013900:	4602      	mov	r2, r0
 8013902:	460b      	mov	r3, r1
 8013904:	ec51 0b18 	vmov	r0, r1, d8
 8013908:	f7ec fcc6 	bl	8000298 <__aeabi_dsub>
 801390c:	4642      	mov	r2, r8
 801390e:	464b      	mov	r3, r9
 8013910:	f7ec fcc2 	bl	8000298 <__aeabi_dsub>
 8013914:	4602      	mov	r2, r0
 8013916:	460b      	mov	r3, r1
 8013918:	2000      	movs	r0, #0
 801391a:	4925      	ldr	r1, [pc, #148]	; (80139b0 <__ieee754_exp+0x2e8>)
 801391c:	f7ec fcbc 	bl	8000298 <__aeabi_dsub>
 8013920:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8013924:	4592      	cmp	sl, r2
 8013926:	db02      	blt.n	801392e <__ieee754_exp+0x266>
 8013928:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 801392c:	e6e9      	b.n	8013702 <__ieee754_exp+0x3a>
 801392e:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8013932:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8013936:	2200      	movs	r2, #0
 8013938:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 801393c:	e6f9      	b.n	8013732 <__ieee754_exp+0x6a>
 801393e:	bf00      	nop
 8013940:	fefa39ef 	.word	0xfefa39ef
 8013944:	40862e42 	.word	0x40862e42
 8013948:	8800759c 	.word	0x8800759c
 801394c:	7e37e43c 	.word	0x7e37e43c
 8013950:	d52d3051 	.word	0xd52d3051
 8013954:	c0874910 	.word	0xc0874910
 8013958:	72bea4d0 	.word	0x72bea4d0
 801395c:	3e663769 	.word	0x3e663769
 8013960:	c5d26bf1 	.word	0xc5d26bf1
 8013964:	3ebbbd41 	.word	0x3ebbbd41
 8013968:	af25de2c 	.word	0xaf25de2c
 801396c:	3f11566a 	.word	0x3f11566a
 8013970:	16bebd93 	.word	0x16bebd93
 8013974:	3f66c16c 	.word	0x3f66c16c
 8013978:	5555553e 	.word	0x5555553e
 801397c:	3fc55555 	.word	0x3fc55555
 8013980:	652b82fe 	.word	0x652b82fe
 8013984:	3ff71547 	.word	0x3ff71547
 8013988:	fee00000 	.word	0xfee00000
 801398c:	3fe62e42 	.word	0x3fe62e42
 8013990:	35793c76 	.word	0x35793c76
 8013994:	3dea39ef 	.word	0x3dea39ef
 8013998:	40862e41 	.word	0x40862e41
 801399c:	7fefffff 	.word	0x7fefffff
 80139a0:	3fd62e42 	.word	0x3fd62e42
 80139a4:	3ff0a2b1 	.word	0x3ff0a2b1
 80139a8:	08015fd0 	.word	0x08015fd0
 80139ac:	08015fe0 	.word	0x08015fe0
 80139b0:	3ff00000 	.word	0x3ff00000
 80139b4:	08015fc0 	.word	0x08015fc0
 80139b8:	3e2fffff 	.word	0x3e2fffff
 80139bc:	00000000 	.word	0x00000000

080139c0 <__ieee754_rem_pio2>:
 80139c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139c4:	ed2d 8b02 	vpush	{d8}
 80139c8:	ec55 4b10 	vmov	r4, r5, d0
 80139cc:	4bca      	ldr	r3, [pc, #808]	; (8013cf8 <__ieee754_rem_pio2+0x338>)
 80139ce:	b08b      	sub	sp, #44	; 0x2c
 80139d0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80139d4:	4598      	cmp	r8, r3
 80139d6:	4682      	mov	sl, r0
 80139d8:	9502      	str	r5, [sp, #8]
 80139da:	dc08      	bgt.n	80139ee <__ieee754_rem_pio2+0x2e>
 80139dc:	2200      	movs	r2, #0
 80139de:	2300      	movs	r3, #0
 80139e0:	ed80 0b00 	vstr	d0, [r0]
 80139e4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80139e8:	f04f 0b00 	mov.w	fp, #0
 80139ec:	e028      	b.n	8013a40 <__ieee754_rem_pio2+0x80>
 80139ee:	4bc3      	ldr	r3, [pc, #780]	; (8013cfc <__ieee754_rem_pio2+0x33c>)
 80139f0:	4598      	cmp	r8, r3
 80139f2:	dc78      	bgt.n	8013ae6 <__ieee754_rem_pio2+0x126>
 80139f4:	9b02      	ldr	r3, [sp, #8]
 80139f6:	4ec2      	ldr	r6, [pc, #776]	; (8013d00 <__ieee754_rem_pio2+0x340>)
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	ee10 0a10 	vmov	r0, s0
 80139fe:	a3b0      	add	r3, pc, #704	; (adr r3, 8013cc0 <__ieee754_rem_pio2+0x300>)
 8013a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a04:	4629      	mov	r1, r5
 8013a06:	dd39      	ble.n	8013a7c <__ieee754_rem_pio2+0xbc>
 8013a08:	f7ec fc46 	bl	8000298 <__aeabi_dsub>
 8013a0c:	45b0      	cmp	r8, r6
 8013a0e:	4604      	mov	r4, r0
 8013a10:	460d      	mov	r5, r1
 8013a12:	d01b      	beq.n	8013a4c <__ieee754_rem_pio2+0x8c>
 8013a14:	a3ac      	add	r3, pc, #688	; (adr r3, 8013cc8 <__ieee754_rem_pio2+0x308>)
 8013a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a1a:	f7ec fc3d 	bl	8000298 <__aeabi_dsub>
 8013a1e:	4602      	mov	r2, r0
 8013a20:	460b      	mov	r3, r1
 8013a22:	e9ca 2300 	strd	r2, r3, [sl]
 8013a26:	4620      	mov	r0, r4
 8013a28:	4629      	mov	r1, r5
 8013a2a:	f7ec fc35 	bl	8000298 <__aeabi_dsub>
 8013a2e:	a3a6      	add	r3, pc, #664	; (adr r3, 8013cc8 <__ieee754_rem_pio2+0x308>)
 8013a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a34:	f7ec fc30 	bl	8000298 <__aeabi_dsub>
 8013a38:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013a3c:	f04f 0b01 	mov.w	fp, #1
 8013a40:	4658      	mov	r0, fp
 8013a42:	b00b      	add	sp, #44	; 0x2c
 8013a44:	ecbd 8b02 	vpop	{d8}
 8013a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a4c:	a3a0      	add	r3, pc, #640	; (adr r3, 8013cd0 <__ieee754_rem_pio2+0x310>)
 8013a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a52:	f7ec fc21 	bl	8000298 <__aeabi_dsub>
 8013a56:	a3a0      	add	r3, pc, #640	; (adr r3, 8013cd8 <__ieee754_rem_pio2+0x318>)
 8013a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a5c:	4604      	mov	r4, r0
 8013a5e:	460d      	mov	r5, r1
 8013a60:	f7ec fc1a 	bl	8000298 <__aeabi_dsub>
 8013a64:	4602      	mov	r2, r0
 8013a66:	460b      	mov	r3, r1
 8013a68:	e9ca 2300 	strd	r2, r3, [sl]
 8013a6c:	4620      	mov	r0, r4
 8013a6e:	4629      	mov	r1, r5
 8013a70:	f7ec fc12 	bl	8000298 <__aeabi_dsub>
 8013a74:	a398      	add	r3, pc, #608	; (adr r3, 8013cd8 <__ieee754_rem_pio2+0x318>)
 8013a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a7a:	e7db      	b.n	8013a34 <__ieee754_rem_pio2+0x74>
 8013a7c:	f7ec fc0e 	bl	800029c <__adddf3>
 8013a80:	45b0      	cmp	r8, r6
 8013a82:	4604      	mov	r4, r0
 8013a84:	460d      	mov	r5, r1
 8013a86:	d016      	beq.n	8013ab6 <__ieee754_rem_pio2+0xf6>
 8013a88:	a38f      	add	r3, pc, #572	; (adr r3, 8013cc8 <__ieee754_rem_pio2+0x308>)
 8013a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a8e:	f7ec fc05 	bl	800029c <__adddf3>
 8013a92:	4602      	mov	r2, r0
 8013a94:	460b      	mov	r3, r1
 8013a96:	e9ca 2300 	strd	r2, r3, [sl]
 8013a9a:	4620      	mov	r0, r4
 8013a9c:	4629      	mov	r1, r5
 8013a9e:	f7ec fbfb 	bl	8000298 <__aeabi_dsub>
 8013aa2:	a389      	add	r3, pc, #548	; (adr r3, 8013cc8 <__ieee754_rem_pio2+0x308>)
 8013aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013aa8:	f7ec fbf8 	bl	800029c <__adddf3>
 8013aac:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8013ab0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013ab4:	e7c4      	b.n	8013a40 <__ieee754_rem_pio2+0x80>
 8013ab6:	a386      	add	r3, pc, #536	; (adr r3, 8013cd0 <__ieee754_rem_pio2+0x310>)
 8013ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013abc:	f7ec fbee 	bl	800029c <__adddf3>
 8013ac0:	a385      	add	r3, pc, #532	; (adr r3, 8013cd8 <__ieee754_rem_pio2+0x318>)
 8013ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ac6:	4604      	mov	r4, r0
 8013ac8:	460d      	mov	r5, r1
 8013aca:	f7ec fbe7 	bl	800029c <__adddf3>
 8013ace:	4602      	mov	r2, r0
 8013ad0:	460b      	mov	r3, r1
 8013ad2:	e9ca 2300 	strd	r2, r3, [sl]
 8013ad6:	4620      	mov	r0, r4
 8013ad8:	4629      	mov	r1, r5
 8013ada:	f7ec fbdd 	bl	8000298 <__aeabi_dsub>
 8013ade:	a37e      	add	r3, pc, #504	; (adr r3, 8013cd8 <__ieee754_rem_pio2+0x318>)
 8013ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ae4:	e7e0      	b.n	8013aa8 <__ieee754_rem_pio2+0xe8>
 8013ae6:	4b87      	ldr	r3, [pc, #540]	; (8013d04 <__ieee754_rem_pio2+0x344>)
 8013ae8:	4598      	cmp	r8, r3
 8013aea:	f300 80d9 	bgt.w	8013ca0 <__ieee754_rem_pio2+0x2e0>
 8013aee:	f001 fc2f 	bl	8015350 <fabs>
 8013af2:	ec55 4b10 	vmov	r4, r5, d0
 8013af6:	ee10 0a10 	vmov	r0, s0
 8013afa:	a379      	add	r3, pc, #484	; (adr r3, 8013ce0 <__ieee754_rem_pio2+0x320>)
 8013afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b00:	4629      	mov	r1, r5
 8013b02:	f7ec fd81 	bl	8000608 <__aeabi_dmul>
 8013b06:	4b80      	ldr	r3, [pc, #512]	; (8013d08 <__ieee754_rem_pio2+0x348>)
 8013b08:	2200      	movs	r2, #0
 8013b0a:	f7ec fbc7 	bl	800029c <__adddf3>
 8013b0e:	f7ed f815 	bl	8000b3c <__aeabi_d2iz>
 8013b12:	4683      	mov	fp, r0
 8013b14:	f7ec fd0e 	bl	8000534 <__aeabi_i2d>
 8013b18:	4602      	mov	r2, r0
 8013b1a:	460b      	mov	r3, r1
 8013b1c:	ec43 2b18 	vmov	d8, r2, r3
 8013b20:	a367      	add	r3, pc, #412	; (adr r3, 8013cc0 <__ieee754_rem_pio2+0x300>)
 8013b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b26:	f7ec fd6f 	bl	8000608 <__aeabi_dmul>
 8013b2a:	4602      	mov	r2, r0
 8013b2c:	460b      	mov	r3, r1
 8013b2e:	4620      	mov	r0, r4
 8013b30:	4629      	mov	r1, r5
 8013b32:	f7ec fbb1 	bl	8000298 <__aeabi_dsub>
 8013b36:	a364      	add	r3, pc, #400	; (adr r3, 8013cc8 <__ieee754_rem_pio2+0x308>)
 8013b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b3c:	4606      	mov	r6, r0
 8013b3e:	460f      	mov	r7, r1
 8013b40:	ec51 0b18 	vmov	r0, r1, d8
 8013b44:	f7ec fd60 	bl	8000608 <__aeabi_dmul>
 8013b48:	f1bb 0f1f 	cmp.w	fp, #31
 8013b4c:	4604      	mov	r4, r0
 8013b4e:	460d      	mov	r5, r1
 8013b50:	dc0d      	bgt.n	8013b6e <__ieee754_rem_pio2+0x1ae>
 8013b52:	4b6e      	ldr	r3, [pc, #440]	; (8013d0c <__ieee754_rem_pio2+0x34c>)
 8013b54:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8013b58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013b5c:	4543      	cmp	r3, r8
 8013b5e:	d006      	beq.n	8013b6e <__ieee754_rem_pio2+0x1ae>
 8013b60:	4622      	mov	r2, r4
 8013b62:	462b      	mov	r3, r5
 8013b64:	4630      	mov	r0, r6
 8013b66:	4639      	mov	r1, r7
 8013b68:	f7ec fb96 	bl	8000298 <__aeabi_dsub>
 8013b6c:	e00f      	b.n	8013b8e <__ieee754_rem_pio2+0x1ce>
 8013b6e:	462b      	mov	r3, r5
 8013b70:	4622      	mov	r2, r4
 8013b72:	4630      	mov	r0, r6
 8013b74:	4639      	mov	r1, r7
 8013b76:	f7ec fb8f 	bl	8000298 <__aeabi_dsub>
 8013b7a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013b7e:	9303      	str	r3, [sp, #12]
 8013b80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013b84:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8013b88:	f1b8 0f10 	cmp.w	r8, #16
 8013b8c:	dc02      	bgt.n	8013b94 <__ieee754_rem_pio2+0x1d4>
 8013b8e:	e9ca 0100 	strd	r0, r1, [sl]
 8013b92:	e039      	b.n	8013c08 <__ieee754_rem_pio2+0x248>
 8013b94:	a34e      	add	r3, pc, #312	; (adr r3, 8013cd0 <__ieee754_rem_pio2+0x310>)
 8013b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b9a:	ec51 0b18 	vmov	r0, r1, d8
 8013b9e:	f7ec fd33 	bl	8000608 <__aeabi_dmul>
 8013ba2:	4604      	mov	r4, r0
 8013ba4:	460d      	mov	r5, r1
 8013ba6:	4602      	mov	r2, r0
 8013ba8:	460b      	mov	r3, r1
 8013baa:	4630      	mov	r0, r6
 8013bac:	4639      	mov	r1, r7
 8013bae:	f7ec fb73 	bl	8000298 <__aeabi_dsub>
 8013bb2:	4602      	mov	r2, r0
 8013bb4:	460b      	mov	r3, r1
 8013bb6:	4680      	mov	r8, r0
 8013bb8:	4689      	mov	r9, r1
 8013bba:	4630      	mov	r0, r6
 8013bbc:	4639      	mov	r1, r7
 8013bbe:	f7ec fb6b 	bl	8000298 <__aeabi_dsub>
 8013bc2:	4622      	mov	r2, r4
 8013bc4:	462b      	mov	r3, r5
 8013bc6:	f7ec fb67 	bl	8000298 <__aeabi_dsub>
 8013bca:	a343      	add	r3, pc, #268	; (adr r3, 8013cd8 <__ieee754_rem_pio2+0x318>)
 8013bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013bd0:	4604      	mov	r4, r0
 8013bd2:	460d      	mov	r5, r1
 8013bd4:	ec51 0b18 	vmov	r0, r1, d8
 8013bd8:	f7ec fd16 	bl	8000608 <__aeabi_dmul>
 8013bdc:	4622      	mov	r2, r4
 8013bde:	462b      	mov	r3, r5
 8013be0:	f7ec fb5a 	bl	8000298 <__aeabi_dsub>
 8013be4:	4602      	mov	r2, r0
 8013be6:	460b      	mov	r3, r1
 8013be8:	4604      	mov	r4, r0
 8013bea:	460d      	mov	r5, r1
 8013bec:	4640      	mov	r0, r8
 8013bee:	4649      	mov	r1, r9
 8013bf0:	f7ec fb52 	bl	8000298 <__aeabi_dsub>
 8013bf4:	9a03      	ldr	r2, [sp, #12]
 8013bf6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8013bfa:	1ad3      	subs	r3, r2, r3
 8013bfc:	2b31      	cmp	r3, #49	; 0x31
 8013bfe:	dc24      	bgt.n	8013c4a <__ieee754_rem_pio2+0x28a>
 8013c00:	e9ca 0100 	strd	r0, r1, [sl]
 8013c04:	4646      	mov	r6, r8
 8013c06:	464f      	mov	r7, r9
 8013c08:	e9da 8900 	ldrd	r8, r9, [sl]
 8013c0c:	4630      	mov	r0, r6
 8013c0e:	4642      	mov	r2, r8
 8013c10:	464b      	mov	r3, r9
 8013c12:	4639      	mov	r1, r7
 8013c14:	f7ec fb40 	bl	8000298 <__aeabi_dsub>
 8013c18:	462b      	mov	r3, r5
 8013c1a:	4622      	mov	r2, r4
 8013c1c:	f7ec fb3c 	bl	8000298 <__aeabi_dsub>
 8013c20:	9b02      	ldr	r3, [sp, #8]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013c28:	f6bf af0a 	bge.w	8013a40 <__ieee754_rem_pio2+0x80>
 8013c2c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013c30:	f8ca 3004 	str.w	r3, [sl, #4]
 8013c34:	f8ca 8000 	str.w	r8, [sl]
 8013c38:	f8ca 0008 	str.w	r0, [sl, #8]
 8013c3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013c40:	f8ca 300c 	str.w	r3, [sl, #12]
 8013c44:	f1cb 0b00 	rsb	fp, fp, #0
 8013c48:	e6fa      	b.n	8013a40 <__ieee754_rem_pio2+0x80>
 8013c4a:	a327      	add	r3, pc, #156	; (adr r3, 8013ce8 <__ieee754_rem_pio2+0x328>)
 8013c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c50:	ec51 0b18 	vmov	r0, r1, d8
 8013c54:	f7ec fcd8 	bl	8000608 <__aeabi_dmul>
 8013c58:	4604      	mov	r4, r0
 8013c5a:	460d      	mov	r5, r1
 8013c5c:	4602      	mov	r2, r0
 8013c5e:	460b      	mov	r3, r1
 8013c60:	4640      	mov	r0, r8
 8013c62:	4649      	mov	r1, r9
 8013c64:	f7ec fb18 	bl	8000298 <__aeabi_dsub>
 8013c68:	4602      	mov	r2, r0
 8013c6a:	460b      	mov	r3, r1
 8013c6c:	4606      	mov	r6, r0
 8013c6e:	460f      	mov	r7, r1
 8013c70:	4640      	mov	r0, r8
 8013c72:	4649      	mov	r1, r9
 8013c74:	f7ec fb10 	bl	8000298 <__aeabi_dsub>
 8013c78:	4622      	mov	r2, r4
 8013c7a:	462b      	mov	r3, r5
 8013c7c:	f7ec fb0c 	bl	8000298 <__aeabi_dsub>
 8013c80:	a31b      	add	r3, pc, #108	; (adr r3, 8013cf0 <__ieee754_rem_pio2+0x330>)
 8013c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c86:	4604      	mov	r4, r0
 8013c88:	460d      	mov	r5, r1
 8013c8a:	ec51 0b18 	vmov	r0, r1, d8
 8013c8e:	f7ec fcbb 	bl	8000608 <__aeabi_dmul>
 8013c92:	4622      	mov	r2, r4
 8013c94:	462b      	mov	r3, r5
 8013c96:	f7ec faff 	bl	8000298 <__aeabi_dsub>
 8013c9a:	4604      	mov	r4, r0
 8013c9c:	460d      	mov	r5, r1
 8013c9e:	e75f      	b.n	8013b60 <__ieee754_rem_pio2+0x1a0>
 8013ca0:	4b1b      	ldr	r3, [pc, #108]	; (8013d10 <__ieee754_rem_pio2+0x350>)
 8013ca2:	4598      	cmp	r8, r3
 8013ca4:	dd36      	ble.n	8013d14 <__ieee754_rem_pio2+0x354>
 8013ca6:	ee10 2a10 	vmov	r2, s0
 8013caa:	462b      	mov	r3, r5
 8013cac:	4620      	mov	r0, r4
 8013cae:	4629      	mov	r1, r5
 8013cb0:	f7ec faf2 	bl	8000298 <__aeabi_dsub>
 8013cb4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8013cb8:	e9ca 0100 	strd	r0, r1, [sl]
 8013cbc:	e694      	b.n	80139e8 <__ieee754_rem_pio2+0x28>
 8013cbe:	bf00      	nop
 8013cc0:	54400000 	.word	0x54400000
 8013cc4:	3ff921fb 	.word	0x3ff921fb
 8013cc8:	1a626331 	.word	0x1a626331
 8013ccc:	3dd0b461 	.word	0x3dd0b461
 8013cd0:	1a600000 	.word	0x1a600000
 8013cd4:	3dd0b461 	.word	0x3dd0b461
 8013cd8:	2e037073 	.word	0x2e037073
 8013cdc:	3ba3198a 	.word	0x3ba3198a
 8013ce0:	6dc9c883 	.word	0x6dc9c883
 8013ce4:	3fe45f30 	.word	0x3fe45f30
 8013ce8:	2e000000 	.word	0x2e000000
 8013cec:	3ba3198a 	.word	0x3ba3198a
 8013cf0:	252049c1 	.word	0x252049c1
 8013cf4:	397b839a 	.word	0x397b839a
 8013cf8:	3fe921fb 	.word	0x3fe921fb
 8013cfc:	4002d97b 	.word	0x4002d97b
 8013d00:	3ff921fb 	.word	0x3ff921fb
 8013d04:	413921fb 	.word	0x413921fb
 8013d08:	3fe00000 	.word	0x3fe00000
 8013d0c:	08015ff0 	.word	0x08015ff0
 8013d10:	7fefffff 	.word	0x7fefffff
 8013d14:	ea4f 5428 	mov.w	r4, r8, asr #20
 8013d18:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8013d1c:	ee10 0a10 	vmov	r0, s0
 8013d20:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8013d24:	ee10 6a10 	vmov	r6, s0
 8013d28:	460f      	mov	r7, r1
 8013d2a:	f7ec ff07 	bl	8000b3c <__aeabi_d2iz>
 8013d2e:	f7ec fc01 	bl	8000534 <__aeabi_i2d>
 8013d32:	4602      	mov	r2, r0
 8013d34:	460b      	mov	r3, r1
 8013d36:	4630      	mov	r0, r6
 8013d38:	4639      	mov	r1, r7
 8013d3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013d3e:	f7ec faab 	bl	8000298 <__aeabi_dsub>
 8013d42:	4b22      	ldr	r3, [pc, #136]	; (8013dcc <__ieee754_rem_pio2+0x40c>)
 8013d44:	2200      	movs	r2, #0
 8013d46:	f7ec fc5f 	bl	8000608 <__aeabi_dmul>
 8013d4a:	460f      	mov	r7, r1
 8013d4c:	4606      	mov	r6, r0
 8013d4e:	f7ec fef5 	bl	8000b3c <__aeabi_d2iz>
 8013d52:	f7ec fbef 	bl	8000534 <__aeabi_i2d>
 8013d56:	4602      	mov	r2, r0
 8013d58:	460b      	mov	r3, r1
 8013d5a:	4630      	mov	r0, r6
 8013d5c:	4639      	mov	r1, r7
 8013d5e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8013d62:	f7ec fa99 	bl	8000298 <__aeabi_dsub>
 8013d66:	4b19      	ldr	r3, [pc, #100]	; (8013dcc <__ieee754_rem_pio2+0x40c>)
 8013d68:	2200      	movs	r2, #0
 8013d6a:	f7ec fc4d 	bl	8000608 <__aeabi_dmul>
 8013d6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013d72:	ad04      	add	r5, sp, #16
 8013d74:	f04f 0803 	mov.w	r8, #3
 8013d78:	46a9      	mov	r9, r5
 8013d7a:	2600      	movs	r6, #0
 8013d7c:	2700      	movs	r7, #0
 8013d7e:	4632      	mov	r2, r6
 8013d80:	463b      	mov	r3, r7
 8013d82:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8013d86:	46c3      	mov	fp, r8
 8013d88:	3d08      	subs	r5, #8
 8013d8a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8013d8e:	f7ec fea3 	bl	8000ad8 <__aeabi_dcmpeq>
 8013d92:	2800      	cmp	r0, #0
 8013d94:	d1f3      	bne.n	8013d7e <__ieee754_rem_pio2+0x3be>
 8013d96:	4b0e      	ldr	r3, [pc, #56]	; (8013dd0 <__ieee754_rem_pio2+0x410>)
 8013d98:	9301      	str	r3, [sp, #4]
 8013d9a:	2302      	movs	r3, #2
 8013d9c:	9300      	str	r3, [sp, #0]
 8013d9e:	4622      	mov	r2, r4
 8013da0:	465b      	mov	r3, fp
 8013da2:	4651      	mov	r1, sl
 8013da4:	4648      	mov	r0, r9
 8013da6:	f000 fba3 	bl	80144f0 <__kernel_rem_pio2>
 8013daa:	9b02      	ldr	r3, [sp, #8]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	4683      	mov	fp, r0
 8013db0:	f6bf ae46 	bge.w	8013a40 <__ieee754_rem_pio2+0x80>
 8013db4:	f8da 3004 	ldr.w	r3, [sl, #4]
 8013db8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013dbc:	f8ca 3004 	str.w	r3, [sl, #4]
 8013dc0:	f8da 300c 	ldr.w	r3, [sl, #12]
 8013dc4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013dc8:	e73a      	b.n	8013c40 <__ieee754_rem_pio2+0x280>
 8013dca:	bf00      	nop
 8013dcc:	41700000 	.word	0x41700000
 8013dd0:	08016070 	.word	0x08016070

08013dd4 <__ieee754_asinf>:
 8013dd4:	b538      	push	{r3, r4, r5, lr}
 8013dd6:	ee10 5a10 	vmov	r5, s0
 8013dda:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013dde:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8013de2:	ed2d 8b04 	vpush	{d8-d9}
 8013de6:	d10c      	bne.n	8013e02 <__ieee754_asinf+0x2e>
 8013de8:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8013f60 <__ieee754_asinf+0x18c>
 8013dec:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8013f64 <__ieee754_asinf+0x190>
 8013df0:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013df4:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013df8:	eeb0 0a67 	vmov.f32	s0, s15
 8013dfc:	ecbd 8b04 	vpop	{d8-d9}
 8013e00:	bd38      	pop	{r3, r4, r5, pc}
 8013e02:	dd04      	ble.n	8013e0e <__ieee754_asinf+0x3a>
 8013e04:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013e08:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013e0c:	e7f6      	b.n	8013dfc <__ieee754_asinf+0x28>
 8013e0e:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8013e12:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8013e16:	da0b      	bge.n	8013e30 <__ieee754_asinf+0x5c>
 8013e18:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8013e1c:	da52      	bge.n	8013ec4 <__ieee754_asinf+0xf0>
 8013e1e:	eddf 7a52 	vldr	s15, [pc, #328]	; 8013f68 <__ieee754_asinf+0x194>
 8013e22:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013e26:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e2e:	dce5      	bgt.n	8013dfc <__ieee754_asinf+0x28>
 8013e30:	f001 fc7c 	bl	801572c <fabsf>
 8013e34:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8013e38:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8013e3c:	ee20 8a08 	vmul.f32	s16, s0, s16
 8013e40:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8013f6c <__ieee754_asinf+0x198>
 8013e44:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8013f70 <__ieee754_asinf+0x19c>
 8013e48:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8013f74 <__ieee754_asinf+0x1a0>
 8013e4c:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013e50:	eddf 7a49 	vldr	s15, [pc, #292]	; 8013f78 <__ieee754_asinf+0x1a4>
 8013e54:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013e58:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8013f7c <__ieee754_asinf+0x1a8>
 8013e5c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013e60:	eddf 7a47 	vldr	s15, [pc, #284]	; 8013f80 <__ieee754_asinf+0x1ac>
 8013e64:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013e68:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8013f84 <__ieee754_asinf+0x1b0>
 8013e6c:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013e70:	eddf 7a45 	vldr	s15, [pc, #276]	; 8013f88 <__ieee754_asinf+0x1b4>
 8013e74:	eee8 7a07 	vfma.f32	s15, s16, s14
 8013e78:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8013f8c <__ieee754_asinf+0x1b8>
 8013e7c:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013e80:	eddf 7a43 	vldr	s15, [pc, #268]	; 8013f90 <__ieee754_asinf+0x1bc>
 8013e84:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013e88:	eeb0 0a48 	vmov.f32	s0, s16
 8013e8c:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013e90:	f000 fa62 	bl	8014358 <__ieee754_sqrtf>
 8013e94:	4b3f      	ldr	r3, [pc, #252]	; (8013f94 <__ieee754_asinf+0x1c0>)
 8013e96:	ee29 9a08 	vmul.f32	s18, s18, s16
 8013e9a:	429c      	cmp	r4, r3
 8013e9c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013ea0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8013ea4:	dd3d      	ble.n	8013f22 <__ieee754_asinf+0x14e>
 8013ea6:	eea0 0a06 	vfma.f32	s0, s0, s12
 8013eaa:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8013f98 <__ieee754_asinf+0x1c4>
 8013eae:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013eb2:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8013f64 <__ieee754_asinf+0x190>
 8013eb6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013eba:	2d00      	cmp	r5, #0
 8013ebc:	bfd8      	it	le
 8013ebe:	eeb1 0a40 	vnegle.f32	s0, s0
 8013ec2:	e79b      	b.n	8013dfc <__ieee754_asinf+0x28>
 8013ec4:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013ec8:	eddf 6a28 	vldr	s13, [pc, #160]	; 8013f6c <__ieee754_asinf+0x198>
 8013ecc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8013f70 <__ieee754_asinf+0x19c>
 8013ed0:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8013f84 <__ieee754_asinf+0x1b0>
 8013ed4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013ed8:	eddf 6a27 	vldr	s13, [pc, #156]	; 8013f78 <__ieee754_asinf+0x1a4>
 8013edc:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013ee0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8013f7c <__ieee754_asinf+0x1a8>
 8013ee4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ee8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8013f80 <__ieee754_asinf+0x1ac>
 8013eec:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013ef0:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8013f74 <__ieee754_asinf+0x1a0>
 8013ef4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013ef8:	eddf 6a23 	vldr	s13, [pc, #140]	; 8013f88 <__ieee754_asinf+0x1b4>
 8013efc:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013f00:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8013f8c <__ieee754_asinf+0x1b8>
 8013f04:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013f08:	eddf 6a21 	vldr	s13, [pc, #132]	; 8013f90 <__ieee754_asinf+0x1bc>
 8013f0c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013f10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013f14:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013f18:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013f1c:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013f20:	e76c      	b.n	8013dfc <__ieee754_asinf+0x28>
 8013f22:	ee10 3a10 	vmov	r3, s0
 8013f26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013f2a:	f023 030f 	bic.w	r3, r3, #15
 8013f2e:	ee07 3a10 	vmov	s14, r3
 8013f32:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013f36:	ee70 7a07 	vadd.f32	s15, s0, s14
 8013f3a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013f3e:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8013f42:	eddf 7a07 	vldr	s15, [pc, #28]	; 8013f60 <__ieee754_asinf+0x18c>
 8013f46:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8013f4a:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8013f4e:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8013f9c <__ieee754_asinf+0x1c8>
 8013f52:	eeb0 6a40 	vmov.f32	s12, s0
 8013f56:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013f5a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013f5e:	e7aa      	b.n	8013eb6 <__ieee754_asinf+0xe2>
 8013f60:	b33bbd2e 	.word	0xb33bbd2e
 8013f64:	3fc90fdb 	.word	0x3fc90fdb
 8013f68:	7149f2ca 	.word	0x7149f2ca
 8013f6c:	3811ef08 	.word	0x3811ef08
 8013f70:	3a4f7f04 	.word	0x3a4f7f04
 8013f74:	3e2aaaab 	.word	0x3e2aaaab
 8013f78:	bd241146 	.word	0xbd241146
 8013f7c:	3e4e0aa8 	.word	0x3e4e0aa8
 8013f80:	bea6b090 	.word	0xbea6b090
 8013f84:	3d9dc62e 	.word	0x3d9dc62e
 8013f88:	bf303361 	.word	0xbf303361
 8013f8c:	4001572d 	.word	0x4001572d
 8013f90:	c019d139 	.word	0xc019d139
 8013f94:	3f799999 	.word	0x3f799999
 8013f98:	333bbd2e 	.word	0x333bbd2e
 8013f9c:	3f490fdb 	.word	0x3f490fdb

08013fa0 <__ieee754_atan2f>:
 8013fa0:	ee10 2a90 	vmov	r2, s1
 8013fa4:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013fa8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013fac:	b510      	push	{r4, lr}
 8013fae:	eef0 7a40 	vmov.f32	s15, s0
 8013fb2:	dc06      	bgt.n	8013fc2 <__ieee754_atan2f+0x22>
 8013fb4:	ee10 0a10 	vmov	r0, s0
 8013fb8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8013fbc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013fc0:	dd04      	ble.n	8013fcc <__ieee754_atan2f+0x2c>
 8013fc2:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8013fca:	bd10      	pop	{r4, pc}
 8013fcc:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8013fd0:	d103      	bne.n	8013fda <__ieee754_atan2f+0x3a>
 8013fd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013fd6:	f001 bad5 	b.w	8015584 <atanf>
 8013fda:	1794      	asrs	r4, r2, #30
 8013fdc:	f004 0402 	and.w	r4, r4, #2
 8013fe0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013fe4:	b943      	cbnz	r3, 8013ff8 <__ieee754_atan2f+0x58>
 8013fe6:	2c02      	cmp	r4, #2
 8013fe8:	d05e      	beq.n	80140a8 <__ieee754_atan2f+0x108>
 8013fea:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80140bc <__ieee754_atan2f+0x11c>
 8013fee:	2c03      	cmp	r4, #3
 8013ff0:	bf08      	it	eq
 8013ff2:	eef0 7a47 	vmoveq.f32	s15, s14
 8013ff6:	e7e6      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 8013ff8:	b941      	cbnz	r1, 801400c <__ieee754_atan2f+0x6c>
 8013ffa:	eddf 7a31 	vldr	s15, [pc, #196]	; 80140c0 <__ieee754_atan2f+0x120>
 8013ffe:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80140c4 <__ieee754_atan2f+0x124>
 8014002:	2800      	cmp	r0, #0
 8014004:	bfb8      	it	lt
 8014006:	eef0 7a40 	vmovlt.f32	s15, s0
 801400a:	e7dc      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 801400c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014010:	d110      	bne.n	8014034 <__ieee754_atan2f+0x94>
 8014012:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014016:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801401a:	d107      	bne.n	801402c <__ieee754_atan2f+0x8c>
 801401c:	2c02      	cmp	r4, #2
 801401e:	d846      	bhi.n	80140ae <__ieee754_atan2f+0x10e>
 8014020:	4b29      	ldr	r3, [pc, #164]	; (80140c8 <__ieee754_atan2f+0x128>)
 8014022:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014026:	edd4 7a00 	vldr	s15, [r4]
 801402a:	e7cc      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 801402c:	2c02      	cmp	r4, #2
 801402e:	d841      	bhi.n	80140b4 <__ieee754_atan2f+0x114>
 8014030:	4b26      	ldr	r3, [pc, #152]	; (80140cc <__ieee754_atan2f+0x12c>)
 8014032:	e7f6      	b.n	8014022 <__ieee754_atan2f+0x82>
 8014034:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014038:	d0df      	beq.n	8013ffa <__ieee754_atan2f+0x5a>
 801403a:	1a5b      	subs	r3, r3, r1
 801403c:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8014040:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8014044:	da1a      	bge.n	801407c <__ieee754_atan2f+0xdc>
 8014046:	2a00      	cmp	r2, #0
 8014048:	da01      	bge.n	801404e <__ieee754_atan2f+0xae>
 801404a:	313c      	adds	r1, #60	; 0x3c
 801404c:	db19      	blt.n	8014082 <__ieee754_atan2f+0xe2>
 801404e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8014052:	f001 fb6b 	bl	801572c <fabsf>
 8014056:	f001 fa95 	bl	8015584 <atanf>
 801405a:	eef0 7a40 	vmov.f32	s15, s0
 801405e:	2c01      	cmp	r4, #1
 8014060:	d012      	beq.n	8014088 <__ieee754_atan2f+0xe8>
 8014062:	2c02      	cmp	r4, #2
 8014064:	d017      	beq.n	8014096 <__ieee754_atan2f+0xf6>
 8014066:	2c00      	cmp	r4, #0
 8014068:	d0ad      	beq.n	8013fc6 <__ieee754_atan2f+0x26>
 801406a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80140d0 <__ieee754_atan2f+0x130>
 801406e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014072:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80140d4 <__ieee754_atan2f+0x134>
 8014076:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801407a:	e7a4      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 801407c:	eddf 7a10 	vldr	s15, [pc, #64]	; 80140c0 <__ieee754_atan2f+0x120>
 8014080:	e7ed      	b.n	801405e <__ieee754_atan2f+0xbe>
 8014082:	eddf 7a15 	vldr	s15, [pc, #84]	; 80140d8 <__ieee754_atan2f+0x138>
 8014086:	e7ea      	b.n	801405e <__ieee754_atan2f+0xbe>
 8014088:	ee17 3a90 	vmov	r3, s15
 801408c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014090:	ee07 3a90 	vmov	s15, r3
 8014094:	e797      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 8014096:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80140d0 <__ieee754_atan2f+0x130>
 801409a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801409e:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80140d4 <__ieee754_atan2f+0x134>
 80140a2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80140a6:	e78e      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 80140a8:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80140d4 <__ieee754_atan2f+0x134>
 80140ac:	e78b      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 80140ae:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80140dc <__ieee754_atan2f+0x13c>
 80140b2:	e788      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 80140b4:	eddf 7a08 	vldr	s15, [pc, #32]	; 80140d8 <__ieee754_atan2f+0x138>
 80140b8:	e785      	b.n	8013fc6 <__ieee754_atan2f+0x26>
 80140ba:	bf00      	nop
 80140bc:	c0490fdb 	.word	0xc0490fdb
 80140c0:	3fc90fdb 	.word	0x3fc90fdb
 80140c4:	bfc90fdb 	.word	0xbfc90fdb
 80140c8:	08016178 	.word	0x08016178
 80140cc:	08016184 	.word	0x08016184
 80140d0:	33bbbd2e 	.word	0x33bbbd2e
 80140d4:	40490fdb 	.word	0x40490fdb
 80140d8:	00000000 	.word	0x00000000
 80140dc:	3f490fdb 	.word	0x3f490fdb

080140e0 <__ieee754_rem_pio2f>:
 80140e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80140e2:	ee10 6a10 	vmov	r6, s0
 80140e6:	4b8e      	ldr	r3, [pc, #568]	; (8014320 <__ieee754_rem_pio2f+0x240>)
 80140e8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80140ec:	429d      	cmp	r5, r3
 80140ee:	b087      	sub	sp, #28
 80140f0:	eef0 7a40 	vmov.f32	s15, s0
 80140f4:	4604      	mov	r4, r0
 80140f6:	dc05      	bgt.n	8014104 <__ieee754_rem_pio2f+0x24>
 80140f8:	2300      	movs	r3, #0
 80140fa:	ed80 0a00 	vstr	s0, [r0]
 80140fe:	6043      	str	r3, [r0, #4]
 8014100:	2000      	movs	r0, #0
 8014102:	e01a      	b.n	801413a <__ieee754_rem_pio2f+0x5a>
 8014104:	4b87      	ldr	r3, [pc, #540]	; (8014324 <__ieee754_rem_pio2f+0x244>)
 8014106:	429d      	cmp	r5, r3
 8014108:	dc46      	bgt.n	8014198 <__ieee754_rem_pio2f+0xb8>
 801410a:	2e00      	cmp	r6, #0
 801410c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8014328 <__ieee754_rem_pio2f+0x248>
 8014110:	4b86      	ldr	r3, [pc, #536]	; (801432c <__ieee754_rem_pio2f+0x24c>)
 8014112:	f025 050f 	bic.w	r5, r5, #15
 8014116:	dd1f      	ble.n	8014158 <__ieee754_rem_pio2f+0x78>
 8014118:	429d      	cmp	r5, r3
 801411a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801411e:	d00e      	beq.n	801413e <__ieee754_rem_pio2f+0x5e>
 8014120:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8014330 <__ieee754_rem_pio2f+0x250>
 8014124:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8014128:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801412c:	ed80 0a00 	vstr	s0, [r0]
 8014130:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014134:	2001      	movs	r0, #1
 8014136:	edc4 7a01 	vstr	s15, [r4, #4]
 801413a:	b007      	add	sp, #28
 801413c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801413e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8014334 <__ieee754_rem_pio2f+0x254>
 8014142:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8014338 <__ieee754_rem_pio2f+0x258>
 8014146:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801414a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801414e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014152:	edc0 6a00 	vstr	s13, [r0]
 8014156:	e7eb      	b.n	8014130 <__ieee754_rem_pio2f+0x50>
 8014158:	429d      	cmp	r5, r3
 801415a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801415e:	d00e      	beq.n	801417e <__ieee754_rem_pio2f+0x9e>
 8014160:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8014330 <__ieee754_rem_pio2f+0x250>
 8014164:	ee37 0a87 	vadd.f32	s0, s15, s14
 8014168:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801416c:	ed80 0a00 	vstr	s0, [r0]
 8014170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014174:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014178:	edc4 7a01 	vstr	s15, [r4, #4]
 801417c:	e7dd      	b.n	801413a <__ieee754_rem_pio2f+0x5a>
 801417e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8014334 <__ieee754_rem_pio2f+0x254>
 8014182:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8014338 <__ieee754_rem_pio2f+0x258>
 8014186:	ee77 7a80 	vadd.f32	s15, s15, s0
 801418a:	ee77 6a87 	vadd.f32	s13, s15, s14
 801418e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014192:	edc0 6a00 	vstr	s13, [r0]
 8014196:	e7eb      	b.n	8014170 <__ieee754_rem_pio2f+0x90>
 8014198:	4b68      	ldr	r3, [pc, #416]	; (801433c <__ieee754_rem_pio2f+0x25c>)
 801419a:	429d      	cmp	r5, r3
 801419c:	dc72      	bgt.n	8014284 <__ieee754_rem_pio2f+0x1a4>
 801419e:	f001 fac5 	bl	801572c <fabsf>
 80141a2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8014340 <__ieee754_rem_pio2f+0x260>
 80141a6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80141aa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80141ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80141b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80141b6:	ee17 0a90 	vmov	r0, s15
 80141ba:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8014328 <__ieee754_rem_pio2f+0x248>
 80141be:	eea7 0a67 	vfms.f32	s0, s14, s15
 80141c2:	281f      	cmp	r0, #31
 80141c4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8014330 <__ieee754_rem_pio2f+0x250>
 80141c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80141cc:	eeb1 6a47 	vneg.f32	s12, s14
 80141d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80141d4:	ee16 2a90 	vmov	r2, s13
 80141d8:	dc1c      	bgt.n	8014214 <__ieee754_rem_pio2f+0x134>
 80141da:	495a      	ldr	r1, [pc, #360]	; (8014344 <__ieee754_rem_pio2f+0x264>)
 80141dc:	1e47      	subs	r7, r0, #1
 80141de:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80141e2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80141e6:	428b      	cmp	r3, r1
 80141e8:	d014      	beq.n	8014214 <__ieee754_rem_pio2f+0x134>
 80141ea:	6022      	str	r2, [r4, #0]
 80141ec:	ed94 7a00 	vldr	s14, [r4]
 80141f0:	ee30 0a47 	vsub.f32	s0, s0, s14
 80141f4:	2e00      	cmp	r6, #0
 80141f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80141fa:	ed84 0a01 	vstr	s0, [r4, #4]
 80141fe:	da9c      	bge.n	801413a <__ieee754_rem_pio2f+0x5a>
 8014200:	eeb1 7a47 	vneg.f32	s14, s14
 8014204:	eeb1 0a40 	vneg.f32	s0, s0
 8014208:	ed84 7a00 	vstr	s14, [r4]
 801420c:	ed84 0a01 	vstr	s0, [r4, #4]
 8014210:	4240      	negs	r0, r0
 8014212:	e792      	b.n	801413a <__ieee754_rem_pio2f+0x5a>
 8014214:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014218:	15eb      	asrs	r3, r5, #23
 801421a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 801421e:	2d08      	cmp	r5, #8
 8014220:	dde3      	ble.n	80141ea <__ieee754_rem_pio2f+0x10a>
 8014222:	eddf 7a44 	vldr	s15, [pc, #272]	; 8014334 <__ieee754_rem_pio2f+0x254>
 8014226:	eef0 6a40 	vmov.f32	s13, s0
 801422a:	eee6 6a27 	vfma.f32	s13, s12, s15
 801422e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8014232:	eea6 0a27 	vfma.f32	s0, s12, s15
 8014236:	eddf 7a40 	vldr	s15, [pc, #256]	; 8014338 <__ieee754_rem_pio2f+0x258>
 801423a:	ee97 0a27 	vfnms.f32	s0, s14, s15
 801423e:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8014242:	eef0 7a40 	vmov.f32	s15, s0
 8014246:	ee15 2a90 	vmov	r2, s11
 801424a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801424e:	1a5b      	subs	r3, r3, r1
 8014250:	2b19      	cmp	r3, #25
 8014252:	dc04      	bgt.n	801425e <__ieee754_rem_pio2f+0x17e>
 8014254:	edc4 5a00 	vstr	s11, [r4]
 8014258:	eeb0 0a66 	vmov.f32	s0, s13
 801425c:	e7c6      	b.n	80141ec <__ieee754_rem_pio2f+0x10c>
 801425e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8014348 <__ieee754_rem_pio2f+0x268>
 8014262:	eeb0 0a66 	vmov.f32	s0, s13
 8014266:	eea6 0a25 	vfma.f32	s0, s12, s11
 801426a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801426e:	eddf 6a37 	vldr	s13, [pc, #220]	; 801434c <__ieee754_rem_pio2f+0x26c>
 8014272:	eee6 7a25 	vfma.f32	s15, s12, s11
 8014276:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801427a:	ee30 7a67 	vsub.f32	s14, s0, s15
 801427e:	ed84 7a00 	vstr	s14, [r4]
 8014282:	e7b3      	b.n	80141ec <__ieee754_rem_pio2f+0x10c>
 8014284:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8014288:	db06      	blt.n	8014298 <__ieee754_rem_pio2f+0x1b8>
 801428a:	ee70 7a40 	vsub.f32	s15, s0, s0
 801428e:	edc0 7a01 	vstr	s15, [r0, #4]
 8014292:	edc0 7a00 	vstr	s15, [r0]
 8014296:	e733      	b.n	8014100 <__ieee754_rem_pio2f+0x20>
 8014298:	15ea      	asrs	r2, r5, #23
 801429a:	3a86      	subs	r2, #134	; 0x86
 801429c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80142a0:	ee07 3a90 	vmov	s15, r3
 80142a4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80142a8:	eddf 6a29 	vldr	s13, [pc, #164]	; 8014350 <__ieee754_rem_pio2f+0x270>
 80142ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80142b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80142b4:	ed8d 7a03 	vstr	s14, [sp, #12]
 80142b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80142bc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80142c0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80142c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80142c8:	ed8d 7a04 	vstr	s14, [sp, #16]
 80142cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80142d0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80142d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142d8:	edcd 7a05 	vstr	s15, [sp, #20]
 80142dc:	d11e      	bne.n	801431c <__ieee754_rem_pio2f+0x23c>
 80142de:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80142e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142e6:	bf14      	ite	ne
 80142e8:	2302      	movne	r3, #2
 80142ea:	2301      	moveq	r3, #1
 80142ec:	4919      	ldr	r1, [pc, #100]	; (8014354 <__ieee754_rem_pio2f+0x274>)
 80142ee:	9101      	str	r1, [sp, #4]
 80142f0:	2102      	movs	r1, #2
 80142f2:	9100      	str	r1, [sp, #0]
 80142f4:	a803      	add	r0, sp, #12
 80142f6:	4621      	mov	r1, r4
 80142f8:	f000 fd58 	bl	8014dac <__kernel_rem_pio2f>
 80142fc:	2e00      	cmp	r6, #0
 80142fe:	f6bf af1c 	bge.w	801413a <__ieee754_rem_pio2f+0x5a>
 8014302:	edd4 7a00 	vldr	s15, [r4]
 8014306:	eef1 7a67 	vneg.f32	s15, s15
 801430a:	edc4 7a00 	vstr	s15, [r4]
 801430e:	edd4 7a01 	vldr	s15, [r4, #4]
 8014312:	eef1 7a67 	vneg.f32	s15, s15
 8014316:	edc4 7a01 	vstr	s15, [r4, #4]
 801431a:	e779      	b.n	8014210 <__ieee754_rem_pio2f+0x130>
 801431c:	2303      	movs	r3, #3
 801431e:	e7e5      	b.n	80142ec <__ieee754_rem_pio2f+0x20c>
 8014320:	3f490fd8 	.word	0x3f490fd8
 8014324:	4016cbe3 	.word	0x4016cbe3
 8014328:	3fc90f80 	.word	0x3fc90f80
 801432c:	3fc90fd0 	.word	0x3fc90fd0
 8014330:	37354443 	.word	0x37354443
 8014334:	37354400 	.word	0x37354400
 8014338:	2e85a308 	.word	0x2e85a308
 801433c:	43490f80 	.word	0x43490f80
 8014340:	3f22f984 	.word	0x3f22f984
 8014344:	08016190 	.word	0x08016190
 8014348:	2e85a300 	.word	0x2e85a300
 801434c:	248d3132 	.word	0x248d3132
 8014350:	43800000 	.word	0x43800000
 8014354:	08016210 	.word	0x08016210

08014358 <__ieee754_sqrtf>:
 8014358:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801435c:	4770      	bx	lr
	...

08014360 <__kernel_cos>:
 8014360:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014364:	ec57 6b10 	vmov	r6, r7, d0
 8014368:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 801436c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8014370:	ed8d 1b00 	vstr	d1, [sp]
 8014374:	da07      	bge.n	8014386 <__kernel_cos+0x26>
 8014376:	ee10 0a10 	vmov	r0, s0
 801437a:	4639      	mov	r1, r7
 801437c:	f7ec fbde 	bl	8000b3c <__aeabi_d2iz>
 8014380:	2800      	cmp	r0, #0
 8014382:	f000 8088 	beq.w	8014496 <__kernel_cos+0x136>
 8014386:	4632      	mov	r2, r6
 8014388:	463b      	mov	r3, r7
 801438a:	4630      	mov	r0, r6
 801438c:	4639      	mov	r1, r7
 801438e:	f7ec f93b 	bl	8000608 <__aeabi_dmul>
 8014392:	4b51      	ldr	r3, [pc, #324]	; (80144d8 <__kernel_cos+0x178>)
 8014394:	2200      	movs	r2, #0
 8014396:	4604      	mov	r4, r0
 8014398:	460d      	mov	r5, r1
 801439a:	f7ec f935 	bl	8000608 <__aeabi_dmul>
 801439e:	a340      	add	r3, pc, #256	; (adr r3, 80144a0 <__kernel_cos+0x140>)
 80143a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143a4:	4682      	mov	sl, r0
 80143a6:	468b      	mov	fp, r1
 80143a8:	4620      	mov	r0, r4
 80143aa:	4629      	mov	r1, r5
 80143ac:	f7ec f92c 	bl	8000608 <__aeabi_dmul>
 80143b0:	a33d      	add	r3, pc, #244	; (adr r3, 80144a8 <__kernel_cos+0x148>)
 80143b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143b6:	f7eb ff71 	bl	800029c <__adddf3>
 80143ba:	4622      	mov	r2, r4
 80143bc:	462b      	mov	r3, r5
 80143be:	f7ec f923 	bl	8000608 <__aeabi_dmul>
 80143c2:	a33b      	add	r3, pc, #236	; (adr r3, 80144b0 <__kernel_cos+0x150>)
 80143c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143c8:	f7eb ff66 	bl	8000298 <__aeabi_dsub>
 80143cc:	4622      	mov	r2, r4
 80143ce:	462b      	mov	r3, r5
 80143d0:	f7ec f91a 	bl	8000608 <__aeabi_dmul>
 80143d4:	a338      	add	r3, pc, #224	; (adr r3, 80144b8 <__kernel_cos+0x158>)
 80143d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143da:	f7eb ff5f 	bl	800029c <__adddf3>
 80143de:	4622      	mov	r2, r4
 80143e0:	462b      	mov	r3, r5
 80143e2:	f7ec f911 	bl	8000608 <__aeabi_dmul>
 80143e6:	a336      	add	r3, pc, #216	; (adr r3, 80144c0 <__kernel_cos+0x160>)
 80143e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ec:	f7eb ff54 	bl	8000298 <__aeabi_dsub>
 80143f0:	4622      	mov	r2, r4
 80143f2:	462b      	mov	r3, r5
 80143f4:	f7ec f908 	bl	8000608 <__aeabi_dmul>
 80143f8:	a333      	add	r3, pc, #204	; (adr r3, 80144c8 <__kernel_cos+0x168>)
 80143fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143fe:	f7eb ff4d 	bl	800029c <__adddf3>
 8014402:	4622      	mov	r2, r4
 8014404:	462b      	mov	r3, r5
 8014406:	f7ec f8ff 	bl	8000608 <__aeabi_dmul>
 801440a:	4622      	mov	r2, r4
 801440c:	462b      	mov	r3, r5
 801440e:	f7ec f8fb 	bl	8000608 <__aeabi_dmul>
 8014412:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014416:	4604      	mov	r4, r0
 8014418:	460d      	mov	r5, r1
 801441a:	4630      	mov	r0, r6
 801441c:	4639      	mov	r1, r7
 801441e:	f7ec f8f3 	bl	8000608 <__aeabi_dmul>
 8014422:	460b      	mov	r3, r1
 8014424:	4602      	mov	r2, r0
 8014426:	4629      	mov	r1, r5
 8014428:	4620      	mov	r0, r4
 801442a:	f7eb ff35 	bl	8000298 <__aeabi_dsub>
 801442e:	4b2b      	ldr	r3, [pc, #172]	; (80144dc <__kernel_cos+0x17c>)
 8014430:	4598      	cmp	r8, r3
 8014432:	4606      	mov	r6, r0
 8014434:	460f      	mov	r7, r1
 8014436:	dc10      	bgt.n	801445a <__kernel_cos+0xfa>
 8014438:	4602      	mov	r2, r0
 801443a:	460b      	mov	r3, r1
 801443c:	4650      	mov	r0, sl
 801443e:	4659      	mov	r1, fp
 8014440:	f7eb ff2a 	bl	8000298 <__aeabi_dsub>
 8014444:	460b      	mov	r3, r1
 8014446:	4926      	ldr	r1, [pc, #152]	; (80144e0 <__kernel_cos+0x180>)
 8014448:	4602      	mov	r2, r0
 801444a:	2000      	movs	r0, #0
 801444c:	f7eb ff24 	bl	8000298 <__aeabi_dsub>
 8014450:	ec41 0b10 	vmov	d0, r0, r1
 8014454:	b003      	add	sp, #12
 8014456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801445a:	4b22      	ldr	r3, [pc, #136]	; (80144e4 <__kernel_cos+0x184>)
 801445c:	4920      	ldr	r1, [pc, #128]	; (80144e0 <__kernel_cos+0x180>)
 801445e:	4598      	cmp	r8, r3
 8014460:	bfcc      	ite	gt
 8014462:	4d21      	ldrgt	r5, [pc, #132]	; (80144e8 <__kernel_cos+0x188>)
 8014464:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8014468:	2400      	movs	r4, #0
 801446a:	4622      	mov	r2, r4
 801446c:	462b      	mov	r3, r5
 801446e:	2000      	movs	r0, #0
 8014470:	f7eb ff12 	bl	8000298 <__aeabi_dsub>
 8014474:	4622      	mov	r2, r4
 8014476:	4680      	mov	r8, r0
 8014478:	4689      	mov	r9, r1
 801447a:	462b      	mov	r3, r5
 801447c:	4650      	mov	r0, sl
 801447e:	4659      	mov	r1, fp
 8014480:	f7eb ff0a 	bl	8000298 <__aeabi_dsub>
 8014484:	4632      	mov	r2, r6
 8014486:	463b      	mov	r3, r7
 8014488:	f7eb ff06 	bl	8000298 <__aeabi_dsub>
 801448c:	4602      	mov	r2, r0
 801448e:	460b      	mov	r3, r1
 8014490:	4640      	mov	r0, r8
 8014492:	4649      	mov	r1, r9
 8014494:	e7da      	b.n	801444c <__kernel_cos+0xec>
 8014496:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80144d0 <__kernel_cos+0x170>
 801449a:	e7db      	b.n	8014454 <__kernel_cos+0xf4>
 801449c:	f3af 8000 	nop.w
 80144a0:	be8838d4 	.word	0xbe8838d4
 80144a4:	bda8fae9 	.word	0xbda8fae9
 80144a8:	bdb4b1c4 	.word	0xbdb4b1c4
 80144ac:	3e21ee9e 	.word	0x3e21ee9e
 80144b0:	809c52ad 	.word	0x809c52ad
 80144b4:	3e927e4f 	.word	0x3e927e4f
 80144b8:	19cb1590 	.word	0x19cb1590
 80144bc:	3efa01a0 	.word	0x3efa01a0
 80144c0:	16c15177 	.word	0x16c15177
 80144c4:	3f56c16c 	.word	0x3f56c16c
 80144c8:	5555554c 	.word	0x5555554c
 80144cc:	3fa55555 	.word	0x3fa55555
 80144d0:	00000000 	.word	0x00000000
 80144d4:	3ff00000 	.word	0x3ff00000
 80144d8:	3fe00000 	.word	0x3fe00000
 80144dc:	3fd33332 	.word	0x3fd33332
 80144e0:	3ff00000 	.word	0x3ff00000
 80144e4:	3fe90000 	.word	0x3fe90000
 80144e8:	3fd20000 	.word	0x3fd20000
 80144ec:	00000000 	.word	0x00000000

080144f0 <__kernel_rem_pio2>:
 80144f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80144f4:	ed2d 8b02 	vpush	{d8}
 80144f8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80144fc:	f112 0f14 	cmn.w	r2, #20
 8014500:	9308      	str	r3, [sp, #32]
 8014502:	9101      	str	r1, [sp, #4]
 8014504:	4bc6      	ldr	r3, [pc, #792]	; (8014820 <__kernel_rem_pio2+0x330>)
 8014506:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8014508:	9009      	str	r0, [sp, #36]	; 0x24
 801450a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801450e:	9304      	str	r3, [sp, #16]
 8014510:	9b08      	ldr	r3, [sp, #32]
 8014512:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8014516:	bfa8      	it	ge
 8014518:	1ed4      	subge	r4, r2, #3
 801451a:	9306      	str	r3, [sp, #24]
 801451c:	bfb2      	itee	lt
 801451e:	2400      	movlt	r4, #0
 8014520:	2318      	movge	r3, #24
 8014522:	fb94 f4f3 	sdivge	r4, r4, r3
 8014526:	f06f 0317 	mvn.w	r3, #23
 801452a:	fb04 3303 	mla	r3, r4, r3, r3
 801452e:	eb03 0a02 	add.w	sl, r3, r2
 8014532:	9b04      	ldr	r3, [sp, #16]
 8014534:	9a06      	ldr	r2, [sp, #24]
 8014536:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8014810 <__kernel_rem_pio2+0x320>
 801453a:	eb03 0802 	add.w	r8, r3, r2
 801453e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8014540:	1aa7      	subs	r7, r4, r2
 8014542:	ae20      	add	r6, sp, #128	; 0x80
 8014544:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8014548:	2500      	movs	r5, #0
 801454a:	4545      	cmp	r5, r8
 801454c:	dd18      	ble.n	8014580 <__kernel_rem_pio2+0x90>
 801454e:	9b08      	ldr	r3, [sp, #32]
 8014550:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8014554:	aa20      	add	r2, sp, #128	; 0x80
 8014556:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8014810 <__kernel_rem_pio2+0x320>
 801455a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801455e:	f1c3 0301 	rsb	r3, r3, #1
 8014562:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8014566:	9307      	str	r3, [sp, #28]
 8014568:	9b07      	ldr	r3, [sp, #28]
 801456a:	9a04      	ldr	r2, [sp, #16]
 801456c:	4443      	add	r3, r8
 801456e:	429a      	cmp	r2, r3
 8014570:	db2f      	blt.n	80145d2 <__kernel_rem_pio2+0xe2>
 8014572:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014576:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801457a:	462f      	mov	r7, r5
 801457c:	2600      	movs	r6, #0
 801457e:	e01b      	b.n	80145b8 <__kernel_rem_pio2+0xc8>
 8014580:	42ef      	cmn	r7, r5
 8014582:	d407      	bmi.n	8014594 <__kernel_rem_pio2+0xa4>
 8014584:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8014588:	f7eb ffd4 	bl	8000534 <__aeabi_i2d>
 801458c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8014590:	3501      	adds	r5, #1
 8014592:	e7da      	b.n	801454a <__kernel_rem_pio2+0x5a>
 8014594:	ec51 0b18 	vmov	r0, r1, d8
 8014598:	e7f8      	b.n	801458c <__kernel_rem_pio2+0x9c>
 801459a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801459e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80145a2:	f7ec f831 	bl	8000608 <__aeabi_dmul>
 80145a6:	4602      	mov	r2, r0
 80145a8:	460b      	mov	r3, r1
 80145aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80145ae:	f7eb fe75 	bl	800029c <__adddf3>
 80145b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80145b6:	3601      	adds	r6, #1
 80145b8:	9b06      	ldr	r3, [sp, #24]
 80145ba:	429e      	cmp	r6, r3
 80145bc:	f1a7 0708 	sub.w	r7, r7, #8
 80145c0:	ddeb      	ble.n	801459a <__kernel_rem_pio2+0xaa>
 80145c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80145c6:	3508      	adds	r5, #8
 80145c8:	ecab 7b02 	vstmia	fp!, {d7}
 80145cc:	f108 0801 	add.w	r8, r8, #1
 80145d0:	e7ca      	b.n	8014568 <__kernel_rem_pio2+0x78>
 80145d2:	9b04      	ldr	r3, [sp, #16]
 80145d4:	aa0c      	add	r2, sp, #48	; 0x30
 80145d6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80145da:	930b      	str	r3, [sp, #44]	; 0x2c
 80145dc:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80145de:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80145e2:	9c04      	ldr	r4, [sp, #16]
 80145e4:	930a      	str	r3, [sp, #40]	; 0x28
 80145e6:	ab98      	add	r3, sp, #608	; 0x260
 80145e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80145ec:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80145f0:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80145f4:	f8cd b008 	str.w	fp, [sp, #8]
 80145f8:	4625      	mov	r5, r4
 80145fa:	2d00      	cmp	r5, #0
 80145fc:	dc78      	bgt.n	80146f0 <__kernel_rem_pio2+0x200>
 80145fe:	ec47 6b10 	vmov	d0, r6, r7
 8014602:	4650      	mov	r0, sl
 8014604:	f000 ff38 	bl	8015478 <scalbn>
 8014608:	ec57 6b10 	vmov	r6, r7, d0
 801460c:	2200      	movs	r2, #0
 801460e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8014612:	ee10 0a10 	vmov	r0, s0
 8014616:	4639      	mov	r1, r7
 8014618:	f7eb fff6 	bl	8000608 <__aeabi_dmul>
 801461c:	ec41 0b10 	vmov	d0, r0, r1
 8014620:	f000 feaa 	bl	8015378 <floor>
 8014624:	4b7f      	ldr	r3, [pc, #508]	; (8014824 <__kernel_rem_pio2+0x334>)
 8014626:	ec51 0b10 	vmov	r0, r1, d0
 801462a:	2200      	movs	r2, #0
 801462c:	f7eb ffec 	bl	8000608 <__aeabi_dmul>
 8014630:	4602      	mov	r2, r0
 8014632:	460b      	mov	r3, r1
 8014634:	4630      	mov	r0, r6
 8014636:	4639      	mov	r1, r7
 8014638:	f7eb fe2e 	bl	8000298 <__aeabi_dsub>
 801463c:	460f      	mov	r7, r1
 801463e:	4606      	mov	r6, r0
 8014640:	f7ec fa7c 	bl	8000b3c <__aeabi_d2iz>
 8014644:	9007      	str	r0, [sp, #28]
 8014646:	f7eb ff75 	bl	8000534 <__aeabi_i2d>
 801464a:	4602      	mov	r2, r0
 801464c:	460b      	mov	r3, r1
 801464e:	4630      	mov	r0, r6
 8014650:	4639      	mov	r1, r7
 8014652:	f7eb fe21 	bl	8000298 <__aeabi_dsub>
 8014656:	f1ba 0f00 	cmp.w	sl, #0
 801465a:	4606      	mov	r6, r0
 801465c:	460f      	mov	r7, r1
 801465e:	dd70      	ble.n	8014742 <__kernel_rem_pio2+0x252>
 8014660:	1e62      	subs	r2, r4, #1
 8014662:	ab0c      	add	r3, sp, #48	; 0x30
 8014664:	9d07      	ldr	r5, [sp, #28]
 8014666:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801466a:	f1ca 0118 	rsb	r1, sl, #24
 801466e:	fa40 f301 	asr.w	r3, r0, r1
 8014672:	441d      	add	r5, r3
 8014674:	408b      	lsls	r3, r1
 8014676:	1ac0      	subs	r0, r0, r3
 8014678:	ab0c      	add	r3, sp, #48	; 0x30
 801467a:	9507      	str	r5, [sp, #28]
 801467c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8014680:	f1ca 0317 	rsb	r3, sl, #23
 8014684:	fa40 f303 	asr.w	r3, r0, r3
 8014688:	9302      	str	r3, [sp, #8]
 801468a:	9b02      	ldr	r3, [sp, #8]
 801468c:	2b00      	cmp	r3, #0
 801468e:	dd66      	ble.n	801475e <__kernel_rem_pio2+0x26e>
 8014690:	9b07      	ldr	r3, [sp, #28]
 8014692:	2200      	movs	r2, #0
 8014694:	3301      	adds	r3, #1
 8014696:	9307      	str	r3, [sp, #28]
 8014698:	4615      	mov	r5, r2
 801469a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801469e:	4294      	cmp	r4, r2
 80146a0:	f300 8099 	bgt.w	80147d6 <__kernel_rem_pio2+0x2e6>
 80146a4:	f1ba 0f00 	cmp.w	sl, #0
 80146a8:	dd07      	ble.n	80146ba <__kernel_rem_pio2+0x1ca>
 80146aa:	f1ba 0f01 	cmp.w	sl, #1
 80146ae:	f000 80a5 	beq.w	80147fc <__kernel_rem_pio2+0x30c>
 80146b2:	f1ba 0f02 	cmp.w	sl, #2
 80146b6:	f000 80c1 	beq.w	801483c <__kernel_rem_pio2+0x34c>
 80146ba:	9b02      	ldr	r3, [sp, #8]
 80146bc:	2b02      	cmp	r3, #2
 80146be:	d14e      	bne.n	801475e <__kernel_rem_pio2+0x26e>
 80146c0:	4632      	mov	r2, r6
 80146c2:	463b      	mov	r3, r7
 80146c4:	4958      	ldr	r1, [pc, #352]	; (8014828 <__kernel_rem_pio2+0x338>)
 80146c6:	2000      	movs	r0, #0
 80146c8:	f7eb fde6 	bl	8000298 <__aeabi_dsub>
 80146cc:	4606      	mov	r6, r0
 80146ce:	460f      	mov	r7, r1
 80146d0:	2d00      	cmp	r5, #0
 80146d2:	d044      	beq.n	801475e <__kernel_rem_pio2+0x26e>
 80146d4:	4650      	mov	r0, sl
 80146d6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8014818 <__kernel_rem_pio2+0x328>
 80146da:	f000 fecd 	bl	8015478 <scalbn>
 80146de:	4630      	mov	r0, r6
 80146e0:	4639      	mov	r1, r7
 80146e2:	ec53 2b10 	vmov	r2, r3, d0
 80146e6:	f7eb fdd7 	bl	8000298 <__aeabi_dsub>
 80146ea:	4606      	mov	r6, r0
 80146ec:	460f      	mov	r7, r1
 80146ee:	e036      	b.n	801475e <__kernel_rem_pio2+0x26e>
 80146f0:	4b4e      	ldr	r3, [pc, #312]	; (801482c <__kernel_rem_pio2+0x33c>)
 80146f2:	2200      	movs	r2, #0
 80146f4:	4630      	mov	r0, r6
 80146f6:	4639      	mov	r1, r7
 80146f8:	f7eb ff86 	bl	8000608 <__aeabi_dmul>
 80146fc:	f7ec fa1e 	bl	8000b3c <__aeabi_d2iz>
 8014700:	f7eb ff18 	bl	8000534 <__aeabi_i2d>
 8014704:	4b4a      	ldr	r3, [pc, #296]	; (8014830 <__kernel_rem_pio2+0x340>)
 8014706:	2200      	movs	r2, #0
 8014708:	4680      	mov	r8, r0
 801470a:	4689      	mov	r9, r1
 801470c:	f7eb ff7c 	bl	8000608 <__aeabi_dmul>
 8014710:	4602      	mov	r2, r0
 8014712:	460b      	mov	r3, r1
 8014714:	4630      	mov	r0, r6
 8014716:	4639      	mov	r1, r7
 8014718:	f7eb fdbe 	bl	8000298 <__aeabi_dsub>
 801471c:	f7ec fa0e 	bl	8000b3c <__aeabi_d2iz>
 8014720:	9b02      	ldr	r3, [sp, #8]
 8014722:	f843 0b04 	str.w	r0, [r3], #4
 8014726:	3d01      	subs	r5, #1
 8014728:	9302      	str	r3, [sp, #8]
 801472a:	ab70      	add	r3, sp, #448	; 0x1c0
 801472c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8014730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014734:	4640      	mov	r0, r8
 8014736:	4649      	mov	r1, r9
 8014738:	f7eb fdb0 	bl	800029c <__adddf3>
 801473c:	4606      	mov	r6, r0
 801473e:	460f      	mov	r7, r1
 8014740:	e75b      	b.n	80145fa <__kernel_rem_pio2+0x10a>
 8014742:	d105      	bne.n	8014750 <__kernel_rem_pio2+0x260>
 8014744:	1e63      	subs	r3, r4, #1
 8014746:	aa0c      	add	r2, sp, #48	; 0x30
 8014748:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801474c:	15c3      	asrs	r3, r0, #23
 801474e:	e79b      	b.n	8014688 <__kernel_rem_pio2+0x198>
 8014750:	4b38      	ldr	r3, [pc, #224]	; (8014834 <__kernel_rem_pio2+0x344>)
 8014752:	2200      	movs	r2, #0
 8014754:	f7ec f9de 	bl	8000b14 <__aeabi_dcmpge>
 8014758:	2800      	cmp	r0, #0
 801475a:	d139      	bne.n	80147d0 <__kernel_rem_pio2+0x2e0>
 801475c:	9002      	str	r0, [sp, #8]
 801475e:	2200      	movs	r2, #0
 8014760:	2300      	movs	r3, #0
 8014762:	4630      	mov	r0, r6
 8014764:	4639      	mov	r1, r7
 8014766:	f7ec f9b7 	bl	8000ad8 <__aeabi_dcmpeq>
 801476a:	2800      	cmp	r0, #0
 801476c:	f000 80b4 	beq.w	80148d8 <__kernel_rem_pio2+0x3e8>
 8014770:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 8014774:	465b      	mov	r3, fp
 8014776:	2200      	movs	r2, #0
 8014778:	9904      	ldr	r1, [sp, #16]
 801477a:	428b      	cmp	r3, r1
 801477c:	da65      	bge.n	801484a <__kernel_rem_pio2+0x35a>
 801477e:	2a00      	cmp	r2, #0
 8014780:	d07b      	beq.n	801487a <__kernel_rem_pio2+0x38a>
 8014782:	ab0c      	add	r3, sp, #48	; 0x30
 8014784:	f1aa 0a18 	sub.w	sl, sl, #24
 8014788:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 801478c:	2b00      	cmp	r3, #0
 801478e:	f000 80a0 	beq.w	80148d2 <__kernel_rem_pio2+0x3e2>
 8014792:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8014818 <__kernel_rem_pio2+0x328>
 8014796:	4650      	mov	r0, sl
 8014798:	f000 fe6e 	bl	8015478 <scalbn>
 801479c:	4f23      	ldr	r7, [pc, #140]	; (801482c <__kernel_rem_pio2+0x33c>)
 801479e:	ec55 4b10 	vmov	r4, r5, d0
 80147a2:	46d8      	mov	r8, fp
 80147a4:	2600      	movs	r6, #0
 80147a6:	f1b8 0f00 	cmp.w	r8, #0
 80147aa:	f280 80cf 	bge.w	801494c <__kernel_rem_pio2+0x45c>
 80147ae:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8014810 <__kernel_rem_pio2+0x320>
 80147b2:	465f      	mov	r7, fp
 80147b4:	f04f 0800 	mov.w	r8, #0
 80147b8:	2f00      	cmp	r7, #0
 80147ba:	f2c0 80fd 	blt.w	80149b8 <__kernel_rem_pio2+0x4c8>
 80147be:	ab70      	add	r3, sp, #448	; 0x1c0
 80147c0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8014838 <__kernel_rem_pio2+0x348>
 80147c4:	ec55 4b18 	vmov	r4, r5, d8
 80147c8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80147cc:	2600      	movs	r6, #0
 80147ce:	e0e5      	b.n	801499c <__kernel_rem_pio2+0x4ac>
 80147d0:	2302      	movs	r3, #2
 80147d2:	9302      	str	r3, [sp, #8]
 80147d4:	e75c      	b.n	8014690 <__kernel_rem_pio2+0x1a0>
 80147d6:	f8db 3000 	ldr.w	r3, [fp]
 80147da:	b955      	cbnz	r5, 80147f2 <__kernel_rem_pio2+0x302>
 80147dc:	b123      	cbz	r3, 80147e8 <__kernel_rem_pio2+0x2f8>
 80147de:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80147e2:	f8cb 3000 	str.w	r3, [fp]
 80147e6:	2301      	movs	r3, #1
 80147e8:	3201      	adds	r2, #1
 80147ea:	f10b 0b04 	add.w	fp, fp, #4
 80147ee:	461d      	mov	r5, r3
 80147f0:	e755      	b.n	801469e <__kernel_rem_pio2+0x1ae>
 80147f2:	1acb      	subs	r3, r1, r3
 80147f4:	f8cb 3000 	str.w	r3, [fp]
 80147f8:	462b      	mov	r3, r5
 80147fa:	e7f5      	b.n	80147e8 <__kernel_rem_pio2+0x2f8>
 80147fc:	1e62      	subs	r2, r4, #1
 80147fe:	ab0c      	add	r3, sp, #48	; 0x30
 8014800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014804:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014808:	a90c      	add	r1, sp, #48	; 0x30
 801480a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801480e:	e754      	b.n	80146ba <__kernel_rem_pio2+0x1ca>
	...
 801481c:	3ff00000 	.word	0x3ff00000
 8014820:	08016568 	.word	0x08016568
 8014824:	40200000 	.word	0x40200000
 8014828:	3ff00000 	.word	0x3ff00000
 801482c:	3e700000 	.word	0x3e700000
 8014830:	41700000 	.word	0x41700000
 8014834:	3fe00000 	.word	0x3fe00000
 8014838:	08016528 	.word	0x08016528
 801483c:	1e62      	subs	r2, r4, #1
 801483e:	ab0c      	add	r3, sp, #48	; 0x30
 8014840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014844:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8014848:	e7de      	b.n	8014808 <__kernel_rem_pio2+0x318>
 801484a:	a90c      	add	r1, sp, #48	; 0x30
 801484c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8014850:	3b01      	subs	r3, #1
 8014852:	430a      	orrs	r2, r1
 8014854:	e790      	b.n	8014778 <__kernel_rem_pio2+0x288>
 8014856:	3301      	adds	r3, #1
 8014858:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801485c:	2900      	cmp	r1, #0
 801485e:	d0fa      	beq.n	8014856 <__kernel_rem_pio2+0x366>
 8014860:	9a08      	ldr	r2, [sp, #32]
 8014862:	18e3      	adds	r3, r4, r3
 8014864:	18a6      	adds	r6, r4, r2
 8014866:	aa20      	add	r2, sp, #128	; 0x80
 8014868:	1c65      	adds	r5, r4, #1
 801486a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801486e:	9302      	str	r3, [sp, #8]
 8014870:	9b02      	ldr	r3, [sp, #8]
 8014872:	42ab      	cmp	r3, r5
 8014874:	da04      	bge.n	8014880 <__kernel_rem_pio2+0x390>
 8014876:	461c      	mov	r4, r3
 8014878:	e6b5      	b.n	80145e6 <__kernel_rem_pio2+0xf6>
 801487a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801487c:	2301      	movs	r3, #1
 801487e:	e7eb      	b.n	8014858 <__kernel_rem_pio2+0x368>
 8014880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014882:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014886:	f7eb fe55 	bl	8000534 <__aeabi_i2d>
 801488a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801488e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014890:	46b3      	mov	fp, r6
 8014892:	461c      	mov	r4, r3
 8014894:	2700      	movs	r7, #0
 8014896:	f04f 0800 	mov.w	r8, #0
 801489a:	f04f 0900 	mov.w	r9, #0
 801489e:	9b06      	ldr	r3, [sp, #24]
 80148a0:	429f      	cmp	r7, r3
 80148a2:	dd06      	ble.n	80148b2 <__kernel_rem_pio2+0x3c2>
 80148a4:	ab70      	add	r3, sp, #448	; 0x1c0
 80148a6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80148aa:	e9c3 8900 	strd	r8, r9, [r3]
 80148ae:	3501      	adds	r5, #1
 80148b0:	e7de      	b.n	8014870 <__kernel_rem_pio2+0x380>
 80148b2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80148b6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80148ba:	f7eb fea5 	bl	8000608 <__aeabi_dmul>
 80148be:	4602      	mov	r2, r0
 80148c0:	460b      	mov	r3, r1
 80148c2:	4640      	mov	r0, r8
 80148c4:	4649      	mov	r1, r9
 80148c6:	f7eb fce9 	bl	800029c <__adddf3>
 80148ca:	3701      	adds	r7, #1
 80148cc:	4680      	mov	r8, r0
 80148ce:	4689      	mov	r9, r1
 80148d0:	e7e5      	b.n	801489e <__kernel_rem_pio2+0x3ae>
 80148d2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80148d6:	e754      	b.n	8014782 <__kernel_rem_pio2+0x292>
 80148d8:	ec47 6b10 	vmov	d0, r6, r7
 80148dc:	f1ca 0000 	rsb	r0, sl, #0
 80148e0:	f000 fdca 	bl	8015478 <scalbn>
 80148e4:	ec57 6b10 	vmov	r6, r7, d0
 80148e8:	4b9f      	ldr	r3, [pc, #636]	; (8014b68 <__kernel_rem_pio2+0x678>)
 80148ea:	ee10 0a10 	vmov	r0, s0
 80148ee:	2200      	movs	r2, #0
 80148f0:	4639      	mov	r1, r7
 80148f2:	f7ec f90f 	bl	8000b14 <__aeabi_dcmpge>
 80148f6:	b300      	cbz	r0, 801493a <__kernel_rem_pio2+0x44a>
 80148f8:	4b9c      	ldr	r3, [pc, #624]	; (8014b6c <__kernel_rem_pio2+0x67c>)
 80148fa:	2200      	movs	r2, #0
 80148fc:	4630      	mov	r0, r6
 80148fe:	4639      	mov	r1, r7
 8014900:	f7eb fe82 	bl	8000608 <__aeabi_dmul>
 8014904:	f7ec f91a 	bl	8000b3c <__aeabi_d2iz>
 8014908:	4605      	mov	r5, r0
 801490a:	f7eb fe13 	bl	8000534 <__aeabi_i2d>
 801490e:	4b96      	ldr	r3, [pc, #600]	; (8014b68 <__kernel_rem_pio2+0x678>)
 8014910:	2200      	movs	r2, #0
 8014912:	f7eb fe79 	bl	8000608 <__aeabi_dmul>
 8014916:	460b      	mov	r3, r1
 8014918:	4602      	mov	r2, r0
 801491a:	4639      	mov	r1, r7
 801491c:	4630      	mov	r0, r6
 801491e:	f7eb fcbb 	bl	8000298 <__aeabi_dsub>
 8014922:	f7ec f90b 	bl	8000b3c <__aeabi_d2iz>
 8014926:	f104 0b01 	add.w	fp, r4, #1
 801492a:	ab0c      	add	r3, sp, #48	; 0x30
 801492c:	f10a 0a18 	add.w	sl, sl, #24
 8014930:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8014934:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8014938:	e72b      	b.n	8014792 <__kernel_rem_pio2+0x2a2>
 801493a:	4630      	mov	r0, r6
 801493c:	4639      	mov	r1, r7
 801493e:	f7ec f8fd 	bl	8000b3c <__aeabi_d2iz>
 8014942:	ab0c      	add	r3, sp, #48	; 0x30
 8014944:	46a3      	mov	fp, r4
 8014946:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 801494a:	e722      	b.n	8014792 <__kernel_rem_pio2+0x2a2>
 801494c:	ab70      	add	r3, sp, #448	; 0x1c0
 801494e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8014952:	ab0c      	add	r3, sp, #48	; 0x30
 8014954:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8014958:	f7eb fdec 	bl	8000534 <__aeabi_i2d>
 801495c:	4622      	mov	r2, r4
 801495e:	462b      	mov	r3, r5
 8014960:	f7eb fe52 	bl	8000608 <__aeabi_dmul>
 8014964:	4632      	mov	r2, r6
 8014966:	e9c9 0100 	strd	r0, r1, [r9]
 801496a:	463b      	mov	r3, r7
 801496c:	4620      	mov	r0, r4
 801496e:	4629      	mov	r1, r5
 8014970:	f7eb fe4a 	bl	8000608 <__aeabi_dmul>
 8014974:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8014978:	4604      	mov	r4, r0
 801497a:	460d      	mov	r5, r1
 801497c:	e713      	b.n	80147a6 <__kernel_rem_pio2+0x2b6>
 801497e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8014982:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8014986:	f7eb fe3f 	bl	8000608 <__aeabi_dmul>
 801498a:	4602      	mov	r2, r0
 801498c:	460b      	mov	r3, r1
 801498e:	4620      	mov	r0, r4
 8014990:	4629      	mov	r1, r5
 8014992:	f7eb fc83 	bl	800029c <__adddf3>
 8014996:	3601      	adds	r6, #1
 8014998:	4604      	mov	r4, r0
 801499a:	460d      	mov	r5, r1
 801499c:	9b04      	ldr	r3, [sp, #16]
 801499e:	429e      	cmp	r6, r3
 80149a0:	dc01      	bgt.n	80149a6 <__kernel_rem_pio2+0x4b6>
 80149a2:	45b0      	cmp	r8, r6
 80149a4:	daeb      	bge.n	801497e <__kernel_rem_pio2+0x48e>
 80149a6:	ab48      	add	r3, sp, #288	; 0x120
 80149a8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80149ac:	e9c3 4500 	strd	r4, r5, [r3]
 80149b0:	3f01      	subs	r7, #1
 80149b2:	f108 0801 	add.w	r8, r8, #1
 80149b6:	e6ff      	b.n	80147b8 <__kernel_rem_pio2+0x2c8>
 80149b8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80149ba:	2b02      	cmp	r3, #2
 80149bc:	dc0b      	bgt.n	80149d6 <__kernel_rem_pio2+0x4e6>
 80149be:	2b00      	cmp	r3, #0
 80149c0:	dc6e      	bgt.n	8014aa0 <__kernel_rem_pio2+0x5b0>
 80149c2:	d045      	beq.n	8014a50 <__kernel_rem_pio2+0x560>
 80149c4:	9b07      	ldr	r3, [sp, #28]
 80149c6:	f003 0007 	and.w	r0, r3, #7
 80149ca:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80149ce:	ecbd 8b02 	vpop	{d8}
 80149d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149d6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80149d8:	2b03      	cmp	r3, #3
 80149da:	d1f3      	bne.n	80149c4 <__kernel_rem_pio2+0x4d4>
 80149dc:	ab48      	add	r3, sp, #288	; 0x120
 80149de:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80149e2:	46d0      	mov	r8, sl
 80149e4:	46d9      	mov	r9, fp
 80149e6:	f1b9 0f00 	cmp.w	r9, #0
 80149ea:	f1a8 0808 	sub.w	r8, r8, #8
 80149ee:	dc64      	bgt.n	8014aba <__kernel_rem_pio2+0x5ca>
 80149f0:	465c      	mov	r4, fp
 80149f2:	2c01      	cmp	r4, #1
 80149f4:	f1aa 0a08 	sub.w	sl, sl, #8
 80149f8:	dc7e      	bgt.n	8014af8 <__kernel_rem_pio2+0x608>
 80149fa:	2000      	movs	r0, #0
 80149fc:	2100      	movs	r1, #0
 80149fe:	f1bb 0f01 	cmp.w	fp, #1
 8014a02:	f300 8097 	bgt.w	8014b34 <__kernel_rem_pio2+0x644>
 8014a06:	9b02      	ldr	r3, [sp, #8]
 8014a08:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8014a0c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	f040 8099 	bne.w	8014b48 <__kernel_rem_pio2+0x658>
 8014a16:	9b01      	ldr	r3, [sp, #4]
 8014a18:	e9c3 5600 	strd	r5, r6, [r3]
 8014a1c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8014a20:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8014a24:	e7ce      	b.n	80149c4 <__kernel_rem_pio2+0x4d4>
 8014a26:	ab48      	add	r3, sp, #288	; 0x120
 8014a28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a30:	f7eb fc34 	bl	800029c <__adddf3>
 8014a34:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8014a38:	f1bb 0f00 	cmp.w	fp, #0
 8014a3c:	daf3      	bge.n	8014a26 <__kernel_rem_pio2+0x536>
 8014a3e:	9b02      	ldr	r3, [sp, #8]
 8014a40:	b113      	cbz	r3, 8014a48 <__kernel_rem_pio2+0x558>
 8014a42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014a46:	4619      	mov	r1, r3
 8014a48:	9b01      	ldr	r3, [sp, #4]
 8014a4a:	e9c3 0100 	strd	r0, r1, [r3]
 8014a4e:	e7b9      	b.n	80149c4 <__kernel_rem_pio2+0x4d4>
 8014a50:	2000      	movs	r0, #0
 8014a52:	2100      	movs	r1, #0
 8014a54:	e7f0      	b.n	8014a38 <__kernel_rem_pio2+0x548>
 8014a56:	ab48      	add	r3, sp, #288	; 0x120
 8014a58:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a60:	f7eb fc1c 	bl	800029c <__adddf3>
 8014a64:	3c01      	subs	r4, #1
 8014a66:	2c00      	cmp	r4, #0
 8014a68:	daf5      	bge.n	8014a56 <__kernel_rem_pio2+0x566>
 8014a6a:	9b02      	ldr	r3, [sp, #8]
 8014a6c:	b1e3      	cbz	r3, 8014aa8 <__kernel_rem_pio2+0x5b8>
 8014a6e:	4602      	mov	r2, r0
 8014a70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014a74:	9c01      	ldr	r4, [sp, #4]
 8014a76:	e9c4 2300 	strd	r2, r3, [r4]
 8014a7a:	4602      	mov	r2, r0
 8014a7c:	460b      	mov	r3, r1
 8014a7e:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8014a82:	f7eb fc09 	bl	8000298 <__aeabi_dsub>
 8014a86:	ad4a      	add	r5, sp, #296	; 0x128
 8014a88:	2401      	movs	r4, #1
 8014a8a:	45a3      	cmp	fp, r4
 8014a8c:	da0f      	bge.n	8014aae <__kernel_rem_pio2+0x5be>
 8014a8e:	9b02      	ldr	r3, [sp, #8]
 8014a90:	b113      	cbz	r3, 8014a98 <__kernel_rem_pio2+0x5a8>
 8014a92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014a96:	4619      	mov	r1, r3
 8014a98:	9b01      	ldr	r3, [sp, #4]
 8014a9a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8014a9e:	e791      	b.n	80149c4 <__kernel_rem_pio2+0x4d4>
 8014aa0:	465c      	mov	r4, fp
 8014aa2:	2000      	movs	r0, #0
 8014aa4:	2100      	movs	r1, #0
 8014aa6:	e7de      	b.n	8014a66 <__kernel_rem_pio2+0x576>
 8014aa8:	4602      	mov	r2, r0
 8014aaa:	460b      	mov	r3, r1
 8014aac:	e7e2      	b.n	8014a74 <__kernel_rem_pio2+0x584>
 8014aae:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8014ab2:	f7eb fbf3 	bl	800029c <__adddf3>
 8014ab6:	3401      	adds	r4, #1
 8014ab8:	e7e7      	b.n	8014a8a <__kernel_rem_pio2+0x59a>
 8014aba:	e9d8 4500 	ldrd	r4, r5, [r8]
 8014abe:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 8014ac2:	4620      	mov	r0, r4
 8014ac4:	4632      	mov	r2, r6
 8014ac6:	463b      	mov	r3, r7
 8014ac8:	4629      	mov	r1, r5
 8014aca:	f7eb fbe7 	bl	800029c <__adddf3>
 8014ace:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014ad2:	4602      	mov	r2, r0
 8014ad4:	460b      	mov	r3, r1
 8014ad6:	4620      	mov	r0, r4
 8014ad8:	4629      	mov	r1, r5
 8014ada:	f7eb fbdd 	bl	8000298 <__aeabi_dsub>
 8014ade:	4632      	mov	r2, r6
 8014ae0:	463b      	mov	r3, r7
 8014ae2:	f7eb fbdb 	bl	800029c <__adddf3>
 8014ae6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014aea:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8014aee:	ed88 7b00 	vstr	d7, [r8]
 8014af2:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8014af6:	e776      	b.n	80149e6 <__kernel_rem_pio2+0x4f6>
 8014af8:	e9da 8900 	ldrd	r8, r9, [sl]
 8014afc:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8014b00:	4640      	mov	r0, r8
 8014b02:	4632      	mov	r2, r6
 8014b04:	463b      	mov	r3, r7
 8014b06:	4649      	mov	r1, r9
 8014b08:	f7eb fbc8 	bl	800029c <__adddf3>
 8014b0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014b10:	4602      	mov	r2, r0
 8014b12:	460b      	mov	r3, r1
 8014b14:	4640      	mov	r0, r8
 8014b16:	4649      	mov	r1, r9
 8014b18:	f7eb fbbe 	bl	8000298 <__aeabi_dsub>
 8014b1c:	4632      	mov	r2, r6
 8014b1e:	463b      	mov	r3, r7
 8014b20:	f7eb fbbc 	bl	800029c <__adddf3>
 8014b24:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014b28:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8014b2c:	ed8a 7b00 	vstr	d7, [sl]
 8014b30:	3c01      	subs	r4, #1
 8014b32:	e75e      	b.n	80149f2 <__kernel_rem_pio2+0x502>
 8014b34:	ab48      	add	r3, sp, #288	; 0x120
 8014b36:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b3e:	f7eb fbad 	bl	800029c <__adddf3>
 8014b42:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8014b46:	e75a      	b.n	80149fe <__kernel_rem_pio2+0x50e>
 8014b48:	9b01      	ldr	r3, [sp, #4]
 8014b4a:	9a01      	ldr	r2, [sp, #4]
 8014b4c:	601d      	str	r5, [r3, #0]
 8014b4e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8014b52:	605c      	str	r4, [r3, #4]
 8014b54:	609f      	str	r7, [r3, #8]
 8014b56:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8014b5a:	60d3      	str	r3, [r2, #12]
 8014b5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014b60:	6110      	str	r0, [r2, #16]
 8014b62:	6153      	str	r3, [r2, #20]
 8014b64:	e72e      	b.n	80149c4 <__kernel_rem_pio2+0x4d4>
 8014b66:	bf00      	nop
 8014b68:	41700000 	.word	0x41700000
 8014b6c:	3e700000 	.word	0x3e700000

08014b70 <__kernel_sin>:
 8014b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b74:	ed2d 8b04 	vpush	{d8-d9}
 8014b78:	eeb0 8a41 	vmov.f32	s16, s2
 8014b7c:	eef0 8a61 	vmov.f32	s17, s3
 8014b80:	ec55 4b10 	vmov	r4, r5, d0
 8014b84:	b083      	sub	sp, #12
 8014b86:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014b8a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8014b8e:	9001      	str	r0, [sp, #4]
 8014b90:	da06      	bge.n	8014ba0 <__kernel_sin+0x30>
 8014b92:	ee10 0a10 	vmov	r0, s0
 8014b96:	4629      	mov	r1, r5
 8014b98:	f7eb ffd0 	bl	8000b3c <__aeabi_d2iz>
 8014b9c:	2800      	cmp	r0, #0
 8014b9e:	d051      	beq.n	8014c44 <__kernel_sin+0xd4>
 8014ba0:	4622      	mov	r2, r4
 8014ba2:	462b      	mov	r3, r5
 8014ba4:	4620      	mov	r0, r4
 8014ba6:	4629      	mov	r1, r5
 8014ba8:	f7eb fd2e 	bl	8000608 <__aeabi_dmul>
 8014bac:	4682      	mov	sl, r0
 8014bae:	468b      	mov	fp, r1
 8014bb0:	4602      	mov	r2, r0
 8014bb2:	460b      	mov	r3, r1
 8014bb4:	4620      	mov	r0, r4
 8014bb6:	4629      	mov	r1, r5
 8014bb8:	f7eb fd26 	bl	8000608 <__aeabi_dmul>
 8014bbc:	a341      	add	r3, pc, #260	; (adr r3, 8014cc4 <__kernel_sin+0x154>)
 8014bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc2:	4680      	mov	r8, r0
 8014bc4:	4689      	mov	r9, r1
 8014bc6:	4650      	mov	r0, sl
 8014bc8:	4659      	mov	r1, fp
 8014bca:	f7eb fd1d 	bl	8000608 <__aeabi_dmul>
 8014bce:	a33f      	add	r3, pc, #252	; (adr r3, 8014ccc <__kernel_sin+0x15c>)
 8014bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd4:	f7eb fb60 	bl	8000298 <__aeabi_dsub>
 8014bd8:	4652      	mov	r2, sl
 8014bda:	465b      	mov	r3, fp
 8014bdc:	f7eb fd14 	bl	8000608 <__aeabi_dmul>
 8014be0:	a33c      	add	r3, pc, #240	; (adr r3, 8014cd4 <__kernel_sin+0x164>)
 8014be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014be6:	f7eb fb59 	bl	800029c <__adddf3>
 8014bea:	4652      	mov	r2, sl
 8014bec:	465b      	mov	r3, fp
 8014bee:	f7eb fd0b 	bl	8000608 <__aeabi_dmul>
 8014bf2:	a33a      	add	r3, pc, #232	; (adr r3, 8014cdc <__kernel_sin+0x16c>)
 8014bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bf8:	f7eb fb4e 	bl	8000298 <__aeabi_dsub>
 8014bfc:	4652      	mov	r2, sl
 8014bfe:	465b      	mov	r3, fp
 8014c00:	f7eb fd02 	bl	8000608 <__aeabi_dmul>
 8014c04:	a337      	add	r3, pc, #220	; (adr r3, 8014ce4 <__kernel_sin+0x174>)
 8014c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c0a:	f7eb fb47 	bl	800029c <__adddf3>
 8014c0e:	9b01      	ldr	r3, [sp, #4]
 8014c10:	4606      	mov	r6, r0
 8014c12:	460f      	mov	r7, r1
 8014c14:	b9eb      	cbnz	r3, 8014c52 <__kernel_sin+0xe2>
 8014c16:	4602      	mov	r2, r0
 8014c18:	460b      	mov	r3, r1
 8014c1a:	4650      	mov	r0, sl
 8014c1c:	4659      	mov	r1, fp
 8014c1e:	f7eb fcf3 	bl	8000608 <__aeabi_dmul>
 8014c22:	a325      	add	r3, pc, #148	; (adr r3, 8014cb8 <__kernel_sin+0x148>)
 8014c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c28:	f7eb fb36 	bl	8000298 <__aeabi_dsub>
 8014c2c:	4642      	mov	r2, r8
 8014c2e:	464b      	mov	r3, r9
 8014c30:	f7eb fcea 	bl	8000608 <__aeabi_dmul>
 8014c34:	4602      	mov	r2, r0
 8014c36:	460b      	mov	r3, r1
 8014c38:	4620      	mov	r0, r4
 8014c3a:	4629      	mov	r1, r5
 8014c3c:	f7eb fb2e 	bl	800029c <__adddf3>
 8014c40:	4604      	mov	r4, r0
 8014c42:	460d      	mov	r5, r1
 8014c44:	ec45 4b10 	vmov	d0, r4, r5
 8014c48:	b003      	add	sp, #12
 8014c4a:	ecbd 8b04 	vpop	{d8-d9}
 8014c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c52:	4b1b      	ldr	r3, [pc, #108]	; (8014cc0 <__kernel_sin+0x150>)
 8014c54:	ec51 0b18 	vmov	r0, r1, d8
 8014c58:	2200      	movs	r2, #0
 8014c5a:	f7eb fcd5 	bl	8000608 <__aeabi_dmul>
 8014c5e:	4632      	mov	r2, r6
 8014c60:	ec41 0b19 	vmov	d9, r0, r1
 8014c64:	463b      	mov	r3, r7
 8014c66:	4640      	mov	r0, r8
 8014c68:	4649      	mov	r1, r9
 8014c6a:	f7eb fccd 	bl	8000608 <__aeabi_dmul>
 8014c6e:	4602      	mov	r2, r0
 8014c70:	460b      	mov	r3, r1
 8014c72:	ec51 0b19 	vmov	r0, r1, d9
 8014c76:	f7eb fb0f 	bl	8000298 <__aeabi_dsub>
 8014c7a:	4652      	mov	r2, sl
 8014c7c:	465b      	mov	r3, fp
 8014c7e:	f7eb fcc3 	bl	8000608 <__aeabi_dmul>
 8014c82:	ec53 2b18 	vmov	r2, r3, d8
 8014c86:	f7eb fb07 	bl	8000298 <__aeabi_dsub>
 8014c8a:	a30b      	add	r3, pc, #44	; (adr r3, 8014cb8 <__kernel_sin+0x148>)
 8014c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c90:	4606      	mov	r6, r0
 8014c92:	460f      	mov	r7, r1
 8014c94:	4640      	mov	r0, r8
 8014c96:	4649      	mov	r1, r9
 8014c98:	f7eb fcb6 	bl	8000608 <__aeabi_dmul>
 8014c9c:	4602      	mov	r2, r0
 8014c9e:	460b      	mov	r3, r1
 8014ca0:	4630      	mov	r0, r6
 8014ca2:	4639      	mov	r1, r7
 8014ca4:	f7eb fafa 	bl	800029c <__adddf3>
 8014ca8:	4602      	mov	r2, r0
 8014caa:	460b      	mov	r3, r1
 8014cac:	4620      	mov	r0, r4
 8014cae:	4629      	mov	r1, r5
 8014cb0:	f7eb faf2 	bl	8000298 <__aeabi_dsub>
 8014cb4:	e7c4      	b.n	8014c40 <__kernel_sin+0xd0>
 8014cb6:	bf00      	nop
 8014cb8:	55555549 	.word	0x55555549
 8014cbc:	3fc55555 	.word	0x3fc55555
 8014cc0:	3fe00000 	.word	0x3fe00000
 8014cc4:	5acfd57c 	.word	0x5acfd57c
 8014cc8:	3de5d93a 	.word	0x3de5d93a
 8014ccc:	8a2b9ceb 	.word	0x8a2b9ceb
 8014cd0:	3e5ae5e6 	.word	0x3e5ae5e6
 8014cd4:	57b1fe7d 	.word	0x57b1fe7d
 8014cd8:	3ec71de3 	.word	0x3ec71de3
 8014cdc:	19c161d5 	.word	0x19c161d5
 8014ce0:	3f2a01a0 	.word	0x3f2a01a0
 8014ce4:	1110f8a6 	.word	0x1110f8a6
 8014ce8:	3f811111 	.word	0x3f811111

08014cec <__kernel_cosf>:
 8014cec:	ee10 3a10 	vmov	r3, s0
 8014cf0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014cf4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8014cf8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8014cfc:	da05      	bge.n	8014d0a <__kernel_cosf+0x1e>
 8014cfe:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014d02:	ee17 2a90 	vmov	r2, s15
 8014d06:	2a00      	cmp	r2, #0
 8014d08:	d03d      	beq.n	8014d86 <__kernel_cosf+0x9a>
 8014d0a:	ee60 5a00 	vmul.f32	s11, s0, s0
 8014d0e:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8014d8c <__kernel_cosf+0xa0>
 8014d12:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8014d90 <__kernel_cosf+0xa4>
 8014d16:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8014d94 <__kernel_cosf+0xa8>
 8014d1a:	4a1f      	ldr	r2, [pc, #124]	; (8014d98 <__kernel_cosf+0xac>)
 8014d1c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8014d20:	4293      	cmp	r3, r2
 8014d22:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8014d9c <__kernel_cosf+0xb0>
 8014d26:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014d2a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8014da0 <__kernel_cosf+0xb4>
 8014d2e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8014d32:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8014da4 <__kernel_cosf+0xb8>
 8014d36:	eee7 7a25 	vfma.f32	s15, s14, s11
 8014d3a:	eeb0 7a66 	vmov.f32	s14, s13
 8014d3e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8014d42:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8014d46:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8014d4a:	ee67 6a25 	vmul.f32	s13, s14, s11
 8014d4e:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8014d52:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8014d56:	dc04      	bgt.n	8014d62 <__kernel_cosf+0x76>
 8014d58:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8014d5c:	ee36 0a47 	vsub.f32	s0, s12, s14
 8014d60:	4770      	bx	lr
 8014d62:	4a11      	ldr	r2, [pc, #68]	; (8014da8 <__kernel_cosf+0xbc>)
 8014d64:	4293      	cmp	r3, r2
 8014d66:	bfda      	itte	le
 8014d68:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8014d6c:	ee06 3a90 	vmovle	s13, r3
 8014d70:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8014d74:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014d78:	ee36 0a66 	vsub.f32	s0, s12, s13
 8014d7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014d80:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014d84:	4770      	bx	lr
 8014d86:	eeb0 0a46 	vmov.f32	s0, s12
 8014d8a:	4770      	bx	lr
 8014d8c:	ad47d74e 	.word	0xad47d74e
 8014d90:	310f74f6 	.word	0x310f74f6
 8014d94:	3d2aaaab 	.word	0x3d2aaaab
 8014d98:	3e999999 	.word	0x3e999999
 8014d9c:	b493f27c 	.word	0xb493f27c
 8014da0:	37d00d01 	.word	0x37d00d01
 8014da4:	bab60b61 	.word	0xbab60b61
 8014da8:	3f480000 	.word	0x3f480000

08014dac <__kernel_rem_pio2f>:
 8014dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014db0:	ed2d 8b04 	vpush	{d8-d9}
 8014db4:	b0d7      	sub	sp, #348	; 0x15c
 8014db6:	4616      	mov	r6, r2
 8014db8:	4698      	mov	r8, r3
 8014dba:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8014dbc:	4bbb      	ldr	r3, [pc, #748]	; (80150ac <__kernel_rem_pio2f+0x300>)
 8014dbe:	9001      	str	r0, [sp, #4]
 8014dc0:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 8014dc4:	1d33      	adds	r3, r6, #4
 8014dc6:	460d      	mov	r5, r1
 8014dc8:	f108 39ff 	add.w	r9, r8, #4294967295	; 0xffffffff
 8014dcc:	db29      	blt.n	8014e22 <__kernel_rem_pio2f+0x76>
 8014dce:	1ef1      	subs	r1, r6, #3
 8014dd0:	bf48      	it	mi
 8014dd2:	1d31      	addmi	r1, r6, #4
 8014dd4:	10c9      	asrs	r1, r1, #3
 8014dd6:	1c4c      	adds	r4, r1, #1
 8014dd8:	00e3      	lsls	r3, r4, #3
 8014dda:	9302      	str	r3, [sp, #8]
 8014ddc:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8014dde:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 80150bc <__kernel_rem_pio2f+0x310>
 8014de2:	eba1 0009 	sub.w	r0, r1, r9
 8014de6:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 8014dea:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 8014dee:	eb07 0c09 	add.w	ip, r7, r9
 8014df2:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 8014df6:	2300      	movs	r3, #0
 8014df8:	4563      	cmp	r3, ip
 8014dfa:	dd14      	ble.n	8014e26 <__kernel_rem_pio2f+0x7a>
 8014dfc:	ab1a      	add	r3, sp, #104	; 0x68
 8014dfe:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8014e02:	46cc      	mov	ip, r9
 8014e04:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 8014e08:	f1c8 0b01 	rsb	fp, r8, #1
 8014e0c:	eb0b 020c 	add.w	r2, fp, ip
 8014e10:	4297      	cmp	r7, r2
 8014e12:	db27      	blt.n	8014e64 <__kernel_rem_pio2f+0xb8>
 8014e14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8014e18:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80150bc <__kernel_rem_pio2f+0x310>
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	2200      	movs	r2, #0
 8014e20:	e016      	b.n	8014e50 <__kernel_rem_pio2f+0xa4>
 8014e22:	2100      	movs	r1, #0
 8014e24:	e7d7      	b.n	8014dd6 <__kernel_rem_pio2f+0x2a>
 8014e26:	42d8      	cmn	r0, r3
 8014e28:	bf5d      	ittte	pl
 8014e2a:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 8014e2e:	ee07 2a90 	vmovpl	s15, r2
 8014e32:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8014e36:	eef0 7a47 	vmovmi.f32	s15, s14
 8014e3a:	ecea 7a01 	vstmia	sl!, {s15}
 8014e3e:	3301      	adds	r3, #1
 8014e40:	e7da      	b.n	8014df8 <__kernel_rem_pio2f+0x4c>
 8014e42:	ecfe 6a01 	vldmia	lr!, {s13}
 8014e46:	ed90 7a00 	vldr	s14, [r0]
 8014e4a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014e4e:	3201      	adds	r2, #1
 8014e50:	454a      	cmp	r2, r9
 8014e52:	f1a0 0004 	sub.w	r0, r0, #4
 8014e56:	ddf4      	ble.n	8014e42 <__kernel_rem_pio2f+0x96>
 8014e58:	ecea 7a01 	vstmia	sl!, {s15}
 8014e5c:	3304      	adds	r3, #4
 8014e5e:	f10c 0c01 	add.w	ip, ip, #1
 8014e62:	e7d3      	b.n	8014e0c <__kernel_rem_pio2f+0x60>
 8014e64:	ab06      	add	r3, sp, #24
 8014e66:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8014e6a:	9304      	str	r3, [sp, #16]
 8014e6c:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8014e6e:	eddf 8a92 	vldr	s17, [pc, #584]	; 80150b8 <__kernel_rem_pio2f+0x30c>
 8014e72:	ed9f 9a90 	vldr	s18, [pc, #576]	; 80150b4 <__kernel_rem_pio2f+0x308>
 8014e76:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8014e7a:	9303      	str	r3, [sp, #12]
 8014e7c:	46ba      	mov	sl, r7
 8014e7e:	ab56      	add	r3, sp, #344	; 0x158
 8014e80:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8014e84:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8014e88:	ab06      	add	r3, sp, #24
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	4652      	mov	r2, sl
 8014e8e:	2a00      	cmp	r2, #0
 8014e90:	dc51      	bgt.n	8014f36 <__kernel_rem_pio2f+0x18a>
 8014e92:	4620      	mov	r0, r4
 8014e94:	9305      	str	r3, [sp, #20]
 8014e96:	f000 fc99 	bl	80157cc <scalbnf>
 8014e9a:	eeb0 8a40 	vmov.f32	s16, s0
 8014e9e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8014ea2:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014ea6:	f000 fc49 	bl	801573c <floorf>
 8014eaa:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8014eae:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014eb2:	2c00      	cmp	r4, #0
 8014eb4:	9b05      	ldr	r3, [sp, #20]
 8014eb6:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014eba:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8014ebe:	edcd 7a00 	vstr	s15, [sp]
 8014ec2:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014ec6:	dd4b      	ble.n	8014f60 <__kernel_rem_pio2f+0x1b4>
 8014ec8:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 8014ecc:	aa06      	add	r2, sp, #24
 8014ece:	f1c4 0e08 	rsb	lr, r4, #8
 8014ed2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8014ed6:	ee17 1a90 	vmov	r1, s15
 8014eda:	fa42 f00e 	asr.w	r0, r2, lr
 8014ede:	4401      	add	r1, r0
 8014ee0:	9100      	str	r1, [sp, #0]
 8014ee2:	fa00 f00e 	lsl.w	r0, r0, lr
 8014ee6:	a906      	add	r1, sp, #24
 8014ee8:	1a12      	subs	r2, r2, r0
 8014eea:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8014eee:	f1c4 0007 	rsb	r0, r4, #7
 8014ef2:	fa42 fb00 	asr.w	fp, r2, r0
 8014ef6:	f1bb 0f00 	cmp.w	fp, #0
 8014efa:	dd43      	ble.n	8014f84 <__kernel_rem_pio2f+0x1d8>
 8014efc:	9a00      	ldr	r2, [sp, #0]
 8014efe:	f04f 0e00 	mov.w	lr, #0
 8014f02:	3201      	adds	r2, #1
 8014f04:	9200      	str	r2, [sp, #0]
 8014f06:	4670      	mov	r0, lr
 8014f08:	45f2      	cmp	sl, lr
 8014f0a:	dc6c      	bgt.n	8014fe6 <__kernel_rem_pio2f+0x23a>
 8014f0c:	2c00      	cmp	r4, #0
 8014f0e:	dd04      	ble.n	8014f1a <__kernel_rem_pio2f+0x16e>
 8014f10:	2c01      	cmp	r4, #1
 8014f12:	d079      	beq.n	8015008 <__kernel_rem_pio2f+0x25c>
 8014f14:	2c02      	cmp	r4, #2
 8014f16:	f000 8082 	beq.w	801501e <__kernel_rem_pio2f+0x272>
 8014f1a:	f1bb 0f02 	cmp.w	fp, #2
 8014f1e:	d131      	bne.n	8014f84 <__kernel_rem_pio2f+0x1d8>
 8014f20:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014f24:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014f28:	b360      	cbz	r0, 8014f84 <__kernel_rem_pio2f+0x1d8>
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	f000 fc4e 	bl	80157cc <scalbnf>
 8014f30:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014f34:	e026      	b.n	8014f84 <__kernel_rem_pio2f+0x1d8>
 8014f36:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014f3a:	3a01      	subs	r2, #1
 8014f3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014f40:	a942      	add	r1, sp, #264	; 0x108
 8014f42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014f46:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 8014f4a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014f4e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014f52:	eca0 0a01 	vstmia	r0!, {s0}
 8014f56:	ed9c 0a00 	vldr	s0, [ip]
 8014f5a:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014f5e:	e796      	b.n	8014e8e <__kernel_rem_pio2f+0xe2>
 8014f60:	d107      	bne.n	8014f72 <__kernel_rem_pio2f+0x1c6>
 8014f62:	f10a 32ff 	add.w	r2, sl, #4294967295	; 0xffffffff
 8014f66:	a906      	add	r1, sp, #24
 8014f68:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8014f6c:	ea4f 2b22 	mov.w	fp, r2, asr #8
 8014f70:	e7c1      	b.n	8014ef6 <__kernel_rem_pio2f+0x14a>
 8014f72:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014f76:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f7e:	da2f      	bge.n	8014fe0 <__kernel_rem_pio2f+0x234>
 8014f80:	f04f 0b00 	mov.w	fp, #0
 8014f84:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014f8c:	f040 8098 	bne.w	80150c0 <__kernel_rem_pio2f+0x314>
 8014f90:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8014f94:	469c      	mov	ip, r3
 8014f96:	2200      	movs	r2, #0
 8014f98:	45bc      	cmp	ip, r7
 8014f9a:	da48      	bge.n	801502e <__kernel_rem_pio2f+0x282>
 8014f9c:	2a00      	cmp	r2, #0
 8014f9e:	d05f      	beq.n	8015060 <__kernel_rem_pio2f+0x2b4>
 8014fa0:	aa06      	add	r2, sp, #24
 8014fa2:	3c08      	subs	r4, #8
 8014fa4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8014fa8:	2900      	cmp	r1, #0
 8014faa:	d07d      	beq.n	80150a8 <__kernel_rem_pio2f+0x2fc>
 8014fac:	4620      	mov	r0, r4
 8014fae:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014fb2:	9301      	str	r3, [sp, #4]
 8014fb4:	f000 fc0a 	bl	80157cc <scalbnf>
 8014fb8:	9b01      	ldr	r3, [sp, #4]
 8014fba:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80150b8 <__kernel_rem_pio2f+0x30c>
 8014fbe:	4619      	mov	r1, r3
 8014fc0:	2900      	cmp	r1, #0
 8014fc2:	f280 80af 	bge.w	8015124 <__kernel_rem_pio2f+0x378>
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	2400      	movs	r4, #0
 8014fca:	2800      	cmp	r0, #0
 8014fcc:	f2c0 80d0 	blt.w	8015170 <__kernel_rem_pio2f+0x3c4>
 8014fd0:	a942      	add	r1, sp, #264	; 0x108
 8014fd2:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 8014fd6:	4a36      	ldr	r2, [pc, #216]	; (80150b0 <__kernel_rem_pio2f+0x304>)
 8014fd8:	eddf 7a38 	vldr	s15, [pc, #224]	; 80150bc <__kernel_rem_pio2f+0x310>
 8014fdc:	2100      	movs	r1, #0
 8014fde:	e0bb      	b.n	8015158 <__kernel_rem_pio2f+0x3ac>
 8014fe0:	f04f 0b02 	mov.w	fp, #2
 8014fe4:	e78a      	b.n	8014efc <__kernel_rem_pio2f+0x150>
 8014fe6:	681a      	ldr	r2, [r3, #0]
 8014fe8:	b948      	cbnz	r0, 8014ffe <__kernel_rem_pio2f+0x252>
 8014fea:	b11a      	cbz	r2, 8014ff4 <__kernel_rem_pio2f+0x248>
 8014fec:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8014ff0:	601a      	str	r2, [r3, #0]
 8014ff2:	2201      	movs	r2, #1
 8014ff4:	f10e 0e01 	add.w	lr, lr, #1
 8014ff8:	3304      	adds	r3, #4
 8014ffa:	4610      	mov	r0, r2
 8014ffc:	e784      	b.n	8014f08 <__kernel_rem_pio2f+0x15c>
 8014ffe:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 8015002:	601a      	str	r2, [r3, #0]
 8015004:	4602      	mov	r2, r0
 8015006:	e7f5      	b.n	8014ff4 <__kernel_rem_pio2f+0x248>
 8015008:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 801500c:	ab06      	add	r3, sp, #24
 801500e:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8015012:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015016:	aa06      	add	r2, sp, #24
 8015018:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 801501c:	e77d      	b.n	8014f1a <__kernel_rem_pio2f+0x16e>
 801501e:	f10a 3cff 	add.w	ip, sl, #4294967295	; 0xffffffff
 8015022:	ab06      	add	r3, sp, #24
 8015024:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8015028:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801502c:	e7f3      	b.n	8015016 <__kernel_rem_pio2f+0x26a>
 801502e:	a906      	add	r1, sp, #24
 8015030:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8015034:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8015038:	4302      	orrs	r2, r0
 801503a:	e7ad      	b.n	8014f98 <__kernel_rem_pio2f+0x1ec>
 801503c:	3001      	adds	r0, #1
 801503e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015042:	2a00      	cmp	r2, #0
 8015044:	d0fa      	beq.n	801503c <__kernel_rem_pio2f+0x290>
 8015046:	a91a      	add	r1, sp, #104	; 0x68
 8015048:	eb0a 0208 	add.w	r2, sl, r8
 801504c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8015050:	f10a 0301 	add.w	r3, sl, #1
 8015054:	eb0a 0100 	add.w	r1, sl, r0
 8015058:	4299      	cmp	r1, r3
 801505a:	da04      	bge.n	8015066 <__kernel_rem_pio2f+0x2ba>
 801505c:	468a      	mov	sl, r1
 801505e:	e70e      	b.n	8014e7e <__kernel_rem_pio2f+0xd2>
 8015060:	9b04      	ldr	r3, [sp, #16]
 8015062:	2001      	movs	r0, #1
 8015064:	e7eb      	b.n	801503e <__kernel_rem_pio2f+0x292>
 8015066:	9803      	ldr	r0, [sp, #12]
 8015068:	f8dd c004 	ldr.w	ip, [sp, #4]
 801506c:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8015070:	9000      	str	r0, [sp, #0]
 8015072:	ee07 0a90 	vmov	s15, r0
 8015076:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801507a:	2000      	movs	r0, #0
 801507c:	ece2 7a01 	vstmia	r2!, {s15}
 8015080:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80150bc <__kernel_rem_pio2f+0x310>
 8015084:	4696      	mov	lr, r2
 8015086:	4548      	cmp	r0, r9
 8015088:	dd06      	ble.n	8015098 <__kernel_rem_pio2f+0x2ec>
 801508a:	a842      	add	r0, sp, #264	; 0x108
 801508c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8015090:	edc0 7a00 	vstr	s15, [r0]
 8015094:	3301      	adds	r3, #1
 8015096:	e7df      	b.n	8015058 <__kernel_rem_pio2f+0x2ac>
 8015098:	ecfc 6a01 	vldmia	ip!, {s13}
 801509c:	ed3e 7a01 	vldmdb	lr!, {s14}
 80150a0:	3001      	adds	r0, #1
 80150a2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80150a6:	e7ee      	b.n	8015086 <__kernel_rem_pio2f+0x2da>
 80150a8:	3b01      	subs	r3, #1
 80150aa:	e779      	b.n	8014fa0 <__kernel_rem_pio2f+0x1f4>
 80150ac:	080165a4 	.word	0x080165a4
 80150b0:	08016578 	.word	0x08016578
 80150b4:	43800000 	.word	0x43800000
 80150b8:	3b800000 	.word	0x3b800000
 80150bc:	00000000 	.word	0x00000000
 80150c0:	9b02      	ldr	r3, [sp, #8]
 80150c2:	eeb0 0a48 	vmov.f32	s0, s16
 80150c6:	1b98      	subs	r0, r3, r6
 80150c8:	f000 fb80 	bl	80157cc <scalbnf>
 80150cc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80150b4 <__kernel_rem_pio2f+0x308>
 80150d0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80150d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150d8:	db1b      	blt.n	8015112 <__kernel_rem_pio2f+0x366>
 80150da:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80150b8 <__kernel_rem_pio2f+0x30c>
 80150de:	ee60 7a27 	vmul.f32	s15, s0, s15
 80150e2:	aa06      	add	r2, sp, #24
 80150e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80150e8:	a906      	add	r1, sp, #24
 80150ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80150ee:	3408      	adds	r4, #8
 80150f0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80150f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80150f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80150fc:	ee10 3a10 	vmov	r3, s0
 8015100:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8015104:	ee17 2a90 	vmov	r2, s15
 8015108:	f10a 0301 	add.w	r3, sl, #1
 801510c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015110:	e74c      	b.n	8014fac <__kernel_rem_pio2f+0x200>
 8015112:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015116:	aa06      	add	r2, sp, #24
 8015118:	ee10 3a10 	vmov	r3, s0
 801511c:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 8015120:	4653      	mov	r3, sl
 8015122:	e743      	b.n	8014fac <__kernel_rem_pio2f+0x200>
 8015124:	aa42      	add	r2, sp, #264	; 0x108
 8015126:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801512a:	aa06      	add	r2, sp, #24
 801512c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8015130:	9201      	str	r2, [sp, #4]
 8015132:	ee07 2a90 	vmov	s15, r2
 8015136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801513a:	3901      	subs	r1, #1
 801513c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8015140:	ee20 0a07 	vmul.f32	s0, s0, s14
 8015144:	edc0 7a00 	vstr	s15, [r0]
 8015148:	e73a      	b.n	8014fc0 <__kernel_rem_pio2f+0x214>
 801514a:	ecf2 6a01 	vldmia	r2!, {s13}
 801514e:	ecb6 7a01 	vldmia	r6!, {s14}
 8015152:	eee6 7a87 	vfma.f32	s15, s13, s14
 8015156:	3101      	adds	r1, #1
 8015158:	42b9      	cmp	r1, r7
 801515a:	dc01      	bgt.n	8015160 <__kernel_rem_pio2f+0x3b4>
 801515c:	428c      	cmp	r4, r1
 801515e:	daf4      	bge.n	801514a <__kernel_rem_pio2f+0x39e>
 8015160:	aa56      	add	r2, sp, #344	; 0x158
 8015162:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8015166:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 801516a:	3801      	subs	r0, #1
 801516c:	3401      	adds	r4, #1
 801516e:	e72c      	b.n	8014fca <__kernel_rem_pio2f+0x21e>
 8015170:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8015172:	2a02      	cmp	r2, #2
 8015174:	dc0a      	bgt.n	801518c <__kernel_rem_pio2f+0x3e0>
 8015176:	2a00      	cmp	r2, #0
 8015178:	dc61      	bgt.n	801523e <__kernel_rem_pio2f+0x492>
 801517a:	d03c      	beq.n	80151f6 <__kernel_rem_pio2f+0x44a>
 801517c:	9b00      	ldr	r3, [sp, #0]
 801517e:	f003 0007 	and.w	r0, r3, #7
 8015182:	b057      	add	sp, #348	; 0x15c
 8015184:	ecbd 8b04 	vpop	{d8-d9}
 8015188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801518c:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801518e:	2a03      	cmp	r2, #3
 8015190:	d1f4      	bne.n	801517c <__kernel_rem_pio2f+0x3d0>
 8015192:	aa2e      	add	r2, sp, #184	; 0xb8
 8015194:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8015198:	4608      	mov	r0, r1
 801519a:	461c      	mov	r4, r3
 801519c:	2c00      	cmp	r4, #0
 801519e:	f1a0 0004 	sub.w	r0, r0, #4
 80151a2:	dc59      	bgt.n	8015258 <__kernel_rem_pio2f+0x4ac>
 80151a4:	4618      	mov	r0, r3
 80151a6:	2801      	cmp	r0, #1
 80151a8:	f1a1 0104 	sub.w	r1, r1, #4
 80151ac:	dc64      	bgt.n	8015278 <__kernel_rem_pio2f+0x4cc>
 80151ae:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 80150bc <__kernel_rem_pio2f+0x310>
 80151b2:	2b01      	cmp	r3, #1
 80151b4:	dc70      	bgt.n	8015298 <__kernel_rem_pio2f+0x4ec>
 80151b6:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 80151ba:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 80151be:	f1bb 0f00 	cmp.w	fp, #0
 80151c2:	d172      	bne.n	80152aa <__kernel_rem_pio2f+0x4fe>
 80151c4:	edc5 6a00 	vstr	s13, [r5]
 80151c8:	ed85 7a01 	vstr	s14, [r5, #4]
 80151cc:	edc5 7a02 	vstr	s15, [r5, #8]
 80151d0:	e7d4      	b.n	801517c <__kernel_rem_pio2f+0x3d0>
 80151d2:	aa2e      	add	r2, sp, #184	; 0xb8
 80151d4:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80151d8:	ed91 7a00 	vldr	s14, [r1]
 80151dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80151e0:	3b01      	subs	r3, #1
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	daf5      	bge.n	80151d2 <__kernel_rem_pio2f+0x426>
 80151e6:	f1bb 0f00 	cmp.w	fp, #0
 80151ea:	d001      	beq.n	80151f0 <__kernel_rem_pio2f+0x444>
 80151ec:	eef1 7a67 	vneg.f32	s15, s15
 80151f0:	edc5 7a00 	vstr	s15, [r5]
 80151f4:	e7c2      	b.n	801517c <__kernel_rem_pio2f+0x3d0>
 80151f6:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 80150bc <__kernel_rem_pio2f+0x310>
 80151fa:	e7f2      	b.n	80151e2 <__kernel_rem_pio2f+0x436>
 80151fc:	aa2e      	add	r2, sp, #184	; 0xb8
 80151fe:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8015202:	edd0 7a00 	vldr	s15, [r0]
 8015206:	ee37 7a27 	vadd.f32	s14, s14, s15
 801520a:	3901      	subs	r1, #1
 801520c:	2900      	cmp	r1, #0
 801520e:	daf5      	bge.n	80151fc <__kernel_rem_pio2f+0x450>
 8015210:	f1bb 0f00 	cmp.w	fp, #0
 8015214:	d017      	beq.n	8015246 <__kernel_rem_pio2f+0x49a>
 8015216:	eef1 7a47 	vneg.f32	s15, s14
 801521a:	edc5 7a00 	vstr	s15, [r5]
 801521e:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 8015222:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015226:	a82f      	add	r0, sp, #188	; 0xbc
 8015228:	2101      	movs	r1, #1
 801522a:	428b      	cmp	r3, r1
 801522c:	da0e      	bge.n	801524c <__kernel_rem_pio2f+0x4a0>
 801522e:	f1bb 0f00 	cmp.w	fp, #0
 8015232:	d001      	beq.n	8015238 <__kernel_rem_pio2f+0x48c>
 8015234:	eef1 7a67 	vneg.f32	s15, s15
 8015238:	edc5 7a01 	vstr	s15, [r5, #4]
 801523c:	e79e      	b.n	801517c <__kernel_rem_pio2f+0x3d0>
 801523e:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 80150bc <__kernel_rem_pio2f+0x310>
 8015242:	4619      	mov	r1, r3
 8015244:	e7e2      	b.n	801520c <__kernel_rem_pio2f+0x460>
 8015246:	eef0 7a47 	vmov.f32	s15, s14
 801524a:	e7e6      	b.n	801521a <__kernel_rem_pio2f+0x46e>
 801524c:	ecb0 7a01 	vldmia	r0!, {s14}
 8015250:	3101      	adds	r1, #1
 8015252:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015256:	e7e8      	b.n	801522a <__kernel_rem_pio2f+0x47e>
 8015258:	edd0 7a00 	vldr	s15, [r0]
 801525c:	edd0 6a01 	vldr	s13, [r0, #4]
 8015260:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015264:	3c01      	subs	r4, #1
 8015266:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801526a:	ed80 7a00 	vstr	s14, [r0]
 801526e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015272:	edc0 7a01 	vstr	s15, [r0, #4]
 8015276:	e791      	b.n	801519c <__kernel_rem_pio2f+0x3f0>
 8015278:	edd1 7a00 	vldr	s15, [r1]
 801527c:	edd1 6a01 	vldr	s13, [r1, #4]
 8015280:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8015284:	3801      	subs	r0, #1
 8015286:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801528a:	ed81 7a00 	vstr	s14, [r1]
 801528e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015292:	edc1 7a01 	vstr	s15, [r1, #4]
 8015296:	e786      	b.n	80151a6 <__kernel_rem_pio2f+0x3fa>
 8015298:	aa2e      	add	r2, sp, #184	; 0xb8
 801529a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801529e:	ed91 7a00 	vldr	s14, [r1]
 80152a2:	3b01      	subs	r3, #1
 80152a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80152a8:	e783      	b.n	80151b2 <__kernel_rem_pio2f+0x406>
 80152aa:	eef1 6a66 	vneg.f32	s13, s13
 80152ae:	eeb1 7a47 	vneg.f32	s14, s14
 80152b2:	edc5 6a00 	vstr	s13, [r5]
 80152b6:	ed85 7a01 	vstr	s14, [r5, #4]
 80152ba:	eef1 7a67 	vneg.f32	s15, s15
 80152be:	e785      	b.n	80151cc <__kernel_rem_pio2f+0x420>

080152c0 <__kernel_sinf>:
 80152c0:	ee10 3a10 	vmov	r3, s0
 80152c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80152c8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80152cc:	da04      	bge.n	80152d8 <__kernel_sinf+0x18>
 80152ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80152d2:	ee17 3a90 	vmov	r3, s15
 80152d6:	b35b      	cbz	r3, 8015330 <__kernel_sinf+0x70>
 80152d8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80152dc:	eddf 7a15 	vldr	s15, [pc, #84]	; 8015334 <__kernel_sinf+0x74>
 80152e0:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8015338 <__kernel_sinf+0x78>
 80152e4:	eea7 6a27 	vfma.f32	s12, s14, s15
 80152e8:	eddf 7a14 	vldr	s15, [pc, #80]	; 801533c <__kernel_sinf+0x7c>
 80152ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 80152f0:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8015340 <__kernel_sinf+0x80>
 80152f4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80152f8:	eddf 7a12 	vldr	s15, [pc, #72]	; 8015344 <__kernel_sinf+0x84>
 80152fc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8015300:	eee6 7a07 	vfma.f32	s15, s12, s14
 8015304:	b930      	cbnz	r0, 8015314 <__kernel_sinf+0x54>
 8015306:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8015348 <__kernel_sinf+0x88>
 801530a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801530e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8015312:	4770      	bx	lr
 8015314:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8015318:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801531c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8015320:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8015324:	eddf 7a09 	vldr	s15, [pc, #36]	; 801534c <__kernel_sinf+0x8c>
 8015328:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801532c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8015330:	4770      	bx	lr
 8015332:	bf00      	nop
 8015334:	2f2ec9d3 	.word	0x2f2ec9d3
 8015338:	b2d72f34 	.word	0xb2d72f34
 801533c:	3638ef1b 	.word	0x3638ef1b
 8015340:	b9500d01 	.word	0xb9500d01
 8015344:	3c088889 	.word	0x3c088889
 8015348:	be2aaaab 	.word	0xbe2aaaab
 801534c:	3e2aaaab 	.word	0x3e2aaaab

08015350 <fabs>:
 8015350:	ec51 0b10 	vmov	r0, r1, d0
 8015354:	ee10 2a10 	vmov	r2, s0
 8015358:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801535c:	ec43 2b10 	vmov	d0, r2, r3
 8015360:	4770      	bx	lr

08015362 <finite>:
 8015362:	b082      	sub	sp, #8
 8015364:	ed8d 0b00 	vstr	d0, [sp]
 8015368:	9801      	ldr	r0, [sp, #4]
 801536a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801536e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8015372:	0fc0      	lsrs	r0, r0, #31
 8015374:	b002      	add	sp, #8
 8015376:	4770      	bx	lr

08015378 <floor>:
 8015378:	ec51 0b10 	vmov	r0, r1, d0
 801537c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015380:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8015384:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8015388:	2e13      	cmp	r6, #19
 801538a:	ee10 5a10 	vmov	r5, s0
 801538e:	ee10 8a10 	vmov	r8, s0
 8015392:	460c      	mov	r4, r1
 8015394:	dc32      	bgt.n	80153fc <floor+0x84>
 8015396:	2e00      	cmp	r6, #0
 8015398:	da14      	bge.n	80153c4 <floor+0x4c>
 801539a:	a333      	add	r3, pc, #204	; (adr r3, 8015468 <floor+0xf0>)
 801539c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153a0:	f7ea ff7c 	bl	800029c <__adddf3>
 80153a4:	2200      	movs	r2, #0
 80153a6:	2300      	movs	r3, #0
 80153a8:	f7eb fbbe 	bl	8000b28 <__aeabi_dcmpgt>
 80153ac:	b138      	cbz	r0, 80153be <floor+0x46>
 80153ae:	2c00      	cmp	r4, #0
 80153b0:	da57      	bge.n	8015462 <floor+0xea>
 80153b2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80153b6:	431d      	orrs	r5, r3
 80153b8:	d001      	beq.n	80153be <floor+0x46>
 80153ba:	4c2d      	ldr	r4, [pc, #180]	; (8015470 <floor+0xf8>)
 80153bc:	2500      	movs	r5, #0
 80153be:	4621      	mov	r1, r4
 80153c0:	4628      	mov	r0, r5
 80153c2:	e025      	b.n	8015410 <floor+0x98>
 80153c4:	4f2b      	ldr	r7, [pc, #172]	; (8015474 <floor+0xfc>)
 80153c6:	4137      	asrs	r7, r6
 80153c8:	ea01 0307 	and.w	r3, r1, r7
 80153cc:	4303      	orrs	r3, r0
 80153ce:	d01f      	beq.n	8015410 <floor+0x98>
 80153d0:	a325      	add	r3, pc, #148	; (adr r3, 8015468 <floor+0xf0>)
 80153d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153d6:	f7ea ff61 	bl	800029c <__adddf3>
 80153da:	2200      	movs	r2, #0
 80153dc:	2300      	movs	r3, #0
 80153de:	f7eb fba3 	bl	8000b28 <__aeabi_dcmpgt>
 80153e2:	2800      	cmp	r0, #0
 80153e4:	d0eb      	beq.n	80153be <floor+0x46>
 80153e6:	2c00      	cmp	r4, #0
 80153e8:	bfbe      	ittt	lt
 80153ea:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80153ee:	fa43 f606 	asrlt.w	r6, r3, r6
 80153f2:	19a4      	addlt	r4, r4, r6
 80153f4:	ea24 0407 	bic.w	r4, r4, r7
 80153f8:	2500      	movs	r5, #0
 80153fa:	e7e0      	b.n	80153be <floor+0x46>
 80153fc:	2e33      	cmp	r6, #51	; 0x33
 80153fe:	dd0b      	ble.n	8015418 <floor+0xa0>
 8015400:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015404:	d104      	bne.n	8015410 <floor+0x98>
 8015406:	ee10 2a10 	vmov	r2, s0
 801540a:	460b      	mov	r3, r1
 801540c:	f7ea ff46 	bl	800029c <__adddf3>
 8015410:	ec41 0b10 	vmov	d0, r0, r1
 8015414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015418:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801541c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8015420:	fa23 f707 	lsr.w	r7, r3, r7
 8015424:	4207      	tst	r7, r0
 8015426:	d0f3      	beq.n	8015410 <floor+0x98>
 8015428:	a30f      	add	r3, pc, #60	; (adr r3, 8015468 <floor+0xf0>)
 801542a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801542e:	f7ea ff35 	bl	800029c <__adddf3>
 8015432:	2200      	movs	r2, #0
 8015434:	2300      	movs	r3, #0
 8015436:	f7eb fb77 	bl	8000b28 <__aeabi_dcmpgt>
 801543a:	2800      	cmp	r0, #0
 801543c:	d0bf      	beq.n	80153be <floor+0x46>
 801543e:	2c00      	cmp	r4, #0
 8015440:	da02      	bge.n	8015448 <floor+0xd0>
 8015442:	2e14      	cmp	r6, #20
 8015444:	d103      	bne.n	801544e <floor+0xd6>
 8015446:	3401      	adds	r4, #1
 8015448:	ea25 0507 	bic.w	r5, r5, r7
 801544c:	e7b7      	b.n	80153be <floor+0x46>
 801544e:	2301      	movs	r3, #1
 8015450:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8015454:	fa03 f606 	lsl.w	r6, r3, r6
 8015458:	4435      	add	r5, r6
 801545a:	4545      	cmp	r5, r8
 801545c:	bf38      	it	cc
 801545e:	18e4      	addcc	r4, r4, r3
 8015460:	e7f2      	b.n	8015448 <floor+0xd0>
 8015462:	2500      	movs	r5, #0
 8015464:	462c      	mov	r4, r5
 8015466:	e7aa      	b.n	80153be <floor+0x46>
 8015468:	8800759c 	.word	0x8800759c
 801546c:	7e37e43c 	.word	0x7e37e43c
 8015470:	bff00000 	.word	0xbff00000
 8015474:	000fffff 	.word	0x000fffff

08015478 <scalbn>:
 8015478:	b570      	push	{r4, r5, r6, lr}
 801547a:	ec55 4b10 	vmov	r4, r5, d0
 801547e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8015482:	4606      	mov	r6, r0
 8015484:	462b      	mov	r3, r5
 8015486:	b99a      	cbnz	r2, 80154b0 <scalbn+0x38>
 8015488:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801548c:	4323      	orrs	r3, r4
 801548e:	d036      	beq.n	80154fe <scalbn+0x86>
 8015490:	4b39      	ldr	r3, [pc, #228]	; (8015578 <scalbn+0x100>)
 8015492:	4629      	mov	r1, r5
 8015494:	ee10 0a10 	vmov	r0, s0
 8015498:	2200      	movs	r2, #0
 801549a:	f7eb f8b5 	bl	8000608 <__aeabi_dmul>
 801549e:	4b37      	ldr	r3, [pc, #220]	; (801557c <scalbn+0x104>)
 80154a0:	429e      	cmp	r6, r3
 80154a2:	4604      	mov	r4, r0
 80154a4:	460d      	mov	r5, r1
 80154a6:	da10      	bge.n	80154ca <scalbn+0x52>
 80154a8:	a32b      	add	r3, pc, #172	; (adr r3, 8015558 <scalbn+0xe0>)
 80154aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80154ae:	e03a      	b.n	8015526 <scalbn+0xae>
 80154b0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80154b4:	428a      	cmp	r2, r1
 80154b6:	d10c      	bne.n	80154d2 <scalbn+0x5a>
 80154b8:	ee10 2a10 	vmov	r2, s0
 80154bc:	4620      	mov	r0, r4
 80154be:	4629      	mov	r1, r5
 80154c0:	f7ea feec 	bl	800029c <__adddf3>
 80154c4:	4604      	mov	r4, r0
 80154c6:	460d      	mov	r5, r1
 80154c8:	e019      	b.n	80154fe <scalbn+0x86>
 80154ca:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80154ce:	460b      	mov	r3, r1
 80154d0:	3a36      	subs	r2, #54	; 0x36
 80154d2:	4432      	add	r2, r6
 80154d4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80154d8:	428a      	cmp	r2, r1
 80154da:	dd08      	ble.n	80154ee <scalbn+0x76>
 80154dc:	2d00      	cmp	r5, #0
 80154de:	a120      	add	r1, pc, #128	; (adr r1, 8015560 <scalbn+0xe8>)
 80154e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80154e4:	da1c      	bge.n	8015520 <scalbn+0xa8>
 80154e6:	a120      	add	r1, pc, #128	; (adr r1, 8015568 <scalbn+0xf0>)
 80154e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80154ec:	e018      	b.n	8015520 <scalbn+0xa8>
 80154ee:	2a00      	cmp	r2, #0
 80154f0:	dd08      	ble.n	8015504 <scalbn+0x8c>
 80154f2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80154f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80154fa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80154fe:	ec45 4b10 	vmov	d0, r4, r5
 8015502:	bd70      	pop	{r4, r5, r6, pc}
 8015504:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015508:	da19      	bge.n	801553e <scalbn+0xc6>
 801550a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801550e:	429e      	cmp	r6, r3
 8015510:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8015514:	dd0a      	ble.n	801552c <scalbn+0xb4>
 8015516:	a112      	add	r1, pc, #72	; (adr r1, 8015560 <scalbn+0xe8>)
 8015518:	e9d1 0100 	ldrd	r0, r1, [r1]
 801551c:	2b00      	cmp	r3, #0
 801551e:	d1e2      	bne.n	80154e6 <scalbn+0x6e>
 8015520:	a30f      	add	r3, pc, #60	; (adr r3, 8015560 <scalbn+0xe8>)
 8015522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015526:	f7eb f86f 	bl	8000608 <__aeabi_dmul>
 801552a:	e7cb      	b.n	80154c4 <scalbn+0x4c>
 801552c:	a10a      	add	r1, pc, #40	; (adr r1, 8015558 <scalbn+0xe0>)
 801552e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015532:	2b00      	cmp	r3, #0
 8015534:	d0b8      	beq.n	80154a8 <scalbn+0x30>
 8015536:	a10e      	add	r1, pc, #56	; (adr r1, 8015570 <scalbn+0xf8>)
 8015538:	e9d1 0100 	ldrd	r0, r1, [r1]
 801553c:	e7b4      	b.n	80154a8 <scalbn+0x30>
 801553e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015542:	3236      	adds	r2, #54	; 0x36
 8015544:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015548:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801554c:	4620      	mov	r0, r4
 801554e:	4b0c      	ldr	r3, [pc, #48]	; (8015580 <scalbn+0x108>)
 8015550:	2200      	movs	r2, #0
 8015552:	e7e8      	b.n	8015526 <scalbn+0xae>
 8015554:	f3af 8000 	nop.w
 8015558:	c2f8f359 	.word	0xc2f8f359
 801555c:	01a56e1f 	.word	0x01a56e1f
 8015560:	8800759c 	.word	0x8800759c
 8015564:	7e37e43c 	.word	0x7e37e43c
 8015568:	8800759c 	.word	0x8800759c
 801556c:	fe37e43c 	.word	0xfe37e43c
 8015570:	c2f8f359 	.word	0xc2f8f359
 8015574:	81a56e1f 	.word	0x81a56e1f
 8015578:	43500000 	.word	0x43500000
 801557c:	ffff3cb0 	.word	0xffff3cb0
 8015580:	3c900000 	.word	0x3c900000

08015584 <atanf>:
 8015584:	b538      	push	{r3, r4, r5, lr}
 8015586:	ee10 5a10 	vmov	r5, s0
 801558a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 801558e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8015592:	eef0 7a40 	vmov.f32	s15, s0
 8015596:	db10      	blt.n	80155ba <atanf+0x36>
 8015598:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801559c:	dd04      	ble.n	80155a8 <atanf+0x24>
 801559e:	ee70 7a00 	vadd.f32	s15, s0, s0
 80155a2:	eeb0 0a67 	vmov.f32	s0, s15
 80155a6:	bd38      	pop	{r3, r4, r5, pc}
 80155a8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80156e0 <atanf+0x15c>
 80155ac:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80156e4 <atanf+0x160>
 80155b0:	2d00      	cmp	r5, #0
 80155b2:	bfd8      	it	le
 80155b4:	eef0 7a40 	vmovle.f32	s15, s0
 80155b8:	e7f3      	b.n	80155a2 <atanf+0x1e>
 80155ba:	4b4b      	ldr	r3, [pc, #300]	; (80156e8 <atanf+0x164>)
 80155bc:	429c      	cmp	r4, r3
 80155be:	dc10      	bgt.n	80155e2 <atanf+0x5e>
 80155c0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 80155c4:	da0a      	bge.n	80155dc <atanf+0x58>
 80155c6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80156ec <atanf+0x168>
 80155ca:	ee30 7a07 	vadd.f32	s14, s0, s14
 80155ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80155d2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80155d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155da:	dce2      	bgt.n	80155a2 <atanf+0x1e>
 80155dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80155e0:	e013      	b.n	801560a <atanf+0x86>
 80155e2:	f000 f8a3 	bl	801572c <fabsf>
 80155e6:	4b42      	ldr	r3, [pc, #264]	; (80156f0 <atanf+0x16c>)
 80155e8:	429c      	cmp	r4, r3
 80155ea:	dc4f      	bgt.n	801568c <atanf+0x108>
 80155ec:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80155f0:	429c      	cmp	r4, r3
 80155f2:	dc41      	bgt.n	8015678 <atanf+0xf4>
 80155f4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80155f8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80155fc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015600:	2300      	movs	r3, #0
 8015602:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015606:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801560a:	1c5a      	adds	r2, r3, #1
 801560c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8015610:	eddf 5a38 	vldr	s11, [pc, #224]	; 80156f4 <atanf+0x170>
 8015614:	ed9f 6a38 	vldr	s12, [pc, #224]	; 80156f8 <atanf+0x174>
 8015618:	ed9f 5a38 	vldr	s10, [pc, #224]	; 80156fc <atanf+0x178>
 801561c:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8015700 <atanf+0x17c>
 8015620:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8015624:	eea7 6a25 	vfma.f32	s12, s14, s11
 8015628:	eddf 5a36 	vldr	s11, [pc, #216]	; 8015704 <atanf+0x180>
 801562c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8015630:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8015708 <atanf+0x184>
 8015634:	eea5 6a87 	vfma.f32	s12, s11, s14
 8015638:	eddf 5a34 	vldr	s11, [pc, #208]	; 801570c <atanf+0x188>
 801563c:	eee6 5a07 	vfma.f32	s11, s12, s14
 8015640:	ed9f 6a33 	vldr	s12, [pc, #204]	; 8015710 <atanf+0x18c>
 8015644:	eea5 6a87 	vfma.f32	s12, s11, s14
 8015648:	eddf 5a32 	vldr	s11, [pc, #200]	; 8015714 <atanf+0x190>
 801564c:	eee7 5a05 	vfma.f32	s11, s14, s10
 8015650:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8015718 <atanf+0x194>
 8015654:	eea5 5a87 	vfma.f32	s10, s11, s14
 8015658:	eddf 5a30 	vldr	s11, [pc, #192]	; 801571c <atanf+0x198>
 801565c:	eee5 5a07 	vfma.f32	s11, s10, s14
 8015660:	eea5 0a87 	vfma.f32	s0, s11, s14
 8015664:	ee20 0a07 	vmul.f32	s0, s0, s14
 8015668:	eea6 0a26 	vfma.f32	s0, s12, s13
 801566c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8015670:	d121      	bne.n	80156b6 <atanf+0x132>
 8015672:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015676:	e794      	b.n	80155a2 <atanf+0x1e>
 8015678:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801567c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015680:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015684:	2301      	movs	r3, #1
 8015686:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801568a:	e7be      	b.n	801560a <atanf+0x86>
 801568c:	4b24      	ldr	r3, [pc, #144]	; (8015720 <atanf+0x19c>)
 801568e:	429c      	cmp	r4, r3
 8015690:	dc0b      	bgt.n	80156aa <atanf+0x126>
 8015692:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8015696:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801569a:	eea0 7a27 	vfma.f32	s14, s0, s15
 801569e:	2302      	movs	r3, #2
 80156a0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80156a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80156a8:	e7af      	b.n	801560a <atanf+0x86>
 80156aa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80156ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80156b2:	2303      	movs	r3, #3
 80156b4:	e7a9      	b.n	801560a <atanf+0x86>
 80156b6:	4a1b      	ldr	r2, [pc, #108]	; (8015724 <atanf+0x1a0>)
 80156b8:	491b      	ldr	r1, [pc, #108]	; (8015728 <atanf+0x1a4>)
 80156ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80156be:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80156c2:	ed93 7a00 	vldr	s14, [r3]
 80156c6:	ee30 0a47 	vsub.f32	s0, s0, s14
 80156ca:	2d00      	cmp	r5, #0
 80156cc:	ee70 7a67 	vsub.f32	s15, s0, s15
 80156d0:	ed92 0a00 	vldr	s0, [r2]
 80156d4:	ee70 7a67 	vsub.f32	s15, s0, s15
 80156d8:	bfb8      	it	lt
 80156da:	eef1 7a67 	vneglt.f32	s15, s15
 80156de:	e760      	b.n	80155a2 <atanf+0x1e>
 80156e0:	3fc90fdb 	.word	0x3fc90fdb
 80156e4:	bfc90fdb 	.word	0xbfc90fdb
 80156e8:	3edfffff 	.word	0x3edfffff
 80156ec:	7149f2ca 	.word	0x7149f2ca
 80156f0:	3f97ffff 	.word	0x3f97ffff
 80156f4:	3c8569d7 	.word	0x3c8569d7
 80156f8:	3d4bda59 	.word	0x3d4bda59
 80156fc:	bd15a221 	.word	0xbd15a221
 8015700:	be4ccccd 	.word	0xbe4ccccd
 8015704:	3d886b35 	.word	0x3d886b35
 8015708:	3dba2e6e 	.word	0x3dba2e6e
 801570c:	3e124925 	.word	0x3e124925
 8015710:	3eaaaaab 	.word	0x3eaaaaab
 8015714:	bd6ef16b 	.word	0xbd6ef16b
 8015718:	bd9d8795 	.word	0xbd9d8795
 801571c:	bde38e38 	.word	0xbde38e38
 8015720:	401bffff 	.word	0x401bffff
 8015724:	080165b0 	.word	0x080165b0
 8015728:	080165c0 	.word	0x080165c0

0801572c <fabsf>:
 801572c:	ee10 3a10 	vmov	r3, s0
 8015730:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015734:	ee00 3a10 	vmov	s0, r3
 8015738:	4770      	bx	lr
	...

0801573c <floorf>:
 801573c:	ee10 3a10 	vmov	r3, s0
 8015740:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015744:	3a7f      	subs	r2, #127	; 0x7f
 8015746:	2a16      	cmp	r2, #22
 8015748:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801574c:	dc2a      	bgt.n	80157a4 <floorf+0x68>
 801574e:	2a00      	cmp	r2, #0
 8015750:	da11      	bge.n	8015776 <floorf+0x3a>
 8015752:	eddf 7a18 	vldr	s15, [pc, #96]	; 80157b4 <floorf+0x78>
 8015756:	ee30 0a27 	vadd.f32	s0, s0, s15
 801575a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801575e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015762:	dd05      	ble.n	8015770 <floorf+0x34>
 8015764:	2b00      	cmp	r3, #0
 8015766:	da23      	bge.n	80157b0 <floorf+0x74>
 8015768:	4a13      	ldr	r2, [pc, #76]	; (80157b8 <floorf+0x7c>)
 801576a:	2900      	cmp	r1, #0
 801576c:	bf18      	it	ne
 801576e:	4613      	movne	r3, r2
 8015770:	ee00 3a10 	vmov	s0, r3
 8015774:	4770      	bx	lr
 8015776:	4911      	ldr	r1, [pc, #68]	; (80157bc <floorf+0x80>)
 8015778:	4111      	asrs	r1, r2
 801577a:	420b      	tst	r3, r1
 801577c:	d0fa      	beq.n	8015774 <floorf+0x38>
 801577e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80157b4 <floorf+0x78>
 8015782:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015786:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801578a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801578e:	ddef      	ble.n	8015770 <floorf+0x34>
 8015790:	2b00      	cmp	r3, #0
 8015792:	bfbe      	ittt	lt
 8015794:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8015798:	fa40 f202 	asrlt.w	r2, r0, r2
 801579c:	189b      	addlt	r3, r3, r2
 801579e:	ea23 0301 	bic.w	r3, r3, r1
 80157a2:	e7e5      	b.n	8015770 <floorf+0x34>
 80157a4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80157a8:	d3e4      	bcc.n	8015774 <floorf+0x38>
 80157aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80157ae:	4770      	bx	lr
 80157b0:	2300      	movs	r3, #0
 80157b2:	e7dd      	b.n	8015770 <floorf+0x34>
 80157b4:	7149f2ca 	.word	0x7149f2ca
 80157b8:	bf800000 	.word	0xbf800000
 80157bc:	007fffff 	.word	0x007fffff

080157c0 <nanf>:
 80157c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80157c8 <nanf+0x8>
 80157c4:	4770      	bx	lr
 80157c6:	bf00      	nop
 80157c8:	7fc00000 	.word	0x7fc00000

080157cc <scalbnf>:
 80157cc:	ee10 3a10 	vmov	r3, s0
 80157d0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80157d4:	d025      	beq.n	8015822 <scalbnf+0x56>
 80157d6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80157da:	d302      	bcc.n	80157e2 <scalbnf+0x16>
 80157dc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80157e0:	4770      	bx	lr
 80157e2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 80157e6:	d122      	bne.n	801582e <scalbnf+0x62>
 80157e8:	4b2a      	ldr	r3, [pc, #168]	; (8015894 <scalbnf+0xc8>)
 80157ea:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8015898 <scalbnf+0xcc>
 80157ee:	4298      	cmp	r0, r3
 80157f0:	ee20 0a27 	vmul.f32	s0, s0, s15
 80157f4:	db16      	blt.n	8015824 <scalbnf+0x58>
 80157f6:	ee10 3a10 	vmov	r3, s0
 80157fa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80157fe:	3a19      	subs	r2, #25
 8015800:	4402      	add	r2, r0
 8015802:	2afe      	cmp	r2, #254	; 0xfe
 8015804:	dd15      	ble.n	8015832 <scalbnf+0x66>
 8015806:	ee10 3a10 	vmov	r3, s0
 801580a:	eddf 7a24 	vldr	s15, [pc, #144]	; 801589c <scalbnf+0xd0>
 801580e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80158a0 <scalbnf+0xd4>
 8015812:	2b00      	cmp	r3, #0
 8015814:	eeb0 7a67 	vmov.f32	s14, s15
 8015818:	bfb8      	it	lt
 801581a:	eef0 7a66 	vmovlt.f32	s15, s13
 801581e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8015822:	4770      	bx	lr
 8015824:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80158a4 <scalbnf+0xd8>
 8015828:	ee20 0a27 	vmul.f32	s0, s0, s15
 801582c:	4770      	bx	lr
 801582e:	0dd2      	lsrs	r2, r2, #23
 8015830:	e7e6      	b.n	8015800 <scalbnf+0x34>
 8015832:	2a00      	cmp	r2, #0
 8015834:	dd06      	ble.n	8015844 <scalbnf+0x78>
 8015836:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801583a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801583e:	ee00 3a10 	vmov	s0, r3
 8015842:	4770      	bx	lr
 8015844:	f112 0f16 	cmn.w	r2, #22
 8015848:	da1a      	bge.n	8015880 <scalbnf+0xb4>
 801584a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801584e:	4298      	cmp	r0, r3
 8015850:	ee10 3a10 	vmov	r3, s0
 8015854:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015858:	dd0a      	ble.n	8015870 <scalbnf+0xa4>
 801585a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801589c <scalbnf+0xd0>
 801585e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80158a0 <scalbnf+0xd4>
 8015862:	eef0 7a40 	vmov.f32	s15, s0
 8015866:	2b00      	cmp	r3, #0
 8015868:	bf18      	it	ne
 801586a:	eeb0 0a47 	vmovne.f32	s0, s14
 801586e:	e7db      	b.n	8015828 <scalbnf+0x5c>
 8015870:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80158a4 <scalbnf+0xd8>
 8015874:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80158a8 <scalbnf+0xdc>
 8015878:	eef0 7a40 	vmov.f32	s15, s0
 801587c:	2b00      	cmp	r3, #0
 801587e:	e7f3      	b.n	8015868 <scalbnf+0x9c>
 8015880:	3219      	adds	r2, #25
 8015882:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015886:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801588a:	eddf 7a08 	vldr	s15, [pc, #32]	; 80158ac <scalbnf+0xe0>
 801588e:	ee07 3a10 	vmov	s14, r3
 8015892:	e7c4      	b.n	801581e <scalbnf+0x52>
 8015894:	ffff3cb0 	.word	0xffff3cb0
 8015898:	4c000000 	.word	0x4c000000
 801589c:	7149f2ca 	.word	0x7149f2ca
 80158a0:	f149f2ca 	.word	0xf149f2ca
 80158a4:	0da24260 	.word	0x0da24260
 80158a8:	8da24260 	.word	0x8da24260
 80158ac:	33000000 	.word	0x33000000

080158b0 <__errno>:
 80158b0:	4b01      	ldr	r3, [pc, #4]	; (80158b8 <__errno+0x8>)
 80158b2:	6818      	ldr	r0, [r3, #0]
 80158b4:	4770      	bx	lr
 80158b6:	bf00      	nop
 80158b8:	200001a8 	.word	0x200001a8

080158bc <_close>:
 80158bc:	4b02      	ldr	r3, [pc, #8]	; (80158c8 <_close+0xc>)
 80158be:	2258      	movs	r2, #88	; 0x58
 80158c0:	601a      	str	r2, [r3, #0]
 80158c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80158c6:	4770      	bx	lr
 80158c8:	20007388 	.word	0x20007388

080158cc <_fstat>:
 80158cc:	4b02      	ldr	r3, [pc, #8]	; (80158d8 <_fstat+0xc>)
 80158ce:	2258      	movs	r2, #88	; 0x58
 80158d0:	601a      	str	r2, [r3, #0]
 80158d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80158d6:	4770      	bx	lr
 80158d8:	20007388 	.word	0x20007388

080158dc <_getpid>:
 80158dc:	4b02      	ldr	r3, [pc, #8]	; (80158e8 <_getpid+0xc>)
 80158de:	2258      	movs	r2, #88	; 0x58
 80158e0:	601a      	str	r2, [r3, #0]
 80158e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80158e6:	4770      	bx	lr
 80158e8:	20007388 	.word	0x20007388

080158ec <_isatty>:
 80158ec:	4b02      	ldr	r3, [pc, #8]	; (80158f8 <_isatty+0xc>)
 80158ee:	2258      	movs	r2, #88	; 0x58
 80158f0:	601a      	str	r2, [r3, #0]
 80158f2:	2000      	movs	r0, #0
 80158f4:	4770      	bx	lr
 80158f6:	bf00      	nop
 80158f8:	20007388 	.word	0x20007388

080158fc <_kill>:
 80158fc:	4b02      	ldr	r3, [pc, #8]	; (8015908 <_kill+0xc>)
 80158fe:	2258      	movs	r2, #88	; 0x58
 8015900:	601a      	str	r2, [r3, #0]
 8015902:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015906:	4770      	bx	lr
 8015908:	20007388 	.word	0x20007388

0801590c <_lseek>:
 801590c:	4b02      	ldr	r3, [pc, #8]	; (8015918 <_lseek+0xc>)
 801590e:	2258      	movs	r2, #88	; 0x58
 8015910:	601a      	str	r2, [r3, #0]
 8015912:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015916:	4770      	bx	lr
 8015918:	20007388 	.word	0x20007388

0801591c <_read>:
 801591c:	4b02      	ldr	r3, [pc, #8]	; (8015928 <_read+0xc>)
 801591e:	2258      	movs	r2, #88	; 0x58
 8015920:	601a      	str	r2, [r3, #0]
 8015922:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015926:	4770      	bx	lr
 8015928:	20007388 	.word	0x20007388

0801592c <_sbrk>:
 801592c:	4b04      	ldr	r3, [pc, #16]	; (8015940 <_sbrk+0x14>)
 801592e:	6819      	ldr	r1, [r3, #0]
 8015930:	4602      	mov	r2, r0
 8015932:	b909      	cbnz	r1, 8015938 <_sbrk+0xc>
 8015934:	4903      	ldr	r1, [pc, #12]	; (8015944 <_sbrk+0x18>)
 8015936:	6019      	str	r1, [r3, #0]
 8015938:	6818      	ldr	r0, [r3, #0]
 801593a:	4402      	add	r2, r0
 801593c:	601a      	str	r2, [r3, #0]
 801593e:	4770      	bx	lr
 8015940:	20005138 	.word	0x20005138
 8015944:	20007390 	.word	0x20007390

08015948 <_write>:
 8015948:	4b02      	ldr	r3, [pc, #8]	; (8015954 <_write+0xc>)
 801594a:	2258      	movs	r2, #88	; 0x58
 801594c:	601a      	str	r2, [r3, #0]
 801594e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015952:	4770      	bx	lr
 8015954:	20007388 	.word	0x20007388

08015958 <_exit>:
 8015958:	e7fe      	b.n	8015958 <_exit>
	...

0801595c <_init>:
 801595c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801595e:	bf00      	nop
 8015960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015962:	bc08      	pop	{r3}
 8015964:	469e      	mov	lr, r3
 8015966:	4770      	bx	lr

08015968 <_fini>:
 8015968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801596a:	bf00      	nop
 801596c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801596e:	bc08      	pop	{r3}
 8015970:	469e      	mov	lr, r3
 8015972:	4770      	bx	lr
