Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab -top fifo_tb -debug all -snapshot fifo_tb_elab 
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module work.SRAM1RW64x128_1bit
Compiling module work.SRAM1RW64x128
Compiling module work.fifo_default
Compiling module work.fifo_tb
Built simulation snapshot fifo_tb_elab
