
<html>

<!-- Website of Vivek Govindasamy -->
<!-- written by Vivek G	-->
<!-- first version: 07/16/23-->
<!-- last update:   07/16/23-->

<head>
	<title>Vivek Govindasamy</title>
	<link rel="stylesheet" href="design.css">
</head>

<body>
	<div class="sidebar">
		<div class="sidebar_box">
			<a href="about_me.html" class="sidebar_item">About Me</a>
		</div>
		<div class="sidebar_box">
			<a href="#Contact" class="sidebar_item">Contact</a>
		</div>
		<div class="sidebar_box">
  			<a href="#Resume" class="sidebar_item">Resume</a>
		</div>
		<div class="sidebar_box">
			<a href="#Education" class="sidebar_item">Education</a>
		</div>
		<div class="sidebar_box">
  			<a href="#Publications" class="sidebar_item">Publications</a>
		</div>
	</div>

	<div class="header">
		<h1 class="heading">Vivek Govindasamy M.Sc.</h1>
		<br>
	</div>
	
	<div class="main_content">

	<img class="profile_pic" src="profile_pic_small.jpg">
		
	<section>
		<a name="Contact"><h3 class="subheading">Contact </h3>
		<p>Email: vbgovind@uci.edu</p>
		<p>Phone: +1 9495734643</p>
		<p>Address: 1401 Palo Verde Road, Irvine, California, USA - 92617-4314</p>
		<p>Lab:	Lab for Embedded Computer Systems (LECS) 3431 Engineering Hall</p>
		<br>
	</section>

	<section>
		<a name="Resume"><h3 class="subheading">Resume</h3></a>
		<a href="https://github.com/vbgovind/vbgovind.github.io/blob/main/Resume_Vivek.pdf">Latest Resume Available</a>
		<br>	
		<br>
	</section>

	<section>
		<a name="Education"><h3 class="subheading">Education</h3></a>
		<p><b>University of California, Irvine</b></p>
		<p>Ph.D. in Computer Engineering - In Progress</p>
		<p>Master of Science in Computer Engineering - February 2022</p>
		<a href="https://escholarship.org/uc/item/2m56471m">Master's thesis - Mapping of an APNG Encoder to the Grid of Processing Cells Architecture</a>, 
		<a href="https://websrv.cecs.uci.edu/~doemer/publications/CECS_TR_22_02.pdf">Technical Report Format</a>
		<p><b>Relevant Courses: </b>Computer Architecture, Operating Systems, Embedded Systems</p>
		<br>
		<p><b>Vellore Insitute of Technology, Vellore</b></p>
		<p>Undergraduate in Electronics and Computer Engineering - June 2020</p>
		<p><b>Relevant Courses: </b>Advanced Microcontrollers (ARM), Digital Logic Design, Digital Signal Processing</p>
		<br>
	</section>

	<section>
		
		<a name="Publications"><h3 class="subheading">Publications</h3></a>

		<ul>
			<li><p>Accepted to Forum for Design Languages (FDL) Conference, Turin, Italy</p>
				<p>V. Govindasamy, R. Dömer:</p>
				<a href="https://github.com/vbgovind/vbgovind.github.io/blob/main/Instruction-Level%20Modeling%20and%20Evaluation%20of%20a%20Cache-less%20Grid%20of%20Processing%20Cells.pdf">Instruction-Level Modeling and Evaluation of a Cache-less Grid of Processing Cells</a>
				<br>
			</li>	
			
			<li><p>V. Govindasamy, E. Arasteh, R. Dömer: </p>
			<a href="https://websrv.cecs.uci.edu/~doemer/publications/IESS_22_vg.pdf">Minimizing Memory Contention in an APNG Encoder using a Grid of Processing Cells"</a>,
			<p>Proceedings of the International Embedded Systems Symposium, "Designing Modern Embedded Systems: Software, Hardware, and Applications" 
				(ed. S. Henkler, M. Kreutz, M. Wehrmeister, M. Götz, A. Rettberg), Springer, Lippstadt, Germany, November 2022.</p>
			<br>
			</li>
			
	
			<li><p>V. Govindasamy, R. Dömer:</p>
			<a href="https://websrv.cecs.uci.edu/~doemer/publications/CECS_TR_22_02.pdf">"Mapping of an APNG Encoder to the Grid of Processing Cells Architecture"</a>,
			<p>Center for Embedded and Cyber-Physical Systems, Technical Report 22-02, September 2022.</p>
			<br>
			</li>
			
				
			<li><p>V. Govindasamy, R. Dömer:</p>
			<a href="https://websrv.cecs.uci.edu/~doemer/publications/CECS_TR_20_02.pdf">"A SystemC Model of a PNG Encoder"</a>,
			<p>Center for Embedded and Cyber-Physical Systems, Technical Report 20-02, December 2020.</p>
			<br>
			</li>
			
		</ul>
		
	</section>
		
	</div>
</body>

</html>

