Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Thu Aug 24 09:24:57 2017
| Host         : fortis.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_EUDET_dummy_timing_summary_routed.rpt -rpx top_EUDET_dummy_timing_summary_routed.rpx
| Design       : top_EUDET_dummy
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.525        0.000                      0                 9412        0.015        0.000                      0                 9404        0.264        0.000                       0                  4152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk_enclustra                          {0.000 10.000}       20.000          50.000          
  CLKFBIN_1                            {0.000 10.000}       20.000          50.000          
  I                                    {0.000 4.000}        8.000           125.000         
  clk_125_90_i                         {2.000 6.000}        8.000           125.000         
    infra/eth/emac0/inst_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
  clk_200_i                            {0.000 2.500}        5.000           200.000         
  clk_ipb_i                            {0.000 16.000}       32.000          31.250          
infra/eth/emac0/inst_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
rgmii_rxc                              {0.000 4.000}        8.000           125.000         
sysclk_40_i_p                          {0.000 12.500}       25.000          40.000          
  CLKFBIN                              {0.000 12.500}       25.000          40.000          
  s_clk160                             {0.000 3.125}        6.250           160.000         
  s_clk320                             {0.000 1.562}        3.125           320.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_enclustra        15.540        0.000                      0                   38        0.178        0.000                      0                   38        7.000        0.000                       0                    23  
  CLKFBIN_1                                                                                                                                                      18.751        0.000                       0                     2  
  I                   1.099        0.000                      0                 7220        0.015        0.000                      0                 7220        3.020        0.000                       0                  3158  
  clk_125_90_i        5.310        0.000                      0                    5        0.198        0.000                      0                    5        3.500        0.000                       0                     8  
  clk_200_i                                                                                                                                                       0.264        0.000                       0                     3  
  clk_ipb_i          22.369        0.000                      0                 1312        0.139        0.000                      0                 1312       15.500        0.000                       0                   515  
rgmii_rxc             3.350        0.000                      0                  608        0.086        0.000                      0                  608        3.020        0.000                       0                   342  
sysclk_40_i_p                                                                                                                                                     7.500        0.000                       0                     1  
  CLKFBIN                                                                                                                                                        23.751        0.000                       0                     2  
  s_clk160            3.371        0.000                      0                  132        0.155        0.000                      0                  132        2.625        0.000                       0                    79  
  s_clk320            1.640        0.000                      0                   17        0.176        0.000                      0                   17        0.970        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rgmii_rxc                          I                                        6.871        0.000                      0                    4                                                                        
I                                  clk_125_90_i                             0.770        0.000                      0                    1        5.718        0.000                      0                    1  
I                                  infra/eth/emac0/inst_rgmii_tx_clk        0.525        0.000                      0                    5        0.600        0.000                      0                    5  
I                                  rgmii_rxc                                6.790        0.000                      0                    4                                                                        
infra/eth/emac0/inst_rgmii_rx_clk  rgmii_rxc                                0.527        0.000                      0                    5        0.231        0.000                      0                    5  
s_clk160                           s_clk320                                 0.573        0.000                      0                   17        0.201        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  I                  I                        5.912        0.000                      0                   20        0.377        0.000                      0                   20  
**async_default**  rgmii_rxc          rgmii_rxc                5.771        0.000                      0                   24        0.415        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_enclustra
  To Clock:  clk_enclustra

Setup :            0  Failing Endpoints,  Worst Slack       15.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.540ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.752ns (46.528%)  route 2.013ns (53.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 22.378 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.520     6.496    infra/clocks/clkdiv/clear
    SLICE_X1Y24          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          0.970    22.378    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y24          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.123    22.500    
                         clock uncertainty           -0.035    22.465    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429    22.036    infra/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         22.036    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                 15.540    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.752ns (52.360%)  route 1.594ns (47.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 22.328 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.101     6.077    infra/clocks/clkdiv/clear
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          0.921    22.328    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.123    22.451    
                         clock uncertainty           -0.035    22.416    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    21.987    infra/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.752ns (52.360%)  route 1.594ns (47.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 22.328 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.101     6.077    infra/clocks/clkdiv/clear
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          0.921    22.328    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.123    22.451    
                         clock uncertainty           -0.035    22.416    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    21.987    infra/clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.752ns (52.360%)  route 1.594ns (47.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 22.328 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.101     6.077    infra/clocks/clkdiv/clear
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          0.921    22.328    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.123    22.451    
                         clock uncertainty           -0.035    22.416    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    21.987    infra/clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             15.910ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 1.752ns (52.360%)  route 1.594ns (47.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 22.328 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.101     6.077    infra/clocks/clkdiv/clear
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          0.921    22.328    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.123    22.451    
                         clock uncertainty           -0.035    22.416    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.429    21.987    infra/clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.987    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                 15.910    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.752ns (52.532%)  route 1.583ns (47.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 22.450 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.090     6.066    infra/clocks/clkdiv/clear
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.042    22.450    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.123    22.572    
                         clock uncertainty           -0.035    22.537    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    22.108    infra/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.752ns (52.532%)  route 1.583ns (47.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 22.450 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.090     6.066    infra/clocks/clkdiv/clear
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.042    22.450    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.123    22.572    
                         clock uncertainty           -0.035    22.537    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    22.108    infra/clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.752ns (52.532%)  route 1.583ns (47.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 22.450 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.090     6.066    infra/clocks/clkdiv/clear
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.042    22.450    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.123    22.572    
                         clock uncertainty           -0.035    22.537    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    22.108    infra/clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.752ns (52.532%)  route 1.583ns (47.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 22.450 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          1.090     6.066    infra/clocks/clkdiv/clear
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.042    22.450    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.123    22.572    
                         clock uncertainty           -0.035    22.537    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    22.108    infra/clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.486ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_enclustra rise@20.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.752ns (60.673%)  route 1.136ns (39.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 22.446 - 20.000 ) 
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.252     2.731    infra/clocks/clkdiv/sysclk_i
    SLICE_X2Y23          SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.359 f  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=1, routed)           0.493     4.852    infra/clocks/clkdiv/rst_b
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.124     4.976 r  infra/clocks/clkdiv/cnt[0]_i_1/O
                         net (fo=17, routed)          0.642     5.618    infra/clocks/clkdiv/clear
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    20.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.038    22.446    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.123    22.569    
                         clock uncertainty           -0.035    22.534    
    SLICE_X1Y21          FDRE (Setup_fdre_C_R)       -0.429    22.105    infra/clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 16.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.498     0.744    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y24          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.885 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=5, routed)           0.109     0.994    infra/clocks/clkdiv/out[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.048     1.042 r  infra/clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     1.042    infra/clocks/clkdiv_n_3
    SLICE_X0Y24          FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.573     1.007    infra/clocks/clk_encl_buf
    SLICE_X0Y24          FDRE                                         r  infra/clocks/nuke_d_reg/C
                         clock pessimism             -0.250     0.757    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107     0.864    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/nuke_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.498     0.744    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y24          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.885 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=5, routed)           0.109     0.994    infra/clocks/clkdiv/out[0]
    SLICE_X0Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.039 r  infra/clocks/clkdiv/nuke_d2_i_1/O
                         net (fo=1, routed)           0.000     1.039    infra/clocks/clkdiv_n_2
    SLICE_X0Y24          FDRE                                         r  infra/clocks/nuke_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.573     1.007    infra/clocks/clk_encl_buf
    SLICE_X0Y24          FDRE                                         r  infra/clocks/nuke_d2_reg/C
                         clock pessimism             -0.250     0.757    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091     0.848    infra/clocks/nuke_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.490     0.737    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y23          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.878 r  infra/clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     0.986    infra/clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.094 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.094    infra/clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X1Y23          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.560     0.994    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y23          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.258     0.737    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     0.842    infra/clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.545     0.792    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.933 r  infra/clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.041    infra/clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.149 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.149    infra/clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.621     1.056    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.264     0.792    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     0.897    infra/clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.492     0.738    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.879 r  infra/clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.987    infra/clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.095 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.095    infra/clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.558     0.992    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.254     0.738    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     0.843    infra/clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.552     0.798    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.939 r  infra/clocks/clkdiv/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.047    infra/clocks/clkdiv/cnt_reg_n_0_[3]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.155 r  infra/clocks/clkdiv/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.155    infra/clocks/clkdiv/cnt_reg[0]_i_2_n_4
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.628     1.062    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y20          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.264     0.798    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     0.903    infra/clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.492     0.738    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.879 r  infra/clocks/clkdiv/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     0.984    infra/clocks/clkdiv/cnt_reg_n_0_[8]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.099 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.099    infra/clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.558     0.992    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.254     0.738    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     0.843    infra/clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.490     0.737    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y23          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.878 r  infra/clocks/clkdiv/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     0.983    infra/clocks/clkdiv/cnt_reg_n_0_[12]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.098 r  infra/clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.098    infra/clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X1Y23          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.560     0.994    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y23          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.258     0.737    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     0.842    infra/clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.792ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.545     0.792    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.933 r  infra/clocks/clkdiv/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.038    infra/clocks/clkdiv/cnt_reg_n_0_[4]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.153 r  infra/clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.153    infra/clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.621     1.056    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y21          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.264     0.792    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     0.897    infra/clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_enclustra  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_enclustra
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_enclustra rise@0.000ns - clk_enclustra rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.492     0.738    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.879 r  infra/clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     0.988    infra/clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.099 r  infra/clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.099    infra/clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_enclustra rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.558     0.992    infra/clocks/clkdiv/sysclk_i
    SLICE_X1Y22          FDRE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.254     0.738    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     0.843    infra/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_enclustra
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_enclustra }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y22      infra/clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y22      infra/clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y24      infra/clocks/clkdiv/cnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X2Y23      infra/clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X2Y23      infra/clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y20      infra/clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y22      infra/clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X2Y23      infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X2Y23      infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y23      infra/clocks/clkdiv/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y21      infra/clocks/clkdiv/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X1Y21      infra/clocks/clkdiv/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { infra/clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_ram_selector/free_i_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.419ns (6.831%)  route 5.715ns (93.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/clocks/clk125
    SLICE_X13Y26         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     6.532 r  infra/clocks/rst_125_reg/Q
                         net (fo=863, routed)         5.715    12.247    infra/ipbus/udp_if/tx_ram_selector/phy_rst_e
    SLICE_X36Y59         FDSE                                         r  infra/ipbus/udp_if/tx_ram_selector/free_i_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.433    13.764    infra/ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X36Y59         FDSE                                         r  infra/ipbus/udp_if/tx_ram_selector/free_i_reg[14]/C
                         clock pessimism              0.231    13.995    
                         clock uncertainty           -0.047    13.948    
    SLICE_X36Y59         FDSE (Setup_fdse_C_S)       -0.602    13.346    infra/ipbus/udp_if/tx_ram_selector/free_i_reg[14]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.419ns (6.831%)  route 5.715ns (93.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/clocks/clk125
    SLICE_X13Y26         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     6.532 r  infra/clocks/rst_125_reg/Q
                         net (fo=863, routed)         5.715    12.247    infra/ipbus/udp_if/tx_ram_selector/phy_rst_e
    SLICE_X36Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.433    13.764    infra/ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X36Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[14]/C
                         clock pessimism              0.231    13.995    
                         clock uncertainty           -0.047    13.948    
    SLICE_X36Y59         FDRE (Setup_fdre_C_R)       -0.602    13.346    infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[14]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.419ns (6.836%)  route 5.710ns (93.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 13.764 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/clocks/clk125
    SLICE_X13Y26         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     6.532 r  infra/clocks/rst_125_reg/Q
                         net (fo=863, routed)         5.710    12.242    infra/ipbus/udp_if/tx_ram_selector/phy_rst_e
    SLICE_X37Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.433    13.764    infra/ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X37Y59         FDRE                                         r  infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[15]/C
                         clock pessimism              0.231    13.995    
                         clock uncertainty           -0.047    13.948    
    SLICE_X37Y59         FDRE (Setup_fdre_C_R)       -0.602    13.346    infra/ipbus/udp_if/tx_ram_selector/send_pending_i_reg[15]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 3.799ns (56.595%)  route 2.914ns (43.405%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 13.773 - 8.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.612     6.174    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y8          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.628 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.215     9.843    infra/ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  infra/ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=4, routed)           0.947    10.914    infra/ipbus/udp_if/tx_main/D[0]
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.038 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2/O
                         net (fo=1, routed)           0.294    11.332    infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.456 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.458    11.913    infra/ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.037 r  infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    12.037    infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.550 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.667 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.667    infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.886 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.886    infra/ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[8]
    SLICE_X52Y53         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.442    13.773    infra/ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X52Y53         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/C
                         clock pessimism              0.231    14.004    
                         clock uncertainty           -0.047    13.957    
    SLICE_X52Y53         FDRE (Setup_fdre_C_D)        0.109    14.066    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -12.886    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 3.786ns (56.511%)  route 2.914ns (43.489%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 13.774 - 8.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.612     6.174    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y8          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.628 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.215     9.843    infra/ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  infra/ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=4, routed)           0.947    10.914    infra/ipbus/udp_if/tx_main/D[0]
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.038 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2/O
                         net (fo=1, routed)           0.294    11.332    infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.456 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.458    11.913    infra/ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.037 r  infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    12.037    infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.550 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.873 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.873    infra/ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[5]
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.443    13.774    infra/ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/C
                         clock pessimism              0.231    14.005    
                         clock uncertainty           -0.047    13.958    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.109    14.067    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 3.778ns (56.459%)  route 2.914ns (43.541%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 13.774 - 8.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.612     6.174    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y8          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.628 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.215     9.843    infra/ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  infra/ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=4, routed)           0.947    10.914    infra/ipbus/udp_if/tx_main/D[0]
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.038 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2/O
                         net (fo=1, routed)           0.294    11.332    infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.456 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.458    11.913    infra/ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.037 r  infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    12.037    infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.550 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.865 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    12.865    infra/ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[7]
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.443    13.774    infra/ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/C
                         clock pessimism              0.231    14.005    
                         clock uncertainty           -0.047    13.958    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.109    14.067    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ping/next_low_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.366ns (35.586%)  route 4.283ns (64.414%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 13.776 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.555     6.117    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X12Y28         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDPE (Prop_fdpe_C_Q)         0.518     6.635 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.426     7.061    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X12Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.185 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=307, routed)         1.414     8.600    infra/ipbus/udp_if/rx_reset_block/m_axis_tvalid
    SLICE_X34Y44         LUT2 (Prop_lut2_I1_O)        0.124     8.724 f  infra/ipbus/udp_if/rx_reset_block/set_addr_i_1__2/O
                         net (fo=692, routed)         0.679     9.403    infra/ipbus/udp_if/ping/reset_latch_reg
    SLICE_X37Y45         LUT6 (Prop_lut6_I2_O)        0.124     9.527 r  infra/ipbus/udp_if/ping/next_addr[0]_i_2/O
                         net (fo=14, routed)          0.206     9.734    infra/ipbus/udp_if/ping/next_addr[0]_i_2_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     9.858 r  infra/ipbus/udp_if/ping/next_addr[4]_i_2/O
                         net (fo=1, routed)           0.488    10.345    infra/ipbus/udp_if/ping/addr_int[0]
    SLICE_X36Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.925 r  infra/ipbus/udp_if/ping/next_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.925    infra/ipbus/udp_if/ping/next_addr_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.039 r  infra/ipbus/udp_if/ping/next_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.039    infra/ipbus/udp_if/ping/next_addr_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.274 f  infra/ipbus/udp_if/ping/next_addr_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.661    11.936    infra/ipbus/udp_if/ping/plusOp[9]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.299    12.235 f  infra/ipbus/udp_if/ping/next_low_i_2__0/O
                         net (fo=1, routed)           0.407    12.642    infra/ipbus/udp_if/ping/next_low_i_2__0_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I3_O)        0.124    12.766 r  infra/ipbus/udp_if/ping/next_low_i_1__0/O
                         net (fo=1, routed)           0.000    12.766    infra/ipbus/udp_if/ping/next_low_i_1__0_n_0
    SLICE_X37Y46         FDRE                                         r  infra/ipbus/udp_if/ping/next_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.445    13.776    infra/ipbus/udp_if/ping/clk125
    SLICE_X37Y46         FDRE                                         r  infra/ipbus/udp_if/ping/next_low_reg/C
                         clock pessimism              0.239    14.015    
                         clock uncertainty           -0.047    13.969    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031    14.000    infra/ipbus/udp_if/ping/next_low_reg
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/rndm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.419ns (7.102%)  route 5.481ns (92.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 13.769 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/clocks/clk125
    SLICE_X13Y26         FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.419     6.532 r  infra/clocks/rst_125_reg/Q
                         net (fo=863, routed)         5.481    12.013    infra/ipbus/udp_if/RARP_block/phy_rst_e
    SLICE_X46Y54         FDSE                                         r  infra/ipbus/udp_if/RARP_block/rndm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.438    13.769    infra/ipbus/udp_if/RARP_block/clk125
    SLICE_X46Y54         FDSE                                         r  infra/ipbus/udp_if/RARP_block/rndm_reg[0]/C
                         clock pessimism              0.231    14.000    
                         clock uncertainty           -0.047    13.953    
    SLICE_X46Y54         FDSE (Setup_fdse_C_S)       -0.697    13.256    infra/ipbus/udp_if/RARP_block/rndm_reg[0]
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 3.702ns (55.959%)  route 2.914ns (44.041%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 13.774 - 8.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.612     6.174    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y8          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.628 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.215     9.843    infra/ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  infra/ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=4, routed)           0.947    10.914    infra/ipbus/udp_if/tx_main/D[0]
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.038 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2/O
                         net (fo=1, routed)           0.294    11.332    infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.456 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.458    11.913    infra/ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.037 r  infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    12.037    infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.550 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.789 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    12.789    infra/ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[6]
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.443    13.774    infra/ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/C
                         clock pessimism              0.231    14.005    
                         clock uncertainty           -0.047    13.958    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.109    14.067    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -12.789    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 3.682ns (55.825%)  route 2.914ns (44.175%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.774ns = ( 13.774 - 8.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.612     6.174    infra/ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y8          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.628 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DOBDO[0]
                         net (fo=1, routed)           1.215     9.843    infra/ipbus/udp_if/ipbus_tx_ram/p_2_in[0]
    SLICE_X48Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  infra/ipbus/udp_if/ipbus_tx_ram/pay_len[2]_i_1/O
                         net (fo=4, routed)           0.947    10.914    infra/ipbus/udp_if/tx_main/D[0]
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.038 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2/O
                         net (fo=1, routed)           0.294    11.332    infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_2_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I1_O)        0.124    11.456 r  infra/ipbus/udp_if/tx_main/lo_byte_int[0]_i_1__0/O
                         net (fo=2, routed)           0.458    11.913    infra/ipbus/udp_if/tx_main/lo_byte_int_reg[8][0]
    SLICE_X52Y51         LUT6 (Prop_lut6_I5_O)        0.124    12.037 r  infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0/O
                         net (fo=1, routed)           0.000    12.037    infra/ipbus/udp_if/tx_main/lo_byte[3]_i_5__0_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.550 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.550    infra/ipbus/udp_if/tx_main/lo_byte_reg[3]_i_1__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.769 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    12.769    infra/ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[8]_1[4]
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.443    13.774    infra/ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X52Y52         FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/C
                         clock pessimism              0.231    14.005    
                         clock uncertainty           -0.047    13.958    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.109    14.067    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                  1.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.845%)  route 0.213ns (60.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.562     1.813    infra/ipbus/udp_if/RARP_block/clk125
    SLICE_X33Y40         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.954 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[245]/Q
                         net (fo=1, routed)           0.213     2.167    infra/ipbus/udp_if/RARP_block/data_buffer[245]
    SLICE_X37Y41         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.831     2.360    infra/ipbus/udp_if/RARP_block/clk125
    SLICE_X37Y41         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[253]/C
                         clock pessimism             -0.283     2.077    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.075     2.152    infra/ipbus/udp_if/RARP_block/data_buffer_reg[253]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/int_data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_byte_sum/int_data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.551     1.802    infra/ipbus/udp_if/payload/clk125
    SLICE_X36Y26         FDRE                                         r  infra/ipbus/udp_if/payload/int_data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.943 r  infra/ipbus/udp_if/payload/int_data_int_reg[4]/Q
                         net (fo=3, routed)           0.199     2.142    infra/ipbus/udp_if/payload/int_data_payload[4]
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.187 r  infra/ipbus/udp_if/payload/int_data_buf[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.187    infra/ipbus/udp_if/rx_byte_sum/rx_int_data[4]
    SLICE_X35Y27         FDRE                                         r  infra/ipbus/udp_if/rx_byte_sum/int_data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.818     2.347    infra/ipbus/udp_if/rx_byte_sum/clk125
    SLICE_X35Y27         FDRE                                         r  infra/ipbus/udp_if/rx_byte_sum/int_data_buf_reg[4]/C
                         clock pessimism             -0.283     2.064    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.091     2.155    infra/ipbus/udp_if/rx_byte_sum/int_data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.226ns (56.719%)  route 0.172ns (43.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.559     1.810    infra/ipbus/udp_if/IPADDR/clk125
    SLICE_X36Y36         FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.128     1.938 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_int_reg[23]/Q
                         net (fo=2, routed)           0.172     2.110    infra/ipbus/udp_if/IPADDR/My_IP_addr_int[23]
    SLICE_X35Y36         LUT5 (Prop_lut5_I2_O)        0.098     2.208 r  infra/ipbus/udp_if/IPADDR/My_IP_addr[23]_i_1/O
                         net (fo=1, routed)           0.000     2.208    infra/ipbus/udp_if/IPADDR/My_IP_addr[23]_i_1_n_0
    SLICE_X35Y36         FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.826     2.355    infra/ipbus/udp_if/IPADDR/clk125
    SLICE_X35Y36         FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]/C
                         clock pessimism             -0.283     2.072    
    SLICE_X35Y36         FDSE (Hold_fdse_C_D)         0.091     2.163    infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_main/rxram_end_addr_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_main/end_addr_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.246ns (60.263%)  route 0.162ns (39.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.564     1.815    infra/ipbus/udp_if/tx_main/clk125
    SLICE_X42Y49         FDRE                                         r  infra/ipbus/udp_if/tx_main/rxram_end_addr_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.963 r  infra/ipbus/udp_if/tx_main/rxram_end_addr_int_reg[7]/Q
                         net (fo=1, routed)           0.162     2.125    infra/ipbus/udp_if/tx_main/rxram_end_addr_int_reg__0[7]
    SLICE_X44Y50         LUT6 (Prop_lut6_I5_O)        0.098     2.223 r  infra/ipbus/udp_if/tx_main/end_addr_int[7]_i_1/O
                         net (fo=1, routed)           0.000     2.223    infra/ipbus/udp_if/tx_main/end_addr_int[7]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  infra/ipbus/udp_if/tx_main/end_addr_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.833     2.362    infra/ipbus/udp_if/tx_main/clk125
    SLICE_X44Y50         FDRE                                         r  infra/ipbus/udp_if/tx_main/end_addr_int_reg[7]/C
                         clock pessimism             -0.278     2.084    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.092     2.176    infra/ipbus/udp_if/tx_main/end_addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.762%)  route 0.175ns (54.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.567     1.818    infra/ipbus/udp_if/tx_main/clk125
    SLICE_X14Y49         FDRE                                         r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.148     1.966 r  infra/ipbus/udp_if/tx_main/ipbus_hdr_int_reg[9]/Q
                         net (fo=3, routed)           0.175     2.141    infra/ipbus/udp_if/status_buffer/ipbus_hdr_int_reg[31][9]
    SLICE_X12Y51         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.834     2.364    infra/ipbus/udp_if/status_buffer/clk125
    SLICE_X12Y51         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[9]/C
                         clock pessimism             -0.278     2.086    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.006     2.092    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/status_buffer/ipbus_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.327%)  route 0.247ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.567     1.818    infra/ipbus/udp_if/status_buffer/clk125
    SLICE_X11Y48         FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[30]/Q
                         net (fo=2, routed)           0.247     2.206    infra/ipbus/udp_if/status_buffer/ipbus_out[30]
    SLICE_X9Y51          FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.834     2.364    infra/ipbus/udp_if/status_buffer/clk125
    SLICE_X9Y51          FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[62]/C
                         clock pessimism             -0.278     2.086    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.070     2.156    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.627%)  route 0.221ns (57.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.559     1.810    infra/ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X38Y34         FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.164     1.974 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]/Q
                         net (fo=1, routed)           0.221     2.195    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[30]
    SLICE_X32Y33         FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.825     2.354    infra/ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X32Y33         FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[38]/C
                         clock pessimism             -0.283     2.071    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.070     2.141    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/status_buffer/history_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (45.051%)  route 0.181ns (54.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.567     1.818    infra/ipbus/udp_if/status_buffer/clk125
    SLICE_X10Y49         FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.148     1.966 r  infra/ipbus/udp_if/status_buffer/history_reg[70]/Q
                         net (fo=2, routed)           0.181     2.146    infra/ipbus/udp_if/status_buffer/history[70]
    SLICE_X8Y50          FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.834     2.364    infra/ipbus/udp_if/status_buffer/clk125
    SLICE_X8Y50          FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[78]/C
                         clock pessimism             -0.278     2.086    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.006     2.092    infra/ipbus/udp_if/status_buffer/history_reg[78]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.560     1.811    infra/ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X15Y32         FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDSE (Prop_fdse_C_Q)         0.141     1.952 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/Q
                         net (fo=1, routed)           0.110     2.062    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1_n_0
    SLICE_X14Y32         SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.828     2.357    infra/ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X14Y32         SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
                         clock pessimism             -0.533     1.824    
    SLICE_X14Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.007    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[238]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[254]_srl2___infra_ipbus_udp_if_RARP_block_data_buffer_reg_r_49/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.562     1.813    infra/ipbus/udp_if/RARP_block/clk125
    SLICE_X33Y40         FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.954 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[238]/Q
                         net (fo=2, routed)           0.112     2.066    infra/ipbus/udp_if/RARP_block/data_buffer[238]
    SLICE_X30Y39         SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[254]_srl2___infra_ipbus_udp_if_RARP_block_data_buffer_reg_r_49/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.830     2.359    infra/ipbus/udp_if/RARP_block/clk125
    SLICE_X30Y39         SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[254]_srl2___infra_ipbus_udp_if_RARP_block_data_buffer_reg_r_49/CLK
                         clock pessimism             -0.531     1.828    
    SLICE_X30Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.011    infra/ipbus/udp_if/RARP_block/data_buffer_reg[254]_srl2___infra_ipbus_udp_if_RARP_block_data_buffer_reg_r_49
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4      infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y4      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6      infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y5      infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y3      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     infra/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[57]_srl4___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[61]_srl4___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_68/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl4___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y33     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl6___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y27     infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[19]_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y27     infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_64/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y27     infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y28     infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_60/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X14Y31     infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y27     infra/ipbus/udp_if/IPADDR/pkt_mask_reg[17]_srl6____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y31     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y31     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y32     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y31     infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[56]__0_srl3___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125_90_i
  To Clock:  clk_125_90_i

Setup :            0  Failing Endpoints,  Worst Slack        5.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        1.826ns  (logic 0.456ns (24.979%)  route 1.370ns (75.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.853ns = ( 15.853 - 10.000 ) 
    Source Clock Delay      (SCD):    6.183ns = ( 8.183 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     4.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.799 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     6.466    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.562 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.621     8.183    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     8.639 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           1.370    10.009    infra/eth/emac0/inst/rgmii_interface/tx_reset90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    10.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    12.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    12.653 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    14.240    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.331 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.522    15.853    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.311    16.164    
                         clock uncertainty           -0.047    16.117    
    OLOGIC_X0Y27         ODDR (Setup_oddr_C_R)       -0.798    15.319    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.692%)  route 0.755ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 15.836 - 10.000 ) 
    Source Clock Delay      (SCD):    6.183ns = ( 8.183 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     4.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.799 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     6.466    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.562 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.621     8.183    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.419     8.602 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.755     9.357    infra/eth/emac0/inst/tx_reset90_sync/data_sync3
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    10.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    12.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    12.653 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    14.240    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.331 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.505    15.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                         clock pessimism              0.347    16.183    
                         clock uncertainty           -0.047    16.137    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.265    15.872    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         15.872    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.474%)  route 0.618ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 15.836 - 10.000 ) 
    Source Clock Delay      (SCD):    6.183ns = ( 8.183 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     4.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.799 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     6.466    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.562 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.621     8.183    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     8.639 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.618     9.257    infra/eth/emac0/inst/tx_reset90_sync/data_sync2
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    10.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    12.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    12.653 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    14.240    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.331 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.505    15.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                         clock pessimism              0.347    16.183    
                         clock uncertainty           -0.047    16.137    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.062    16.075    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         16.075    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.922ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.810ns  (logic 0.419ns (51.751%)  route 0.391ns (48.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 15.836 - 10.000 ) 
    Source Clock Delay      (SCD):    6.183ns = ( 8.183 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     4.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.799 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     6.466    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.562 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.621     8.183    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.419     8.602 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.391     8.993    infra/eth/emac0/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    10.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    12.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    12.653 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    14.240    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.331 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.505    15.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism              0.347    16.183    
                         clock uncertainty           -0.047    16.137    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.222    15.915    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         15.915    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.922    

Slack (MET) :             7.100ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125_90_i rise@10.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.584ns  (logic 0.419ns (71.772%)  route 0.165ns (28.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 15.836 - 10.000 ) 
    Source Clock Delay      (SCD):    6.183ns = ( 8.183 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     4.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.799 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.666     6.466    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.562 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.621     8.183    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.419     8.602 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.165     8.767    infra/eth/emac0/inst/tx_reset90_sync/data_sync1
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    10.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    12.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    12.653 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587    14.240    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.331 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.505    15.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism              0.347    16.183    
                         clock uncertainty           -0.047    16.137    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.270    15.867    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         15.867    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  7.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 4.382 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 3.836 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     2.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.585     3.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.128     3.964 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.062     4.026    infra/eth/emac0/inst/tx_reset90_sync/data_sync1
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.853     4.382    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism             -0.546     3.836    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)        -0.008     3.828    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.828    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.070%)  route 0.128ns (49.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 4.382 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 3.836 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     2.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.585     3.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.128     3.964 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.128     4.092    infra/eth/emac0/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.853     4.382    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.546     3.836    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.022     3.858    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.918%)  route 0.204ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 4.382 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 3.836 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     2.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.585     3.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     3.977 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.204     4.181    infra/eth/emac0/inst/tx_reset90_sync/data_sync2
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.853     4.382    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                         clock pessimism             -0.546     3.836    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.071     3.907    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.907    
                         arrival time                           4.181    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
                            (rising edge-triggered cell ODDR clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.950%)  route 0.645ns (82.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 4.380 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 3.836 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     2.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.585     3.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     3.977 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/Q
                         net (fo=1, routed)           0.645     4.621    infra/eth/emac0/inst/rgmii_interface/tx_reset90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.380    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism             -0.512     3.868    
    OLOGIC_X0Y27         ODDR (Hold_oddr_C_R)         0.476     4.344    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         -4.344    
                         arrival time                           4.621    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125_90_i rise@2.000ns - clk_125_90_i rise@2.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.451%)  route 0.375ns (74.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 4.382 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 3.836 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     2.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     2.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     3.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.585     3.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.128     3.964 r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/Q
                         net (fo=1, routed)           0.375     4.339    infra/eth/emac0/inst/tx_reset90_sync/data_sync3
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.853     4.382    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
                         clock pessimism             -0.546     3.836    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)        -0.006     3.830    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  0.509    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125_90_i
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { infra/clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    infra/clocks/bufg125_90/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y27     infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y22      infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_i
  To Clock:  clk_200_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_i
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { infra/clocks/mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  infra/eth/idelayctrl0/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    infra/clocks/bufg200/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  infra/eth/idelayctrl0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       22.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.369ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 0.952ns (10.856%)  route 7.818ns (89.144%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 37.816 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          1.168    12.115    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.239 r  infra/ipbus/trans/sm/ram_reg_3_i_11/O
                         net (fo=1, routed)           1.191    13.430    infra/ipbus/trans/sm/data_out[12]
    SLICE_X50Y32         LUT5 (Prop_lut5_I2_O)        0.124    13.554 r  infra/ipbus/trans/sm/ram_reg_3_i_4/O
                         net (fo=1, routed)           1.335    14.889    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[12]
    RAMB36_X2Y10         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.485    37.816    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X2Y10         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.231    38.047    
                         clock uncertainty           -0.053    37.994    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    37.257    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         37.257    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                 22.369    

Slack (MET) :             22.720ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.306ns (15.324%)  route 7.216ns (84.676%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 37.826 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.152    10.976 r  infra/ipbus/trans/sm/ram_reg_5_i_14/O
                         net (fo=5, routed)           0.615    11.591    infra/ipbus/trans/sm/ram_reg_5_i_14_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I3_O)        0.326    11.917 r  infra/ipbus/trans/sm/ram_reg_0_i_25/O
                         net (fo=1, routed)           0.305    12.222    infra/ipbus/trans/sm/ram_reg_0_i_25_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.346 r  infra/ipbus/trans/sm/ram_reg_0_i_16/O
                         net (fo=1, routed)           1.180    13.526    infra/ipbus/trans/iface/data_out[0]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124    13.650 r  infra/ipbus/trans/iface/ram_reg_0_i_11/O
                         net (fo=1, routed)           0.992    14.642    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X1Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.495    37.826    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.325    38.151    
                         clock uncertainty           -0.053    38.098    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    37.361    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                 22.720    

Slack (MET) :             22.726ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 0.952ns (11.321%)  route 7.457ns (88.679%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 37.813 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          1.052    11.999    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.123 r  infra/ipbus/trans/sm/ram_reg_1_i_7/O
                         net (fo=1, routed)           1.035    13.158    infra/ipbus/trans/sm/ram_reg_1_i_7_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    13.282 r  infra/ipbus/trans/sm/ram_reg_1_i_2/O
                         net (fo=1, routed)           1.246    14.528    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.482    37.813    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.231    38.044    
                         clock uncertainty           -0.053    37.991    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.254    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -14.528    
  -------------------------------------------------------------------
                         slack                                 22.726    

Slack (MET) :             22.995ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 0.952ns (11.695%)  route 7.189ns (88.305%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 37.813 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          0.668    11.615    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.739 r  infra/ipbus/trans/sm/ram_reg_1_i_5/O
                         net (fo=1, routed)           0.833    12.572    infra/ipbus/trans/sm/ram_reg_1_i_5_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.696 r  infra/ipbus/trans/sm/ram_reg_1_i_1/O
                         net (fo=1, routed)           1.563    14.260    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[7]
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.482    37.813    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.231    38.044    
                         clock uncertainty           -0.053    37.991    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    37.254    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 22.995    

Slack (MET) :             23.045ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 0.952ns (11.614%)  route 7.245ns (88.386%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 37.826 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          1.181    12.129    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.253 r  infra/ipbus/trans/sm/ram_reg_0_i_17/O
                         net (fo=1, routed)           0.785    13.037    infra/ipbus/trans/sm/ram_reg_0_i_17_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  infra/ipbus/trans/sm/ram_reg_0_i_12/O
                         net (fo=1, routed)           1.155    14.317    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X1Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.495    37.826    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.325    38.151    
                         clock uncertainty           -0.053    38.098    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    37.361    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                 23.045    

Slack (MET) :             23.104ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 0.952ns (11.854%)  route 7.079ns (88.146%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 37.813 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          0.842    11.789    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124    11.913 r  infra/ipbus/trans/sm/ram_reg_1_i_11/O
                         net (fo=1, routed)           0.621    12.534    infra/ipbus/trans/sm/ram_reg_1_i_11_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124    12.658 r  infra/ipbus/trans/sm/ram_reg_1_i_4/O
                         net (fo=1, routed)           1.492    14.150    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.482    37.813    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.231    38.044    
                         clock uncertainty           -0.053    37.991    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    37.254    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                 23.104    

Slack (MET) :             23.119ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 0.952ns (11.720%)  route 7.171ns (88.280%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 37.826 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          1.053    12.001    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.125 r  infra/ipbus/trans/sm/ram_reg_0_i_20/O
                         net (fo=1, routed)           1.067    13.192    infra/ipbus/trans/sm/ram_reg_0_i_20_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.316 r  infra/ipbus/trans/sm/ram_reg_0_i_13/O
                         net (fo=1, routed)           0.926    14.242    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X1Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.495    37.826    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.325    38.151    
                         clock uncertainty           -0.053    38.098    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    37.361    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         37.361    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                 23.119    

Slack (MET) :             23.201ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 0.952ns (11.998%)  route 6.982ns (88.002%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 37.813 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT5 (Prop_lut5_I0_O)        0.124    10.948 r  infra/ipbus/trans/sm/ram_reg_0_i_26/O
                         net (fo=13, routed)          1.009    11.956    infra/ipbus/trans/sm/ram_reg_0_i_26_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.080 r  infra/ipbus/trans/sm/ram_reg_1_i_9/O
                         net (fo=1, routed)           0.584    12.665    infra/ipbus/trans/sm/ram_reg_1_i_9_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I2_O)        0.124    12.789 r  infra/ipbus/trans/sm/ram_reg_1_i_3/O
                         net (fo=1, routed)           1.265    14.054    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.482    37.813    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X1Y11         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.231    38.044    
                         clock uncertainty           -0.053    37.991    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    37.254    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                 23.201    

Slack (MET) :             23.340ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        7.715ns  (logic 1.275ns (16.527%)  route 6.440ns (83.473%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 37.828 - 32.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.557     6.119    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y29         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.456     6.575 f  infra/ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=77, routed)          2.594     9.169    infra/ipbus/trans/sm/Q[1]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     9.293 f  infra/ipbus/trans/sm/rmw_input[7]_i_3/O
                         net (fo=36, routed)          1.530    10.824    infra/ipbus/trans/sm/rmw_input[7]_i_3_n_0
    SLICE_X44Y30         LUT4 (Prop_lut4_I3_O)        0.152    10.976 r  infra/ipbus/trans/sm/ram_reg_5_i_14/O
                         net (fo=5, routed)           1.430    12.406    infra/ipbus/trans/sm/ram_reg_5_i_14_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I5_O)        0.326    12.732 r  infra/ipbus/trans/sm/ram_reg_7_i_10/O
                         net (fo=1, routed)           0.000    12.732    infra/ipbus/trans/iface/tx_data[13]
    SLICE_X51Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    12.949 r  infra/ipbus/trans/iface/ram_reg_7_i_3/O
                         net (fo=1, routed)           0.885    13.834    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X2Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.497    37.828    infra/ipbus/udp_if/ipbus_tx_ram/clk_enclustra
    RAMB36_X2Y9          RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.311    38.139    
                         clock uncertainty           -0.053    38.086    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.912    37.174    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         37.174    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                 23.340    

Slack (MET) :             23.342ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/rxf_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 1.492ns (17.724%)  route 6.926ns (82.276%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 37.777 - 32.000 ) 
    Source Clock Delay      (SCD):    6.121ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.666     4.466    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.559     6.121    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X50Y30         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.518     6.639 f  infra/ipbus/trans/sm/addr_reg[13]/Q
                         net (fo=25, routed)          1.393     8.033    infra/ipbus/trans/sm/ipb_out[ipb_addr][13]
    SLICE_X45Y32         LUT3 (Prop_lut3_I1_O)        0.152     8.185 f  infra/ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=4, routed)           0.825     9.009    infra/ipbus/trans/sm/rmw_input[31]_i_3_n_0
    SLICE_X45Y33         LUT5 (Prop_lut5_I0_O)        0.326     9.335 r  infra/ipbus/trans/sm/wctr[0]_i_8/O
                         net (fo=2, routed)           0.904    10.239    infra/ipbus/trans/sm/wctr[0]_i_8_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I0_O)        0.124    10.363 r  infra/ipbus/trans/sm/rctr[0]_i_12/O
                         net (fo=2, routed)           1.026    11.389    infra/ipbus/trans/sm/rctr[0]_i_12_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.513 r  infra/ipbus/trans/sm/rctr[0]_i_4/O
                         net (fo=1, routed)           0.420    11.933    infra/ipbus/trans/sm/rctr[0]_i_4_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.057 r  infra/ipbus/trans/sm/rctr[0]_i_2/O
                         net (fo=20, routed)          0.875    12.932    infra/ipbus/trans/iface/rctr01_out
    SLICE_X53Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.056 r  infra/ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.483    14.539    infra/ipbus/trans/iface/rxf0
    SLICE_X50Y34         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    P17                                               0.000    32.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000    32.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408    33.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    34.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    34.653 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           1.587    36.240    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.331 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         1.446    37.777    infra/ipbus/trans/iface/clk_enclustra
    SLICE_X50Y34         FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[16]/C
                         clock pessimism              0.325    38.102    
                         clock uncertainty           -0.053    38.050    
    SLICE_X50Y34         FDRE (Setup_fdre_C_CE)      -0.169    37.881    infra/ipbus/trans/iface/rxf_reg[16]
  -------------------------------------------------------------------
                         required time                         37.881    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                 23.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_result_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            I1/reg_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.564     1.815    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y38         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.956 r  infra/ipbus/trans/sm/rmw_result_reg[28]/Q
                         net (fo=1, routed)           0.058     2.014    infra/ipbus/trans/sm/rmw_result[28]
    SLICE_X48Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.059 r  infra/ipbus/trans/sm/reg[0][28]_i_1/O
                         net (fo=1, routed)           0.000     2.059    I1/D[28]
    SLICE_X48Y38         FDRE                                         r  I1/reg_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.834     2.363    I1/clk_ipb
    SLICE_X48Y38         FDRE                                         r  I1/reg_reg[0][28]/C
                         clock pessimism             -0.535     1.828    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     1.920    I1/reg_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.560     1.811    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X47Y34         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     1.952 r  infra/ipbus/trans/sm/rmw_coeff_reg[17]/Q
                         net (fo=1, routed)           0.087     2.039    infra/ipbus/trans/sm/rmw_coeff[17]
    SLICE_X46Y34         LUT5 (Prop_lut5_I2_O)        0.045     2.084 r  infra/ipbus/trans/sm/rmw_result[17]_i_1/O
                         net (fo=1, routed)           0.000     2.084    infra/ipbus/trans/sm/rmw_result_0[17]
    SLICE_X46Y34         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.828     2.357    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X46Y34         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[17]/C
                         clock pessimism             -0.533     1.824    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.120     1.944    infra/ipbus/trans/sm/rmw_result_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.560     1.811    infra/ipbus/udp_if/clock_crossing_if/clk_enclustra
    SLICE_X57Y30         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.952 r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[2]/Q
                         net (fo=1, routed)           0.087     2.039    infra/ipbus/udp_if/clock_crossing_if/req_send_buf[2]
    SLICE_X56Y30         LUT4 (Prop_lut4_I2_O)        0.045     2.084 r  infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.084    infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_buf[0]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.827     2.356    infra/ipbus/udp_if/clock_crossing_if/clk_enclustra
    SLICE_X56Y30         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]/C
                         clock pessimism             -0.532     1.824    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.120     1.944    infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.558     1.809    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X47Y32         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.950 r  infra/ipbus/trans/sm/rmw_coeff_reg[10]/Q
                         net (fo=1, routed)           0.087     2.037    infra/ipbus/trans/sm/rmw_coeff[10]
    SLICE_X46Y32         LUT5 (Prop_lut5_I2_O)        0.045     2.082 r  infra/ipbus/trans/sm/rmw_result[10]_i_1/O
                         net (fo=1, routed)           0.000     2.082    infra/ipbus/trans/sm/rmw_result_0[10]
    SLICE_X46Y32         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.826     2.355    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X46Y32         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[10]/C
                         clock pessimism             -0.533     1.822    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.120     1.942    infra/ipbus/trans/sm/rmw_result_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            I1/reg_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.561     1.812    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X49Y33         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.953 r  infra/ipbus/trans/sm/rmw_result_reg[13]/Q
                         net (fo=1, routed)           0.059     2.012    infra/ipbus/trans/sm/rmw_result[13]
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.057 r  infra/ipbus/trans/sm/reg[0][13]_i_1/O
                         net (fo=1, routed)           0.000     2.057    I1/D[13]
    SLICE_X48Y33         FDRE                                         r  I1/reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.829     2.358    I1/clk_ipb
    SLICE_X48Y33         FDRE                                         r  I1/reg_reg[0][13]/C
                         clock pessimism             -0.533     1.825    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.092     1.917    I1/reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.565     1.816    infra/ipbus/udp_if/clock_crossing_if/clk_enclustra
    SLICE_X49Y42         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.957 r  infra/ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[2]/Q
                         net (fo=1, routed)           0.058     2.015    infra/ipbus/udp_if/clock_crossing_if/busy_down_buf[2]
    SLICE_X48Y42         LUT6 (Prop_lut6_I5_O)        0.045     2.060 r  infra/ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.060    infra/ipbus/udp_if/clock_crossing_if/busy_buf[0]_i_1_n_0
    SLICE_X48Y42         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.835     2.364    infra/ipbus/udp_if/clock_crossing_if/clk_enclustra
    SLICE_X48Y42         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
                         clock pessimism             -0.535     1.829    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.091     1.920    infra/ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/err_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.556     1.807    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X51Y27         FDRE                                         r  infra/ipbus/trans/sm/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  infra/ipbus/trans/sm/timer_reg[6]/Q
                         net (fo=6, routed)           0.100     2.048    infra/ipbus/trans/sm/timer_reg__0[6]
    SLICE_X50Y27         LUT5 (Prop_lut5_I2_O)        0.045     2.093 r  infra/ipbus/trans/sm/err_d[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    infra/ipbus/trans/sm/err_d[2]_i_1_n_0
    SLICE_X50Y27         FDRE                                         r  infra/ipbus/trans/sm/err_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.824     2.353    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X50Y27         FDRE                                         r  infra/ipbus/trans/sm/err_d_reg[2]/C
                         clock pessimism             -0.533     1.820    
    SLICE_X50Y27         FDRE (Hold_fdre_C_D)         0.120     1.940    infra/ipbus/trans/sm/err_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/dsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.558     1.809    infra/ipbus/trans/iface/clk_enclustra
    SLICE_X53Y30         FDRE                                         r  infra/ipbus/trans/iface/dsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.950 r  infra/ipbus/trans/iface/dsel_reg/Q
                         net (fo=173, routed)         0.111     2.061    infra/ipbus/trans/iface/dsel
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.048     2.109 r  infra/ipbus/trans/iface/addr[10]_i_1/O
                         net (fo=1, routed)           0.000     2.109    infra/ipbus/trans/sm/ram2_reg_1[10]
    SLICE_X52Y30         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.827     2.356    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X52Y30         FDRE                                         r  infra/ipbus/trans/sm/addr_reg[10]/C
                         clock pessimism             -0.534     1.822    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.133     1.955    infra/ipbus/trans/sm/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.559     1.810    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X44Y33         FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     1.951 r  infra/ipbus/trans/sm/rmw_coeff_reg[14]/Q
                         net (fo=1, routed)           0.104     2.055    infra/ipbus/trans/sm/rmw_coeff[14]
    SLICE_X46Y33         LUT5 (Prop_lut5_I2_O)        0.045     2.100 r  infra/ipbus/trans/sm/rmw_result[14]_i_1/O
                         net (fo=1, routed)           0.000     2.100    infra/ipbus/trans/sm/rmw_result_0[14]
    SLICE_X46Y33         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.827     2.356    infra/ipbus/trans/sm/clk_enclustra
    SLICE_X46Y33         FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[14]/C
                         clock pessimism             -0.532     1.824    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.121     1.945    infra/ipbus/trans/sm/rmw_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.489     1.225    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.561     1.812    infra/ipbus/udp_if/clock_crossing_if/clk_enclustra
    SLICE_X38Y56         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.976 r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/Q
                         net (fo=1, routed)           0.056     2.032    infra/ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[3]
    SLICE_X38Y56         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT3
                         net (fo=1, routed)           0.534     1.501    infra/clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufgipb/O
                         net (fo=513, routed)         0.829     2.359    infra/ipbus/udp_if/clock_crossing_if/clk_enclustra
    SLICE_X38Y56         FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                         clock pessimism             -0.547     1.812    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.064     1.876    infra/ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { infra/clocks/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y4      infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y4      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y6      infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y7      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y7      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y5      infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y3      infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y10     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y8      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y9      infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y0  infra/clocks/mmcm/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X47Y29     infra/ipbus/trans/sm/rmw_result_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X51Y38     I1/reg_reg[0][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y31     I1/reg_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y30     I1/reg_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y30     I1/reg_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y30     I1/reg_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X42Y30     I1/reg_reg[0][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y26     I3/i2c_interface/bit_controller/FSM_sequential_c_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y26     I3/i2c_interface/bit_controller/FSM_sequential_c_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X38Y26     I3/i2c_interface/bit_controller/FSM_sequential_c_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X46Y30     I1/reg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X46Y30     I1/reg_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X49Y32     I1/reg_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X48Y33     I1/reg_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X48Y33     I1/reg_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X43Y33     I1/reg_reg[0][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X45Y34     I1/reg_reg[0][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X45Y34     I1/reg_reg[0][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X45Y34     I1/reg_reg[0][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X46Y30     I1/reg_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.609ns (15.424%)  route 3.339ns (84.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.369     7.172    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.636    10.523    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.609ns (15.424%)  route 3.339ns (84.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.369     7.172    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.636    10.523    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.609ns (15.424%)  route 3.339ns (84.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.369     7.172    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.636    10.523    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.609ns (15.424%)  route 3.339ns (84.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.369     7.172    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X4Y19          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[9]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.636    10.523    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         10.523    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.609ns (16.538%)  route 3.073ns (83.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.104     6.907    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.731    10.428    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[0]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.609ns (16.538%)  route 3.073ns (83.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.104     6.907    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.731    10.428    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[1]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.609ns (16.538%)  route 3.073ns (83.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.104     6.907    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.731    10.428    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[2]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.609ns (16.538%)  route 3.073ns (83.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.104     6.907    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.731    10.428    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[3]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.609ns (16.538%)  route 3.073ns (83.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.104     6.907    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.731    10.428    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[4]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.609ns (16.538%)  route 3.073ns (83.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.731     3.224    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_clk
    SLICE_X5Y26          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.456     3.680 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_reset_reg/Q
                         net (fo=107, routed)         1.970     5.650    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/O126
    SLICE_X6Y16          LUT3 (Prop_lut3_I0_O)        0.153     5.803 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=23, routed)          1.104     6.907    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/SS[0]
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.701    11.057    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X6Y19          FDSE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]/C
                         clock pessimism              0.137    11.194    
                         clock uncertainty           -0.035    11.159    
    SLICE_X6Y19          FDSE (Setup_fdse_C_S)       -0.731    10.428    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[5]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  3.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.491%)  route 0.161ns (49.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.275     0.823    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X8Y26          FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     0.987 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.161     1.148    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[3][2]
    RAMB18_X0Y10         RAMB18E1                                     r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.349     1.353    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.474     0.879    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.062    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.966 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.022    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d1
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.308     1.311    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.486     0.825    
    SLICE_X11Y23         FDPE (Hold_fdpe_C_D)         0.075     0.900    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.261     0.809    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y15          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.006    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X3Y15          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.292     1.295    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y15          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.486     0.809    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.075     0.884    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.966 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.022    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.310     1.313    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.488     0.825    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.075     0.900    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.275     0.823    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.964 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.020    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.307     1.310    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.487     0.823    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.075     0.898    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.276     0.824    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/s_aclk
    SLICE_X15Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.965 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.021    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/out
    SLICE_X15Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.309     1.312    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/s_aclk
    SLICE_X15Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.488     0.824    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.075     0.899    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RXD_REG1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.259     0.807    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/rx_axi_clk
    SLICE_X1Y17          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RXD_REG1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.948 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RXD_REG1_reg[4]/Q
                         net (fo=2, routed)           0.112     1.060    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/data_early[4]
    SLICE_X2Y18          SRL16E                                       r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.289     1.292    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/rx_axi_clk
    SLICE_X2Y18          SRL16E                                       r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/CLK
                         clock pessimism             -0.472     0.820    
    SLICE_X2Y18          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.937    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.275     0.823    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     0.964 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.020    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.307     1.310    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.487     0.823    
    SLICE_X9Y26          FDCE (Hold_fdce_C_D)         0.071     0.894    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RXD_REG1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.259     0.807    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/rx_axi_clk
    SLICE_X1Y17          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RXD_REG1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.948 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/RXD_REG1_reg[5]/Q
                         net (fo=2, routed)           0.114     1.062    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/data_early[5]
    SLICE_X2Y18          SRL16E                                       r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.289     1.292    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/rx_axi_clk
    SLICE_X2Y18          SRL16E                                       r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/CLK
                         clock pessimism             -0.472     0.820    
    SLICE_X2Y18          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.935    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/rx_data_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_mac_tuser_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.253     0.801    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/rx_axi_clk
    SLICE_X7Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/rx_data_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/rx_data_valid_int_reg/Q
                         net (fo=5, routed)           0.076     1.019    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/rx_data_valid
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.045     1.064 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/flow/rx_mac_tuser_i_1/O
                         net (fo=1, routed)           0.000     1.064    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_mac_tuser0
    SLICE_X6Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_mac_tuser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.283     1.286    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_axi_clk
    SLICE_X6Y23          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_mac_tuser_reg/C
                         clock pessimism             -0.472     0.814    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.121     0.935    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rx_axi_shim/rx_mac_tuser_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         8.000       4.826      BUFR_X0Y1     infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y0    infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y20  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y14  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y13  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y18  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X11Y23  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X11Y23  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[0].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[2].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[3].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[6].DELAY_RXD/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[7].DELAY_RXD/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RX_DV1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y16   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RX_DV1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[0].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[1].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[2].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[3].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[4].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[5].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[6].DELAY_RXD/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y18   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RXD_BUS[7].DELAY_RXD/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y15   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RX_DV2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X2Y19   infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/rxgen/DELAY_RX_ERR/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_40_i_p
  To Clock:  sysclk_40_i_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_40_i_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { sysclk_40_i_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { I4/pll_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk160
  To Clock:  s_clk160

Setup :            0  Failing Endpoints,  Worst Slack        3.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/DUTClockCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.046%)  route 1.732ns (72.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 11.586 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.913     8.034    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.507    11.586    OutBlocks[2].DUT_Instance/CLK
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[0]/C
                         clock pessimism              0.297    11.883    
                         clock uncertainty           -0.049    11.834    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    11.405    OutBlocks[2].DUT_Instance/DUTClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/DUTClockCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.046%)  route 1.732ns (72.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 11.586 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.913     8.034    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.507    11.586    OutBlocks[2].DUT_Instance/CLK
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[1]/C
                         clock pessimism              0.297    11.883    
                         clock uncertainty           -0.049    11.834    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    11.405    OutBlocks[2].DUT_Instance/DUTClockCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/DUTClockCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.046%)  route 1.732ns (72.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 11.586 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.913     8.034    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.507    11.586    OutBlocks[2].DUT_Instance/CLK
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[2]/C
                         clock pessimism              0.297    11.883    
                         clock uncertainty           -0.049    11.834    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    11.405    OutBlocks[2].DUT_Instance/DUTClockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/DUTClockCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.046%)  route 1.732ns (72.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 11.586 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.913     8.034    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.507    11.586    OutBlocks[2].DUT_Instance/CLK
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[3]/C
                         clock pessimism              0.297    11.883    
                         clock uncertainty           -0.049    11.834    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    11.405    OutBlocks[2].DUT_Instance/DUTClockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/DUTClockCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.642ns (27.046%)  route 1.732ns (72.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 11.586 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.913     8.034    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.507    11.586    OutBlocks[2].DUT_Instance/CLK
    SLICE_X63Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/DUTClockCounter_reg[4]/C
                         clock pessimism              0.297    11.883    
                         clock uncertainty           -0.049    11.834    
    SLICE_X63Y59         FDRE (Setup_fdre_C_R)       -0.429    11.405    OutBlocks[2].DUT_Instance/DUTClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/InternalDUTClk_reg/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.642ns (28.637%)  route 1.600ns (71.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 11.586 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.781     7.902    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X64Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/InternalDUTClk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.507    11.586    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y59         FDRE                                         r  OutBlocks[2].DUT_Instance/InternalDUTClk_reg/C
                         clock pessimism              0.297    11.883    
                         clock uncertainty           -0.049    11.834    
    SLICE_X64Y59         FDRE (Setup_fdre_C_R)       -0.524    11.310    OutBlocks[2].DUT_Instance/InternalDUTClk_reg
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[1].DUT_Instance/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.842ns (31.468%)  route 1.834ns (68.532%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 11.587 - 6.250 ) 
    Source Clock Delay      (SCD):    5.657ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.623     5.657    OutBlocks[1].DUT_Instance/CLK
    SLICE_X65Y61         FDRE                                         r  OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.419     6.076 f  OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[2]/Q
                         net (fo=4, routed)           0.887     6.963    OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[2]
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.262 r  OutBlocks[1].DUT_Instance/state[0]_i_2__1/O
                         net (fo=1, routed)           0.947     8.209    OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/TriggerBitCounter_reg[0]
    SLICE_X65Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.333 r  OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     8.333    OutBlocks[1].DUT_Instance/trigger_register_n_1
    SLICE_X65Y58         FDRE                                         r  OutBlocks[1].DUT_Instance/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.508    11.587    OutBlocks[1].DUT_Instance/CLK
    SLICE_X65Y58         FDRE                                         r  OutBlocks[1].DUT_Instance/state_reg[0]/C
                         clock pessimism              0.297    11.884    
                         clock uncertainty           -0.049    11.835    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.029    11.864    OutBlocks[1].DUT_Instance/state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.642ns (30.521%)  route 1.461ns (69.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 11.587 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.643     7.764    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X64Y58         FDRE                                         r  OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.508    11.587    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y58         FDRE                                         r  OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[0]/C
                         clock pessimism              0.297    11.884    
                         clock uncertainty           -0.049    11.835    
    SLICE_X64Y58         FDRE (Setup_fdre_C_R)       -0.524    11.311    OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.642ns (30.521%)  route 1.461ns (69.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 11.587 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.643     7.764    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X64Y58         FDRE                                         r  OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.508    11.587    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y58         FDRE                                         r  OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[1]/C
                         clock pessimism              0.297    11.884    
                         clock uncertainty           -0.049    11.835    
    SLICE_X64Y58         FDRE (Setup_fdre_C_R)       -0.524    11.311    OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 OutBlocks[2].DUT_Instance/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (s_clk160 rise@6.250ns - s_clk160 rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.642ns (30.521%)  route 1.461ns (69.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 11.587 - 6.250 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.049ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.626     5.660    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518     6.178 r  OutBlocks[2].DUT_Instance/state_reg[0]/Q
                         net (fo=4, routed)           0.818     6.997    OutBlocks[2].DUT_Instance/state[0]
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.124     7.121 r  OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0/O
                         net (fo=11, routed)          0.643     7.764    OutBlocks[2].DUT_Instance/DUTClockCounter[4]_i_1__0_n_0
    SLICE_X64Y58         FDRE                                         r  OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      6.250     6.250 r  
    T5                                                0.000     6.250 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     6.250    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     7.161 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     8.323    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084     8.407 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.988    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.079 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.508    11.587    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y58         FDRE                                         r  OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[2]/C
                         clock pessimism              0.297    11.884    
                         clock uncertainty           -0.049    11.835    
    SLICE_X64Y58         FDRE (Setup_fdre_C_R)       -0.524    11.311    OutBlocks[2].DUT_Instance/TriggerBitCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.311    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  3.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[1].DUT_Instance/DUTClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.590     1.975    OutBlocks[1].DUT_Instance/CLK
    SLICE_X65Y62         FDRE                                         r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/Q
                         net (fo=7, routed)           0.110     2.227    OutBlocks[1].DUT_Instance/DUTClockCounter_reg_n_0_[1]
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.048     2.275 r  OutBlocks[1].DUT_Instance/DUTClockCounter[4]_i_2__1/O
                         net (fo=1, routed)           0.000     2.275    OutBlocks[1].DUT_Instance/DUTClockCounter[4]_i_2__1_n_0
    SLICE_X64Y62         FDRE                                         r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.859     2.370    OutBlocks[1].DUT_Instance/CLK
    SLICE_X64Y62         FDRE                                         r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[4]/C
                         clock pessimism             -0.381     1.988    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.131     2.119    OutBlocks[1].DUT_Instance/DUTClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[1].DUT_Instance/DUTClockCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.590     1.975    OutBlocks[1].DUT_Instance/CLK
    SLICE_X65Y62         FDRE                                         r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/Q
                         net (fo=7, routed)           0.110     2.227    OutBlocks[1].DUT_Instance/DUTClockCounter_reg_n_0_[1]
    SLICE_X64Y62         LUT5 (Prop_lut5_I0_O)        0.045     2.272 r  OutBlocks[1].DUT_Instance/DUTClockCounter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.272    OutBlocks[1].DUT_Instance/DUTClockCounter[2]_i_1__1_n_0
    SLICE_X64Y62         FDRE                                         r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.859     2.370    OutBlocks[1].DUT_Instance/CLK
    SLICE_X64Y62         FDRE                                         r  OutBlocks[1].DUT_Instance/DUTClockCounter_reg[2]/C
                         clock pessimism             -0.381     1.988    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.120     2.108    OutBlocks[1].DUT_Instance/DUTClockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 OutBlocks[3].DUT_Instance/DUTClockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[3].DUT_Instance/DUTClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.596     1.981    OutBlocks[3].DUT_Instance/CLK
    SLICE_X65Y48         FDRE                                         r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.122 r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[1]/Q
                         net (fo=7, routed)           0.121     2.244    OutBlocks[3].DUT_Instance/DUTClockCounter_reg_n_0_[1]
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.048     2.292 r  OutBlocks[3].DUT_Instance/DUTClockCounter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.292    OutBlocks[3].DUT_Instance/DUTClockCounter[4]_i_2_n_0
    SLICE_X64Y48         FDRE                                         r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.867     2.377    OutBlocks[3].DUT_Instance/CLK
    SLICE_X64Y48         FDRE                                         r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[4]/C
                         clock pessimism             -0.383     1.994    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.131     2.125    OutBlocks[3].DUT_Instance/DUTClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 OutBlocks[3].DUT_Instance/DUTClockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[3].DUT_Instance/DUTClockCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.596     1.981    OutBlocks[3].DUT_Instance/CLK
    SLICE_X65Y48         FDRE                                         r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.122 r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[1]/Q
                         net (fo=7, routed)           0.121     2.244    OutBlocks[3].DUT_Instance/DUTClockCounter_reg_n_0_[1]
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.289 r  OutBlocks[3].DUT_Instance/DUTClockCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.289    OutBlocks[3].DUT_Instance/DUTClockCounter[2]_i_1_n_0
    SLICE_X64Y48         FDRE                                         r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.867     2.377    OutBlocks[3].DUT_Instance/CLK
    SLICE_X64Y48         FDRE                                         r  OutBlocks[3].DUT_Instance/DUTClockCounter_reg[2]/C
                         clock pessimism             -0.383     1.994    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.120     2.114    OutBlocks[3].DUT_Instance/DUTClockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[0].DUT_Instance/DUTClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.005%)  route 0.131ns (40.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.590     1.975    OutBlocks[0].DUT_Instance/CLK
    SLICE_X65Y33         FDRE                                         r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/Q
                         net (fo=7, routed)           0.131     2.248    OutBlocks[0].DUT_Instance/DUTClockCounter_reg_n_0_[1]
    SLICE_X64Y33         LUT5 (Prop_lut5_I0_O)        0.048     2.296 r  OutBlocks[0].DUT_Instance/DUTClockCounter[4]_i_2__2/O
                         net (fo=1, routed)           0.000     2.296    OutBlocks[0].DUT_Instance/DUTClockCounter[4]_i_2__2_n_0
    SLICE_X64Y33         FDRE                                         r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.859     2.369    OutBlocks[0].DUT_Instance/CLK
    SLICE_X64Y33         FDRE                                         r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[4]/C
                         clock pessimism             -0.381     1.988    
    SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.131     2.119    OutBlocks[0].DUT_Instance/DUTClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 OutBlocks[0].DUT_Instance/reset_register/pipeline[2].pipelinestage/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[0].DUT_Instance/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.587     1.972    OutBlocks[0].DUT_Instance/reset_register/pipeline[2].pipelinestage/CLK
    SLICE_X65Y30         FDRE                                         r  OutBlocks[0].DUT_Instance/reset_register/pipeline[2].pipelinestage/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     2.113 f  OutBlocks[0].DUT_Instance/reset_register/pipeline[2].pipelinestage/Q_reg/Q
                         net (fo=2, routed)           0.140     2.253    OutBlocks[0].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg_1
    SLICE_X64Y30         LUT4 (Prop_lut4_I3_O)        0.046     2.299 r  OutBlocks[0].DUT_Instance/trigger_register/pipeline[2].pipelinestage/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.299    OutBlocks[0].DUT_Instance/trigger_register_n_0
    SLICE_X64Y30         FDRE                                         r  OutBlocks[0].DUT_Instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.856     2.366    OutBlocks[0].DUT_Instance/CLK
    SLICE_X64Y30         FDRE                                         r  OutBlocks[0].DUT_Instance/state_reg[1]/C
                         clock pessimism             -0.381     1.985    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.131     2.116    OutBlocks[0].DUT_Instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 OutBlocks[2].DUT_Instance/reset_register/pipeline[2].pipelinestage/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[2].DUT_Instance/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.593     1.978    OutBlocks[2].DUT_Instance/reset_register/pipeline[2].pipelinestage/CLK
    SLICE_X65Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/reset_register/pipeline[2].pipelinestage/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     2.119 f  OutBlocks[2].DUT_Instance/reset_register/pipeline[2].pipelinestage/Q_reg/Q
                         net (fo=2, routed)           0.140     2.260    OutBlocks[2].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg_1
    SLICE_X64Y54         LUT4 (Prop_lut4_I3_O)        0.046     2.306 r  OutBlocks[2].DUT_Instance/trigger_register/pipeline[2].pipelinestage/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.306    OutBlocks[2].DUT_Instance/trigger_register_n_0
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.863     2.374    OutBlocks[2].DUT_Instance/CLK
    SLICE_X64Y54         FDRE                                         r  OutBlocks[2].DUT_Instance/state_reg[1]/C
                         clock pessimism             -0.382     1.991    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.131     2.122    OutBlocks[2].DUT_Instance/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[0].DUT_Instance/DUTClockCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.590     1.975    OutBlocks[0].DUT_Instance/CLK
    SLICE_X65Y33         FDRE                                         r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     2.116 r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/Q
                         net (fo=7, routed)           0.131     2.248    OutBlocks[0].DUT_Instance/DUTClockCounter_reg_n_0_[1]
    SLICE_X64Y33         LUT5 (Prop_lut5_I0_O)        0.045     2.293 r  OutBlocks[0].DUT_Instance/DUTClockCounter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.293    OutBlocks[0].DUT_Instance/DUTClockCounter[2]_i_1__2_n_0
    SLICE_X64Y33         FDRE                                         r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.859     2.369    OutBlocks[0].DUT_Instance/CLK
    SLICE_X64Y33         FDRE                                         r  OutBlocks[0].DUT_Instance/DUTClockCounter_reg[2]/C
                         clock pessimism             -0.381     1.988    
    SLICE_X64Y33         FDRE (Hold_fdre_C_D)         0.120     2.108    OutBlocks[0].DUT_Instance/DUTClockCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 OutBlocks[1].DUT_Instance/trigger_register/pipeline[1].pipelinestage/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.592     1.977    OutBlocks[1].DUT_Instance/trigger_register/pipeline[1].pipelinestage/CLK
    SLICE_X65Y58         FDRE                                         r  OutBlocks[1].DUT_Instance/trigger_register/pipeline[1].pipelinestage/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  OutBlocks[1].DUT_Instance/trigger_register/pipeline[1].pipelinestage/Q_reg/Q
                         net (fo=1, routed)           0.116     2.235    OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg_0
    SLICE_X65Y58         FDRE                                         r  OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.862     2.373    OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/CLK
    SLICE_X65Y58         FDRE                                         r  OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg/C
                         clock pessimism             -0.395     1.977    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.071     2.048    OutBlocks[1].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 OutBlocks[3].DUT_Instance/trigger_register/pipeline[1].pipelinestage/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OutBlocks[3].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             s_clk160
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk160 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.595     1.980    OutBlocks[3].DUT_Instance/trigger_register/pipeline[1].pipelinestage/CLK
    SLICE_X65Y43         FDRE                                         r  OutBlocks[3].DUT_Instance/trigger_register/pipeline[1].pipelinestage/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     2.121 r  OutBlocks[3].DUT_Instance/trigger_register/pipeline[1].pipelinestage/Q_reg/Q
                         net (fo=1, routed)           0.116     2.237    OutBlocks[3].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg_0
    SLICE_X65Y43         FDRE                                         r  OutBlocks[3].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.481    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.866     2.376    OutBlocks[3].DUT_Instance/trigger_register/pipeline[2].pipelinestage/CLK
    SLICE_X65Y43         FDRE                                         r  OutBlocks[3].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg/C
                         clock pessimism             -0.396     1.980    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.071     2.051    OutBlocks[3].DUT_Instance/trigger_register/pipeline[2].pipelinestage/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { I4/pll_base_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.250       4.095      BUFGCTRL_X0Y4    I4/clk160_o_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X59Y19     I4/s_logic_reset_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X58Y19     I4/s_logic_reset_d2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X58Y19     I4/s_logic_reset_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X58Y19     I4/s_logic_reset_d4_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X58Y19     I4/s_logic_reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X64Y29     OutBlocks[0].DUT_Instance/Busy_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X65Y33     OutBlocks[0].DUT_Instance/DUTClockCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X65Y33     OutBlocks[0].DUT_Instance/DUTClockCounter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y62     OutBlocks[1].DUT_Instance/DUTClockCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y62     OutBlocks[1].DUT_Instance/DUTClockCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y62     OutBlocks[1].DUT_Instance/DUTClockCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y62     OutBlocks[1].DUT_Instance/DUTClockCounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y62     OutBlocks[1].DUT_Instance/DUTClockCounter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y62     OutBlocks[1].DUT_Instance/InternalDUTClk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X59Y19     I4/s_logic_reset_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X58Y19     I4/s_logic_reset_d2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X58Y19     I4/s_logic_reset_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X58Y19     I4/s_logic_reset_d4_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y32     OutBlocks[0].DUT_Instance/TriggerBitCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y32     OutBlocks[0].DUT_Instance/TriggerBitCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y32     OutBlocks[0].DUT_Instance/TriggerBitCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y32     OutBlocks[0].DUT_Instance/TriggerBitCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X64Y32     OutBlocks[0].DUT_Instance/TriggerBitCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y57     OutBlocks[1].DUT_Instance/Busy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y61     OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y61     OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y61     OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X65Y61     OutBlocks[1].DUT_Instance/TriggerBitCounter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk320
  To Clock:  s_clk320

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.970ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.419ns (35.859%)  route 0.749ns (64.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.419     6.085 r  I4/s_strobe160_reg[9]/Q
                         net (fo=1, routed)           0.749     6.834    I4/s_strobe160[9]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)       -0.270     8.474    I4/s_strobe160_reg[10]
  -------------------------------------------------------------------
                         required time                          8.474    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.518ns (40.203%)  route 0.770ns (59.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     6.184 r  I4/s_strobe160_reg[0]/Q
                         net (fo=1, routed)           0.770     6.954    I4/s_strobe160[0]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)       -0.045     8.699    I4/s_strobe160_reg[1]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.665%)  route 0.637ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 8.467 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.419     6.085 r  I4/s_strobe160_reg[14]/Q
                         net (fo=2, routed)           0.637     6.722    I4/s_strobe160[14]
    SLICE_X65Y16         FDSE                                         r  I4/s_strobe160_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.512     8.467    I4/BUFG_inst_n_0
    SLICE_X65Y16         FDSE                                         r  I4/s_strobe160_reg[15]_lopt_replica/C
                         clock pessimism              0.299     8.766    
                         clock uncertainty           -0.047     8.719    
    SLICE_X65Y16         FDSE (Setup_fdse_C_D)       -0.242     8.477    I4/s_strobe160_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.478ns (43.714%)  route 0.615ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     6.144 r  I4/s_strobe160_reg[3]/Q
                         net (fo=1, routed)           0.615     6.759    I4/s_strobe160[3]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)       -0.201     8.543    I4/s_strobe160_reg[4]
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.778%)  route 0.609ns (59.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.419     6.085 r  I4/s_strobe160_reg[14]/Q
                         net (fo=2, routed)           0.609     6.693    I4/s_strobe160[14]
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/C
                         clock pessimism              0.301     8.769    
                         clock uncertainty           -0.047     8.722    
    SLICE_X64Y15         FDSE (Setup_fdse_C_D)       -0.218     8.504    I4/s_strobe160_reg[15]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.518ns (46.491%)  route 0.596ns (53.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.518     6.184 r  I4/s_strobe160_reg[1]/Q
                         net (fo=1, routed)           0.596     6.780    I4/s_strobe160[1]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)       -0.045     8.699    I4/s_strobe160_reg[2]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.419ns (44.401%)  route 0.525ns (55.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.419     6.085 r  I4/s_strobe160_reg[8]/Q
                         net (fo=1, routed)           0.525     6.609    I4/s_strobe160[8]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[9]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)       -0.213     8.531    I4/s_strobe160_reg[9]
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.169%)  route 0.580ns (52.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDSE (Prop_fdse_C_Q)         0.518     6.184 r  I4/s_strobe160_reg[15]/Q
                         net (fo=1, routed)           0.580     6.764    I4/Q[0]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)       -0.047     8.697    I4/s_strobe160_reg[0]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.231%)  route 0.474ns (49.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.478     6.144 r  I4/s_strobe160_reg[5]/Q
                         net (fo=1, routed)           0.474     6.617    I4/s_strobe160[5]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X64Y15         FDRE (Setup_fdre_C_D)       -0.185     8.559    I4/s_strobe160_reg[6]
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 I4/s_strobe160_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk320 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.135%)  route 0.577ns (55.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.666ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.938    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.631     5.666    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     6.122 r  I4/s_strobe160_reg[11]/Q
                         net (fo=1, routed)           0.577     6.699    I4/s_strobe160[11]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[12]/C
                         clock pessimism              0.323     8.791    
                         clock uncertainty           -0.047     8.744    
    SLICE_X65Y15         FDRE (Setup_fdre_C_D)       -0.093     8.651    I4/s_strobe160_reg[12]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  1.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     2.124 r  I4/s_strobe160_reg[6]/Q
                         net (fo=1, routed)           0.059     2.184    I4/s_strobe160[6]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[7]/C
                         clock pessimism             -0.381     1.989    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.018     2.007    I4/s_strobe160_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  I4/s_strobe160_reg[10]/Q
                         net (fo=1, routed)           0.104     2.221    I4/s_strobe160[10]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[11]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.047     2.023    I4/s_strobe160_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  I4/s_strobe160_reg[13]/Q
                         net (fo=1, routed)           0.145     2.262    I4/s_strobe160[13]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[14]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.075     2.051    I4/s_strobe160_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  I4/s_strobe160_reg[2]/Q
                         net (fo=1, routed)           0.112     2.252    I4/s_strobe160[2]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.060     2.036    I4/s_strobe160_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.128     2.104 r  I4/s_strobe160_reg[7]/Q
                         net (fo=1, routed)           0.120     2.224    I4/s_strobe160[7]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[8]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.023     1.999    I4/s_strobe160_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     2.124 r  I4/s_strobe160_reg[4]/Q
                         net (fo=1, routed)           0.120     2.244    I4/s_strobe160[4]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.010     1.986    I4/s_strobe160_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.152%)  route 0.176ns (57.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.128     2.104 r  I4/s_strobe160_reg[8]/Q
                         net (fo=1, routed)           0.176     2.280    I4/s_strobe160[8]
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[9]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.025     2.001    I4/s_strobe160_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.532%)  route 0.196ns (54.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     2.140 r  I4/s_strobe160_reg[1]/Q
                         net (fo=1, routed)           0.196     2.336    I4/s_strobe160[1]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.076     2.052    I4/s_strobe160_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.148ns (50.067%)  route 0.148ns (49.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.148     2.124 r  I4/s_strobe160_reg[5]/Q
                         net (fo=1, routed)           0.148     2.272    I4/s_strobe160[5]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.011     1.987    I4/s_strobe160_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 I4/s_strobe160_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            I4/s_strobe160_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk320 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.909%)  route 0.201ns (55.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.360    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.591     1.976    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDSE (Prop_fdse_C_Q)         0.164     2.140 r  I4/s_strobe160_reg[15]/Q
                         net (fo=1, routed)           0.201     2.341    I4/Q[0]
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/C
                         clock pessimism             -0.394     1.976    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.075     2.051    I4/s_strobe160_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk320
Waveform(ns):       { 0.000 1.562 }
Period(ns):         3.125
Sources:            { I4/pll_base_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.125       0.970      BUFGCTRL_X0Y5    I4/BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.125       1.876      MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X64Y15     I4/s_strobe160_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X65Y15     I4/s_strobe160_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X65Y15     I4/s_strobe160_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X65Y15     I4/s_strobe160_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X65Y15     I4/s_strobe160_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.125       2.125      SLICE_X65Y15     I4/s_strobe160_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.125       2.125      SLICE_X64Y15     I4/s_strobe160_reg[15]/C
Min Period        n/a     FDSE/C              n/a            1.000         3.125       2.125      SLICE_X65Y16     I4/s_strobe160_reg[15]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y0  I4/pll_base_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[14]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         1.562       1.062      SLICE_X65Y16     I4/s_strobe160_reg[15]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.562       1.062      SLICE_X65Y16     I4/s_strobe160_reg[15]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X65Y15     I4/s_strobe160_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.562       1.062      SLICE_X64Y15     I4/s_strobe160_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        6.871ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.794%)  route 0.440ns (51.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26                                       0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.440     0.859    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X11Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y26         FDCE (Setup_fdce_C_D)       -0.270     7.730    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.755%)  route 0.440ns (51.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26                                       0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.859    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X11Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X11Y26         FDCE (Setup_fdce_C_D)       -0.266     7.734    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.753%)  route 0.611ns (57.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26                                       0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.611     1.067    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y26         FDCE (Setup_fdce_C_D)       -0.047     7.953    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.171%)  route 0.453ns (49.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26                                       0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.453     0.909    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X10Y26         FDCE (Setup_fdce_C_D)       -0.043     7.957    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  7.048    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk_125_90_i

Setup :            0  Failing Endpoints,  Worst Slack        0.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125_90_i rise@2.000ns - I rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.456ns (55.719%)  route 0.362ns (44.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 7.836 - 2.000 ) 
    Source Clock Delay      (SCD):    6.183ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.621     6.183    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_axi_clk
    SLICE_X3Y22          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     6.639 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_reg/Q
                         net (fo=188, routed)         0.362     7.002    infra/eth/emac0/inst/tx_reset90_sync/data_in
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     3.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162     4.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     4.653 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.587     6.240    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.331 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           1.505     7.836    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.142     7.978    
                         clock uncertainty           -0.167     7.811    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.040     7.771    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  0.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.718ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_125_90_i  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125_90_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125_90_i rise@2.000ns - I rise@8.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.109%)  route 0.140ns (49.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns = ( 4.382 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 9.836 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     8.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     9.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.585     9.836    infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_axi_clk
    SLICE_X3Y22          FDRE                                         r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     9.977 r  infra/eth/emac0/inst/temac_gbe_v9_rgmii_core/tx_reset_reg/Q
                         net (fo=188, routed)         0.140    10.117    infra/eth/emac0/inst/tx_reset90_sync/data_in
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125_90_i rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.853     4.382    infra/eth/emac0/inst/tx_reset90_sync/clk
    SLICE_X0Y22          FDRE                                         r  infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.228     4.155    
                         clock uncertainty            0.167     4.321    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.078     4.399    infra/eth/emac0/inst/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                          10.117    
  -------------------------------------------------------------------
                         slack                                  5.718    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  infra/eth/emac0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - I fall@4.000ns)
  Data Path Delay:        1.564ns  (logic 1.563ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 9.165 - 6.000 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 6.386 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  IBUFG_inst/O
                         net (fo=23, routed)          0.480     4.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.967 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     5.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.530 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.857     6.386    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y35         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         ODDR (Prop_oddr_C_Q)         0.204     6.590 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.591    infra/eth/emac0/inst/rgmii_interface/p_1_in
    T18                  OBUF (Prop_obuf_I_O)         1.359     7.950 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.950    rgmii_txd[1]
    T18                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     6.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     6.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     6.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     7.832    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.009 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.010    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.165 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.165    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.228     9.392    
                         clock uncertainty           -0.167     9.226    
                         output delay                -0.750     8.476    
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - I fall@4.000ns)
  Data Path Delay:        1.562ns  (logic 1.561ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 9.165 - 6.000 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 6.386 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  IBUFG_inst/O
                         net (fo=23, routed)          0.480     4.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.967 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     5.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.530 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.857     6.386    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y36         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         ODDR (Prop_oddr_C_Q)         0.204     6.590 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.591    infra/eth/emac0/inst/rgmii_interface/p_0_in
    R18                  OBUF (Prop_obuf_I_O)         1.357     7.949 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.949    rgmii_txd[0]
    R18                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     6.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     6.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     6.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     7.832    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.009 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.010    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.165 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.165    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.228     9.392    
                         clock uncertainty           -0.167     9.226    
                         output delay                -0.750     8.476    
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - I fall@4.000ns)
  Data Path Delay:        1.558ns  (logic 1.557ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 9.165 - 6.000 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 6.386 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  IBUFG_inst/O
                         net (fo=23, routed)          0.480     4.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.967 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     5.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.530 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.857     6.386    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y16         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         ODDR (Prop_oddr_C_Q)         0.204     6.590 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.591    infra/eth/emac0/inst/rgmii_interface/p_2_in
    U17                  OBUF (Prop_obuf_I_O)         1.353     7.944 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.944    rgmii_txd[2]
    U17                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     6.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     6.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     6.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     7.832    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.009 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.010    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.165 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.165    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.228     9.392    
                         clock uncertainty           -0.167     9.226    
                         output delay                -0.750     8.476    
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - I fall@4.000ns)
  Data Path Delay:        1.555ns  (logic 1.554ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 9.165 - 6.000 ) 
    Source Clock Delay      (SCD):    2.386ns = ( 6.386 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  IBUFG_inst/O
                         net (fo=23, routed)          0.480     4.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.967 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     5.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.530 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.857     6.386    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y15         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         ODDR (Prop_oddr_C_Q)         0.204     6.590 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.591    infra/eth/emac0/inst/rgmii_interface/p_3_in
    U18                  OBUF (Prop_obuf_I_O)         1.350     7.941 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.941    rgmii_txd[3]
    U18                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     6.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     6.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     6.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     7.832    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.009 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.010    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.165 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.165    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.228     9.392    
                         clock uncertainty           -0.167     9.226    
                         output delay                -0.750     8.476    
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk fall@6.000ns - I fall@4.000ns)
  Data Path Delay:        1.551ns  (logic 1.550ns (99.936%)  route 0.001ns (0.064%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 9.165 - 6.000 ) 
    Source Clock Delay      (SCD):    2.382ns = ( 6.382 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     4.434 f  IBUFG_inst/O
                         net (fo=23, routed)          0.480     4.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.967 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     5.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     5.530 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.853     6.382    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y19         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         ODDR (Prop_oddr_C_Q)         0.204     6.586 r  infra/eth/emac0/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001     6.587    infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf
    T16                  OBUF (Prop_obuf_I_O)         1.346     7.934 r  infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     7.934    rgmii_tx_ctl
    T16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    P17                                               0.000     6.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     6.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     6.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     6.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     6.736 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.489     7.225    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     7.251 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.581     7.832    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.177     8.009 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.010    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.155     9.165 f  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.165    rgmii_txc
    N16                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.228     9.392    
                         clock uncertainty           -0.167     9.226    
                         output delay                -0.750     8.476    
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - I fall@4.000ns)
  Data Path Delay:        1.335ns  (logic 1.334ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 5.929 - 2.000 ) 
    Source Clock Delay      (SCD):    1.833ns = ( 5.833 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  IBUFG_inst/O
                         net (fo=23, routed)          0.440     4.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.736 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.251 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.582     5.833    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y19         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y19         ODDR (Prop_oddr_C_Q)         0.177     6.010 r  infra/eth/emac0/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001     6.011    infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf
    T16                  OBUF (Prop_obuf_I_O)         1.157     7.168 r  infra/eth/emac0/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     7.168    rgmii_tx_ctl
    T16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.380    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     4.584 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.585    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     5.929 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.929    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.228     5.701    
                         clock uncertainty            0.167     5.868    
                         output delay                 0.700     6.568    
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           7.168    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - I fall@4.000ns)
  Data Path Delay:        1.338ns  (logic 1.337ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 5.929 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 5.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  IBUFG_inst/O
                         net (fo=23, routed)          0.440     4.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.736 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.251 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.585     5.836    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y15         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         ODDR (Prop_oddr_C_Q)         0.177     6.013 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.014    infra/eth/emac0/inst/rgmii_interface/p_3_in
    U18                  OBUF (Prop_obuf_I_O)         1.160     7.174 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.174    rgmii_txd[3]
    U18                                                               r  rgmii_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.380    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     4.584 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.585    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     5.929 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.929    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.228     5.701    
                         clock uncertainty            0.167     5.868    
                         output delay                 0.700     6.568    
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           7.174    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[2]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - I fall@4.000ns)
  Data Path Delay:        1.341ns  (logic 1.340ns (99.925%)  route 0.001ns (0.075%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 5.929 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 5.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  IBUFG_inst/O
                         net (fo=23, routed)          0.440     4.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.736 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.251 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.585     5.836    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y16         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         ODDR (Prop_oddr_C_Q)         0.177     6.013 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.014    infra/eth/emac0/inst/rgmii_interface/p_2_in
    U17                  OBUF (Prop_obuf_I_O)         1.163     7.177 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.177    rgmii_txd[2]
    U17                                                               r  rgmii_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.380    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     4.584 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.585    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     5.929 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.929    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.228     5.701    
                         clock uncertainty            0.167     5.868    
                         output delay                 0.700     6.568    
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           7.177    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[0]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - I fall@4.000ns)
  Data Path Delay:        1.346ns  (logic 1.345ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 5.929 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 5.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  IBUFG_inst/O
                         net (fo=23, routed)          0.440     4.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.736 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.251 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.585     5.836    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y36         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         ODDR (Prop_oddr_C_Q)         0.177     6.013 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.014    infra/eth/emac0/inst/rgmii_interface/p_0_in
    R18                  OBUF (Prop_obuf_I_O)         1.168     7.182 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.182    rgmii_txd[0]
    R18                                                               r  rgmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.380    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     4.584 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.585    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     5.929 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.929    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.228     5.701    
                         clock uncertainty            0.167     5.868    
                         output delay                 0.700     6.568    
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           7.182    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by infra/eth/emac0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             infra/eth/emac0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (infra/eth/emac0/inst_rgmii_tx_clk rise@2.000ns - I fall@4.000ns)
  Data Path Delay:        1.348ns  (logic 1.347ns (99.926%)  route 0.001ns (0.074%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 5.929 - 2.000 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 5.836 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I fall edge)          4.000     4.000 f  
    P17                                               0.000     4.000 f  clk_enclustra (IN)
                         net (fo=0)                   0.000     4.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     4.246 f  IBUFG_inst/O
                         net (fo=23, routed)          0.440     4.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.736 f  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     5.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.251 f  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.585     5.836    infra/eth/emac0/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y35         ODDR                                         f  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         ODDR (Prop_oddr_C_Q)         0.177     6.013 r  infra/eth/emac0/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     6.014    infra/eth/emac0/inst/rgmii_interface/p_1_in
    T18                  OBUF (Prop_obuf_I_O)         1.170     7.184 r  infra/eth/emac0/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.184    rgmii_txd[1]
    T18                                                               r  rgmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock infra/eth/emac0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    P17                                               0.000     2.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     2.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     2.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     2.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.967 r  infra/clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           0.534     3.501    infra/clocks/clk_125_90_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.530 r  infra/clocks/bufg125_90/O
                         net (fo=6, routed)           0.851     4.380    infra/eth/emac0/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y27         ODDR (Prop_oddr_C_Q)         0.204     4.584 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.585    infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf
    N16                  OBUF (Prop_obuf_I_O)         1.344     5.929 r  infra/eth/emac0/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.929    rgmii_txc
    N16                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.228     5.701    
                         clock uncertainty            0.167     5.868    
                         output delay                 0.700     6.568    
  -------------------------------------------------------------------
                         required time                         -6.568    
                         arrival time                           7.184    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.790ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.359%)  route 0.599ns (53.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.599     1.117    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)       -0.093     7.907    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  6.790    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.164ns  (logic 0.518ns (44.487%)  route 0.646ns (55.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27                                       0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.646     1.164    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y25          FDCE (Setup_fdce_C_D)       -0.045     7.955    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.935ns  (logic 0.478ns (51.117%)  route 0.457ns (48.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.457     0.935    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y25          FDCE (Setup_fdce_C_D)       -0.215     7.785    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.917ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.411%)  route 0.470ns (47.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26                                      0.000     0.000 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.988    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)       -0.095     7.905    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  6.917    





---------------------------------------------------------------------------------------------------
From Clock:  infra/eth/emac0/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - infra/eth/emac0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 1.949ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 9.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    V15                                               0.000    -1.500 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -1.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[2]
    V15                  IBUF (Prop_ibuf_I_O)         0.448    -1.052 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.052    infra/eth/emac0/inst/rgmii_interface/p_1_out
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     0.449 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.449    infra/eth/emac0/inst/rgmii_interface/p_5_out
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     0.912 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.003    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.003    
                         clock uncertainty           -0.025     0.978    
    ILOGIC_X0Y18         IDDR (Setup_iddr_C_D)       -0.002     0.976    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - infra/eth/emac0/inst_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.948ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 9.003 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    V16                                               0.000    -1.500 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -1.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[3]
    V16                  IBUF (Prop_ibuf_I_O)         0.447    -1.053 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.053    infra/eth/emac0/inst/rgmii_interface/p_0_out
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     0.448 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.448    infra/eth/emac0/inst/rgmii_interface/p_4_out
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     0.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     0.912 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     1.003    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.003    
                         clock uncertainty           -0.025     0.978    
    ILOGIC_X0Y17         IDDR (Setup_iddr_C_D)       -0.002     0.976    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.939ns  (logic 1.939ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.006 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U16                                               0.000     2.500 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     2.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.438     2.938 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.938    infra/eth/emac0/inst/rgmii_interface/p_3_out
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.439 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.439    infra/eth/emac0/inst/rgmii_interface/p_7_out
    ILOGIC_X0Y14         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    T14                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     4.250 f  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     4.912 f  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.006    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y14         IDDR                                         f  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty           -0.025     4.981    
    ILOGIC_X0Y14         IDDR (Setup_iddr_C_D)       -0.002     4.979    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.933ns  (logic 1.933ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 13.001 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R16                                               0.000     2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl
    R16                  IBUF (Prop_ibuf_I_O)         0.432     2.932 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.932    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.433 r  infra/eth/emac0/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.433    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    T14                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     4.250 f  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     4.912 f  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.001    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y20         IDDR                                         f  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.001    
                         clock uncertainty           -0.025     4.976    
    ILOGIC_X0Y20         IDDR (Setup_iddr_C_D)       -0.002     4.974    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.974    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.937ns  (logic 1.937ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.006 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V17                                               0.000     2.500 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000     2.500    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.436     2.936 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.936    infra/eth/emac0/inst/rgmii_interface/p_2_out
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.437 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.437    infra/eth/emac0/inst/rgmii_interface/p_6_out
    ILOGIC_X0Y13         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    T14                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     4.250 f  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.429    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       0.483     4.912 f  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.094     5.006    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y13         IDDR                                         f  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty           -0.025     4.981    
    ILOGIC_X0Y13         IDDR (Setup_iddr_C_D)       -0.002     4.979    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.983ns  (logic 2.983ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V17                                               0.000    -6.800 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         1.410    -5.390 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.390    infra/eth/emac0/inst/rgmii_interface/p_2_out
    IDELAY_X0Y13         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.817 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.817    infra/eth/emac0/inst/rgmii_interface/p_6_out
    ILOGIC_X0Y13         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.324    -4.263    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y13         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.263    
                         clock uncertainty            0.025    -4.238    
    ILOGIC_X0Y13         IDDR (Hold_iddr_C_D)         0.191    -4.047    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.047    
                         arrival time                          -3.817    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.985ns  (logic 2.985ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U16                                               0.000    -6.800 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[0]
    U16                  IBUF (Prop_ibuf_I_O)         1.412    -5.388 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.388    infra/eth/emac0/inst/rgmii_interface/p_3_out
    IDELAY_X0Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.815 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.815    infra/eth/emac0/inst/rgmii_interface/p_7_out
    ILOGIC_X0Y14         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.324    -4.263    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y14         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.263    
                         clock uncertainty            0.025    -4.238    
    ILOGIC_X0Y14         IDDR (Hold_iddr_C_D)         0.191    -4.047    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.047    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.979ns  (logic 2.979ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R16                                               0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl
    R16                  IBUF (Prop_ibuf_I_O)         1.406    -5.394 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.394    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.821 r  infra/eth/emac0/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.821    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y20         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.317    -4.270    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y20         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.270    
                         clock uncertainty            0.025    -4.245    
    ILOGIC_X0Y20         IDDR (Hold_iddr_C_D)         0.191    -4.054    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rgmii_rxd[3]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.994ns  (logic 2.994ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V16                                               0.000    -6.800 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[3]
    V16                  IBUF (Prop_ibuf_I_O)         1.421    -5.379 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.379    infra/eth/emac0/inst/rgmii_interface/p_0_out
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.806 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.806    infra/eth/emac0/inst/rgmii_interface/p_4_out
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.319    -4.268    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y17         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.268    
                         clock uncertainty            0.025    -4.243    
    ILOGIC_X0Y17         IDDR (Hold_iddr_C_D)         0.191    -4.052    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rgmii_rxd[2]
                            (input port clocked by infra/eth/emac0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - infra/eth/emac0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.995ns  (logic 2.995ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock infra/eth/emac0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V15                                               0.000    -6.800 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000    -6.800    infra/eth/emac0/inst/rgmii_interface/rgmii_rxd[2]
    V15                  IBUF (Prop_ibuf_I_O)         1.422    -5.378 r  infra/eth/emac0/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.378    infra/eth/emac0/inst/rgmii_interface/p_1_out
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.573    -3.805 r  infra/eth/emac0/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.805    infra/eth/emac0/inst/rgmii_interface/p_5_out
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    T14                                               0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482    -6.518 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.398    -6.120    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y0           BUFIO (Prop_bufio_I_O)       1.532    -4.588 r  infra/eth/emac0/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.319    -4.268    infra/eth/emac0/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y18         IDDR                                         r  infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.268    
                         clock uncertainty            0.025    -4.243    
    ILOGIC_X0Y18         IDDR (Hold_iddr_C_D)         0.191    -4.052    infra/eth/emac0/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.052    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk160
  To Clock:  s_clk320

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[0]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDSE (Setup_fdse_C_S)       -0.524     7.894    I4/s_strobe160_reg[15]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[1]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[2]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[3]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[4]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[5]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X64Y15         FDRE (Setup_fdre_C_R)       -0.524     7.894    I4/s_strobe160_reg[6]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429     7.989    I4/s_strobe160_reg[10]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (s_clk320 rise@3.125ns - s_clk160 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.456ns (27.453%)  route 1.205ns (72.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 8.468 - 3.125 ) 
    Source Clock Delay      (SCD):    5.660ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.955     0.955 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.233     2.188    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.277 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           1.661     3.938    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.034 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          1.625     5.660    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     6.116 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          1.205     7.321    I4/s_logic_reset_reg_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      3.125     3.125 r  
    T5                                                0.000     3.125 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     3.125    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.911     4.036 r  IBUFGDS_inst/O
                         net (fo=1, routed)           1.162     5.198    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     5.282 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.863    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     6.954 r  I4/BUFG_inst/O
                         net (fo=17, routed)          1.513     8.468    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[11]/C
                         clock pessimism              0.120     8.587    
                         clock uncertainty           -0.169     8.418    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429     7.989    I4/s_strobe160_reg[11]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[0]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDSE                                         r  I4/s_strobe160_reg[15]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDSE (Hold_fdse_C_S)         0.009     2.470    I4/s_strobe160_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[1]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[2]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[3]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[4]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[5]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X64Y15         FDRE                                         r  I4/s_strobe160_reg[6]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X64Y15         FDRE (Hold_fdre_C_R)         0.009     2.470    I4/s_strobe160_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[15]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.273%)  route 0.554ns (79.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.554     2.667    I4/s_logic_reset_reg_n_0
    SLICE_X65Y16         FDSE                                         r  I4/s_strobe160_reg[15]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.859     2.369    I4/BUFG_inst_n_0
    SLICE_X65Y16         FDSE                                         r  I4/s_strobe160_reg[15]_lopt_replica/C
                         clock pessimism             -0.078     2.291    
                         clock uncertainty            0.169     2.460    
    SLICE_X65Y16         FDSE (Hold_fdse_C_S)        -0.018     2.442    I4/s_strobe160_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 I4/s_logic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk160  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            I4/s_strobe160_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by s_clk320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             s_clk320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk320 rise@0.000ns - s_clk160 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.142%)  route 0.559ns (79.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.069ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk160 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.383     0.383 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.440     0.823    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.874 r  I4/pll_base_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.360    I4/s_clk160
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.386 r  I4/clk160_o_buf/O
                         net (fo=77, routed)          0.586     1.971    I4/CLK
    SLICE_X58Y19         FDRE                                         r  I4/s_logic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  I4/s_logic_reset_reg/Q
                         net (fo=18, routed)          0.559     2.671    I4/s_logic_reset_reg_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk320 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  sysclk_40_i_p (IN)
                         net (fo=0)                   0.000     0.000    sysclk_40_i_p
    T5                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  IBUFGDS_inst/O
                         net (fo=1, routed)           0.480     0.898    I4/sysclk_40
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.952 r  I4/pll_base_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.481    I4/s_clk320
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.510 r  I4/BUFG_inst/O
                         net (fo=17, routed)          0.860     2.370    I4/BUFG_inst_n_0
    SLICE_X65Y15         FDRE                                         r  I4/s_strobe160_reg[10]/C
                         clock pessimism             -0.078     2.292    
                         clock uncertainty            0.169     2.461    
    SLICE_X65Y15         FDRE (Hold_fdre_C_R)        -0.018     2.443    I4/s_strobe160_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.678%)  route 1.018ns (61.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.631 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.542     7.174    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/in0[0]
    SLICE_X12Y26         LUT3 (Prop_lut3_I2_O)        0.124     7.298 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476     7.773    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X12Y27         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y27         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.325    14.092    
                         clock uncertainty           -0.047    14.046    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    13.685    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.678%)  route 1.018ns (61.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.631 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.542     7.174    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/in0[0]
    SLICE_X12Y26         LUT3 (Prop_lut3_I2_O)        0.124     7.298 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476     7.773    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X12Y27         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y27         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.325    14.092    
                         clock uncertainty           -0.047    14.046    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    13.685    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.678%)  route 1.018ns (61.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.551     6.113    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     6.631 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.542     7.174    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/in0[0]
    SLICE_X12Y26         LUT3 (Prop_lut3_I2_O)        0.124     7.298 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.476     7.773    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X12Y27         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y27         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.325    14.092    
                         clock uncertainty           -0.047    14.046    
    SLICE_X12Y27         FDPE (Recov_fdpe_C_PRE)     -0.361    13.685    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.419ns (28.006%)  route 1.077ns (71.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          1.077     7.607    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X8Y27          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X8Y27          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.311    14.078    
                         clock uncertainty           -0.047    14.032    
    SLICE_X8Y27          FDCE (Recov_fdce_C_CLR)     -0.491    13.541    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.419ns (32.989%)  route 0.851ns (67.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 13.768 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.851     7.381    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X11Y27         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.437    13.768    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X11Y27         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.311    14.079    
                         clock uncertainty           -0.047    14.033    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.577    13.456    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.419ns (32.989%)  route 0.851ns (67.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 13.768 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.851     7.381    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X11Y27         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.437    13.768    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X11Y27         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.311    14.079    
                         clock uncertainty           -0.047    14.033    
    SLICE_X11Y27         FDCE (Recov_fdce_C_CLR)     -0.577    13.456    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.419ns (34.418%)  route 0.798ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.798     7.329    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X11Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X11Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.311    14.078    
                         clock uncertainty           -0.047    14.032    
    SLICE_X11Y26         FDCE (Recov_fdce_C_CLR)     -0.577    13.455    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.419ns (34.418%)  route 0.798ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.798     7.329    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X11Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X11Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.311    14.078    
                         clock uncertainty           -0.047    14.032    
    SLICE_X11Y26         FDCE (Recov_fdce_C_CLR)     -0.577    13.455    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.419ns (34.418%)  route 0.798ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.798     7.329    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X11Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X11Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.311    14.078    
                         clock uncertainty           -0.047    14.032    
    SLICE_X11Y26         FDCE (Recov_fdce_C_CLR)     -0.577    13.455    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.419ns (34.418%)  route 0.798ns (65.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 13.767 - 8.000 ) 
    Source Clock Delay      (SCD):    6.111ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  IBUFG_inst/O
                         net (fo=23, routed)          1.233     2.711    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.799 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.666     4.466    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.562 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.549     6.111    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.419     6.530 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.798     7.329    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X11Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    P17                                               0.000     8.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     8.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         1.408     9.408 r  IBUFG_inst/O
                         net (fo=23, routed)          1.162    10.570    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.653 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.587    12.240    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.331 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        1.436    13.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X11Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.311    14.078    
                         clock uncertainty           -0.047    14.032    
    SLICE_X11Y26         FDCE (Recov_fdce_C_CLR)     -0.577    13.455    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.455    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  6.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y25         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDPE (Prop_fdpe_C_Q)         0.148     1.952 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     2.071    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X12Y26         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y26         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.532     1.818    
    SLICE_X12Y26         FDPE (Remov_fdpe_C_PRE)     -0.124     1.694    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.649%)  route 0.213ns (53.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.554     1.805    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.946 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.065     2.011    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/rd_rst_active
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.056 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.148     2.204    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X12Y27         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.823     2.352    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y27         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.532     1.820    
    SLICE_X12Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.749    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.649%)  route 0.213ns (53.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.554     1.805    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.946 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.065     2.011    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/rd_rst_active
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.056 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.148     2.204    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X12Y27         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.823     2.352    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y27         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.532     1.820    
    SLICE_X12Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.749    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.649%)  route 0.213ns (53.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.554     1.805    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X13Y26         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     1.946 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.065     2.011    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/rd_rst_active
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.056 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.148     2.204    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X12Y27         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.823     2.352    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X12Y27         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.532     1.820    
    SLICE_X12Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.749    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.128     1.932 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.357     2.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X10Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.512     1.838    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.120     1.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.128     1.932 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.357     2.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X10Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.512     1.838    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.120     1.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.128     1.932 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.357     2.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X10Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.512     1.838    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.120     1.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.128     1.932 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.357     2.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X10Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.512     1.838    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.120     1.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.128     1.932 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.357     2.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X10Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.512     1.838    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.120     1.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.371%)  route 0.357ns (73.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  IBUFG_inst/O
                         net (fo=23, routed)          0.440     0.686    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.736 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.489     1.225    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.251 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.553     1.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X13Y24         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.128     1.932 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=32, routed)          0.357     2.289    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X10Y26         FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    P17                                               0.000     0.000 r  clk_enclustra (IN)
                         net (fo=0)                   0.000     0.000    clk_enclustra
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  IBUFG_inst/O
                         net (fo=23, routed)          0.480     0.914    infra/clocks/clk_encl_buf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.967 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.534     1.501    infra/clocks/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.530 r  infra/clocks/bufg125/O
                         net (fo=3156, routed)        0.821     2.350    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X10Y26         FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.512     1.838    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.120     1.718    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.580ns (32.010%)  route 1.232ns (67.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 11.110 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.656     4.392    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.516 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     5.092    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X12Y22         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.754    11.110    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y22         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.149    11.259    
                         clock uncertainty           -0.035    11.224    
    SLICE_X12Y22         FDPE (Recov_fdpe_C_PRE)     -0.361    10.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.580ns (32.010%)  route 1.232ns (67.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 11.110 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.656     4.392    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.516 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     5.092    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X12Y22         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.754    11.110    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y22         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.149    11.259    
                         clock uncertainty           -0.035    11.224    
    SLICE_X12Y22         FDPE (Recov_fdpe_C_PRE)     -0.361    10.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.580ns (32.010%)  route 1.232ns (67.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.110ns = ( 11.110 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.656     4.392    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/Q_reg
    SLICE_X13Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.516 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576     5.092    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst_n_0
    SLICE_X12Y22         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.754    11.110    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y22         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.149    11.259    
                         clock uncertainty           -0.035    11.224    
    SLICE_X12Y22         FDPE (Recov_fdpe_C_PRE)     -0.361    10.863    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.863    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.456ns (31.224%)  route 1.004ns (68.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.500     1.982    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.511     2.493 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.787     3.280    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     3.736 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          1.004     4.741    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X9Y26          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    T14                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         1.412     9.412 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.871    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.486    10.356 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.751    11.107    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X9Y26          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.137    11.244    
                         clock uncertainty           -0.035    11.209    
    SLICE_X9Y26          FDCE (Recov_fdce_C_CLR)     -0.405    10.804    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.774%)  route 0.187ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.164     0.989 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.187     1.176    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y23         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.308     1.311    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.455     0.856    
    SLICE_X11Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     0.761    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.774%)  route 0.187ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.164     0.989 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.187     1.176    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y23         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.308     1.311    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.455     0.856    
    SLICE_X11Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     0.761    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.774%)  route 0.187ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.164     0.989 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.187     1.176    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y23         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.308     1.311    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.455     0.856    
    SLICE_X11Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     0.761    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.464%)  route 0.241ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X12Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.164     0.989 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.241     1.231    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y23         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.310     1.313    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X14Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.475     0.838    
    SLICE_X14Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     0.767    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.989%)  route 0.249ns (66.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X11Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDPE (Prop_fdpe_C_Q)         0.128     0.953 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.249     1.202    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X10Y23         FDPE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.308     1.311    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X10Y23         FDPE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.473     0.838    
    SLICE_X10Y23         FDPE (Remov_fdpe_C_PRE)     -0.125     0.713    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.524%)  route 0.353ns (71.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.966 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          0.353     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X8Y25          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.306     1.309    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.455     0.854    
    SLICE_X8Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.787    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.524%)  route 0.353ns (71.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.966 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          0.353     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X8Y25          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.306     1.309    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.455     0.854    
    SLICE_X8Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.787    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.524%)  route 0.353ns (71.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.966 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          0.353     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X8Y25          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.306     1.309    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.455     0.854    
    SLICE_X8Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.787    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.524%)  route 0.353ns (71.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.966 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          0.353     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X8Y25          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.306     1.309    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.455     0.854    
    SLICE_X8Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.787    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.524%)  route 0.353ns (71.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.825ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.456    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.092     0.548 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.277     0.825    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X13Y23         FDRE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.966 f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=30, routed)          0.353     1.320    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X8Y25          FDCE                                         f  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc
    T14                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.749    infra/eth/emac0/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.254     1.003 r  infra/eth/emac0/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=335, routed)         0.306     1.309    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X8Y25          FDCE                                         r  infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.455     0.854    
    SLICE_X8Y25          FDCE (Remov_fdce_C_CLR)     -0.067     0.787    infra/eth/fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.532    





