#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 16 15:50:06 2026
# Process ID: 13224
# Current directory: C:/FPGA/cnn_accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23344 C:\FPGA\cnn_accelerator\cnn_accelerator.xpr
# Log file: C:/FPGA/cnn_accelerator/vivado.log
# Journal file: C:/FPGA/cnn_accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/cnn_accelerator/cnn_accelerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/Cnn_Hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 873.434 ; gain = 134.285
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 17:21:21 2026...
rcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files -ipstatic_source_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/modelsim} {questa=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/questa} {riviera=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/riviera} {activehdl=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design {C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/FPGA/cnn_accelerator/cnn_accelerator.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files -ipstatic_source_dir C:/FPGA/cnn_accelerator/cnn_accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/modelsim} {questa=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/questa} {riviera=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/riviera} {activehdl=C:/FPGA/cnn_accelerator/cnn_accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 17:21:18 2026...
