{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585138242425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585138242425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 20:10:42 2020 " "Processing started: Wed Mar 25 20:10:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585138242425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1585138242425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PSTR4R70 -c PSTR4R70 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PSTR4R70 -c PSTR4R70 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1585138242425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1585138242644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1585138242644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwr_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file pwr_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwr_rst " "Found entity 1: pwr_rst" {  } { { "pwr_rst.v" "" { Text "F:/PSTR4R70(A)/pwr_rst.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(254) " "Verilog HDL information at top.v(254): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "F:/PSTR4R70(A)/top.v" 254 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1585138250475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "F:/PSTR4R70(A)/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_spi.v(95) " "Verilog HDL information at master_spi.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "master_spi.v" "" { Text "F:/PSTR4R70(A)/master_spi.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1585138250475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MASTER_CMD_SAMPLE_LEVEL master_cmd_sample_level master_spi.v(8) " "Verilog HDL Declaration information at master_spi.v(8): object \"MASTER_CMD_SAMPLE_LEVEL\" differs only in case from object \"master_cmd_sample_level\" in the same scope" {  } { { "master_spi.v" "" { Text "F:/PSTR4R70(A)/master_spi.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1585138250475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file master_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_spi " "Found entity 1: master_spi" {  } { { "master_spi.v" "" { Text "F:/PSTR4R70(A)/master_spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adf4159.v(45) " "Verilog HDL information at adf4159.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "adf4159.v" "" { Text "F:/PSTR4R70(A)/adf4159.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1585138250475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adf4159.v 1 1 " "Found 1 design units, including 1 entities, in source file adf4159.v" { { "Info" "ISGN_ENTITY_NAME" "1 adf4159 " "Found entity 1: adf4159" {  } { { "adf4159.v" "" { Text "F:/PSTR4R70(A)/adf4159.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adf4159_spi.v(23) " "Verilog HDL information at adf4159_spi.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "adf4159_spi.v" "" { Text "F:/PSTR4R70(A)/adf4159_spi.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1585138250475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adf4159_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file adf4159_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 adf4159_spi " "Found entity 1: adf4159_spi" {  } { { "adf4159_spi.v" "" { Text "F:/PSTR4R70(A)/adf4159_spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585138250475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "F:/PSTR4R70(A)/top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585138250491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1585138250491 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1585138250506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adf4159_int_reg top.v(107) " "Verilog HDL or VHDL warning at top.v(107): object \"adf4159_int_reg\" assigned a value but never read" {  } { { "top.v" "" { Text "F:/PSTR4R70(A)/top.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585138250506 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adf4159_frac_reg top.v(108) " "Verilog HDL or VHDL warning at top.v(108): object \"adf4159_frac_reg\" assigned a value but never read" {  } { { "top.v" "" { Text "F:/PSTR4R70(A)/top.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585138250506 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adf4159_lo top.v(109) " "Verilog HDL or VHDL warning at top.v(109): object \"adf4159_lo\" assigned a value but never read" {  } { { "top.v" "" { Text "F:/PSTR4R70(A)/top.v" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1585138250506 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwr_rst pwr_rst:pwr_rst_inst " "Elaborating entity \"pwr_rst\" for hierarchy \"pwr_rst:pwr_rst_inst\"" {  } { { "top.v" "pwr_rst_inst" { Text "F:/PSTR4R70(A)/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585138250506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_spi master_spi:master_spi_inst " "Elaborating entity \"master_spi\" for hierarchy \"master_spi:master_spi_inst\"" {  } { { "top.v" "master_spi_inst" { Text "F:/PSTR4R70(A)/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585138250506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 master_spi.v(25) " "Verilog HDL assignment warning at master_spi.v(25): truncated value with size 32 to match size of target (1)" {  } { { "master_spi.v" "" { Text "F:/PSTR4R70(A)/master_spi.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585138250506 "|top|master_spi:master_spi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 master_spi.v(54) " "Verilog HDL assignment warning at master_spi.v(54): truncated value with size 32 to match size of target (6)" {  } { { "master_spi.v" "" { Text "F:/PSTR4R70(A)/master_spi.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585138250506 "|top|master_spi:master_spi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 master_spi.v(117) " "Verilog HDL assignment warning at master_spi.v(117): truncated value with size 32 to match size of target (6)" {  } { { "master_spi.v" "" { Text "F:/PSTR4R70(A)/master_spi.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585138250506 "|top|master_spi:master_spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adf4159 adf4159:adf4159_module_instanced\[0\].adf4159_inst " "Elaborating entity \"adf4159\" for hierarchy \"adf4159:adf4159_module_instanced\[0\].adf4159_inst\"" {  } { { "top.v" "adf4159_module_instanced\[0\].adf4159_inst" { Text "F:/PSTR4R70(A)/top.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585138250506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adf4159_spi adf4159:adf4159_module_instanced\[0\].adf4159_inst\|adf4159_spi:adf4159_inst " "Elaborating entity \"adf4159_spi\" for hierarchy \"adf4159:adf4159_module_instanced\[0\].adf4159_inst\|adf4159_spi:adf4159_inst\"" {  } { { "adf4159.v" "adf4159_inst" { Text "F:/PSTR4R70(A)/adf4159.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1585138250522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adf4159_spi.v(49) " "Verilog HDL assignment warning at adf4159_spi.v(49): truncated value with size 32 to match size of target (6)" {  } { { "adf4159_spi.v" "" { Text "F:/PSTR4R70(A)/adf4159_spi.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585138250522 "|top|adf4159:adf4159_module_instanced[0].adf4159_inst|adf4159_spi:adf4159_inst"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/PSTR4R70(A)/output_files/PSTR4R70.map.smsg " "Generated suppressed messages file F:/PSTR4R70(A)/output_files/PSTR4R70.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1585138250709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585138250725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 20:10:50 2020 " "Processing ended: Wed Mar 25 20:10:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585138250725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585138250725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585138250725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1585138250725 ""}
