<stg><name>bloom_hier_arbiter_atom_Pipeline_MAIN_LOOP</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_0_0_0_0_03713 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_03713"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_1_0_0_0_03726 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_03726"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_1_1_0_0_03739 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_1_0_0_03739"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_0_0_012 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_012"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_1_0_0_0_015 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_015"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_1_1_0_0_018 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_1_0_0_018"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %min_output_idx_s3_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_output_idx_s3_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %min_output_idx_s2_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_output_idx_s2_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %min_output_idx_s1_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_output_idx_s1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %min_output_idx_s0_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="min_output_idx_s0_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %out_stream, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %in_stream1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %in_stream0_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="97" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %ratemon_stream_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i24 0, i24 %min_output_idx_s0_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i24 0, i24 %min_output_idx_s1_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i24 0, i24 %min_output_idx_s2_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i24 0, i24 %min_output_idx_s3_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %RATEMON_LOGIC

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="97" op_2_bw="32">
<![CDATA[
RATEMON_LOGIC:4 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i97P0A, i97 %ratemon_stream_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RATEMON_LOGIC:5 %br_ln265 = br i1 %tmp, void %RD_LOGIC, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="97" op_0_bw="97" op_1_bw="97" op_2_bw="0">
<![CDATA[
if.then:0 %ratemon_stream_s_read = read i97 @_ssdm_op_Read.ap_fifo.volatile.i97P0A, i97 %ratemon_stream_s

]]></Node>
<StgValue><ssdm name="ratemon_stream_s_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="97">
<![CDATA[
if.then:1 %feedback_strm0_out_idx_V = trunc i97 %ratemon_stream_s_read

]]></Node>
<StgValue><ssdm name="feedback_strm0_out_idx_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %feedback_strm2_out_idx_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %ratemon_stream_s_read, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="feedback_strm2_out_idx_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:3 %feedback_strm3_out_idx_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %ratemon_stream_s_read, i32 72, i32 95

]]></Node>
<StgValue><ssdm name="feedback_strm3_out_idx_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="24" op_1_bw="97" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:4 %feedback_strm1_out_idx_V = partselect i24 @_ssdm_op_PartSelect.i24.i97.i32.i32, i97 %ratemon_stream_s_read, i32 24, i32 47

]]></Node>
<StgValue><ssdm name="feedback_strm1_out_idx_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then:5 %store_ln273 = store i24 %feedback_strm0_out_idx_V, i24 %min_output_idx_s0_V

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then:6 %store_ln273 = store i24 %feedback_strm1_out_idx_V, i24 %min_output_idx_s1_V

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then:7 %store_ln273 = store i24 %feedback_strm2_out_idx_V, i24 %min_output_idx_s2_V

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then:8 %store_ln273 = store i24 %feedback_strm3_out_idx_V, i24 %min_output_idx_s3_V

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then:9 %br_ln273 = br void %RD_LOGIC

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
RATEMON_LOGIC:0 %empty = phi i1 %empty_13, void %if.end164, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
RATEMON_LOGIC:1 %empty_12 = phi i1 %empty_14, void %if.end164, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
RATEMON_LOGIC:2 %specpipeline_ln263 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln263"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RATEMON_LOGIC:3 %specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln252"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.else:0 %tmp_4 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %in_stream0_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln278 = br i1 %tmp_4, void %if.end27, void %if.then21

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then21:0 %in_stream0_s_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %in_stream0_s

]]></Node>
<StgValue><ssdm name="in_stream0_s_read"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="65">
<![CDATA[
if.then21:1 %trunc_ln85 = trunc i65 %in_stream0_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then21:2 %trunc_ln85_7 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %in_stream0_s_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln85_7"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then21:3 %trunc_ln85_8 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %in_stream0_s_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln85_8"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then21:4 %store_ln282 = store i8 %trunc_ln85_8, i8 %p_0_1_1_0_0_03739

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then21:5 %store_ln282 = store i24 %trunc_ln85_7, i24 %p_0_1_0_0_0_03726

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then21:6 %store_ln282 = store i32 %trunc_ln85, i32 %p_0_0_0_0_03713

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_12" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
if.then21:7 %br_ln282 = br void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.else32:0 %tmp_8 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %in_stream1_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else32:1 %br_ln286 = br i1 %tmp_8, void %WR_LOGIC, void %if.then34

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then34:0 %in_stream1_s_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %in_stream1_s

]]></Node>
<StgValue><ssdm name="in_stream1_s_read"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="65">
<![CDATA[
if.then34:1 %trunc_ln85_3 = trunc i65 %in_stream1_s_read

]]></Node>
<StgValue><ssdm name="trunc_ln85_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then34:2 %trunc_ln85_1 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %in_stream1_s_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then34:3 %trunc_ln85_2 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %in_stream1_s_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln85_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then34:4 %store_ln290 = store i8 %trunc_ln85_2, i8 %p_0_1_1_0_0_018

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then34:5 %store_ln290 = store i24 %trunc_ln85_1, i24 %p_0_1_0_0_0_015

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then34:6 %store_ln290 = store i32 %trunc_ln85_3, i32 %p_0_0_0_0_012

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
if.then34:7 %br_ln290 = br void %WR_LOGIC

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
WR_LOGIC:4 %min_output_idx_s3_V_load = load i24 %min_output_idx_s3_V

]]></Node>
<StgValue><ssdm name="min_output_idx_s3_V_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
WR_LOGIC:5 %min_output_idx_s2_V_load = load i24 %min_output_idx_s2_V

]]></Node>
<StgValue><ssdm name="min_output_idx_s2_V_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
WR_LOGIC:6 %min_output_idx_s1_V_load = load i24 %min_output_idx_s1_V

]]></Node>
<StgValue><ssdm name="min_output_idx_s1_V_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
WR_LOGIC:7 %min_output_idx_s0_V_load = load i24 %min_output_idx_s0_V

]]></Node>
<StgValue><ssdm name="min_output_idx_s0_V_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="25" op_0_bw="24">
<![CDATA[
WR_LOGIC:8 %zext_ln293 = zext i24 %min_output_idx_s0_V_load

]]></Node>
<StgValue><ssdm name="zext_ln293"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:9 %allowed_idx_s0 = add i25 %zext_ln293, i25 16

]]></Node>
<StgValue><ssdm name="allowed_idx_s0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="25" op_0_bw="24">
<![CDATA[
WR_LOGIC:10 %zext_ln294 = zext i24 %min_output_idx_s1_V_load

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:11 %allowed_idx_s1 = add i25 %zext_ln294, i25 16

]]></Node>
<StgValue><ssdm name="allowed_idx_s1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="24">
<![CDATA[
WR_LOGIC:12 %zext_ln295 = zext i24 %min_output_idx_s2_V_load

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:13 %allowed_idx_s2 = add i25 %zext_ln295, i25 16

]]></Node>
<StgValue><ssdm name="allowed_idx_s2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="24">
<![CDATA[
WR_LOGIC:14 %zext_ln296 = zext i24 %min_output_idx_s3_V_load

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:15 %allowed_idx_s3 = add i25 %zext_ln296, i25 16

]]></Node>
<StgValue><ssdm name="allowed_idx_s3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RD_LOGIC:0 %br_ln275 = br i1 %empty_12, void %if.else, void %if.end27

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end27:0 %empty_16 = phi i1 1, void %if.then21, i1 1, void %RD_LOGIC, i1 0, void %if.else

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end27:1 %p_0_0_0_0_03713_load = load i32 %p_0_0_0_0_03713

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_03713_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end27:2 %p_0_1_0_0_0_03726_load = load i24 %p_0_1_0_0_0_03726

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_03726_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end27:3 %p_0_1_1_0_0_03739_load = load i8 %p_0_1_1_0_0_03739

]]></Node>
<StgValue><ssdm name="p_0_1_1_0_0_03739_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end27:4 %br_ln283 = br i1 %empty, void %if.else32, void %WR_LOGIC

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
WR_LOGIC:0 %empty_15 = phi i1 1, void %if.then34, i1 1, void %if.end27, i1 0, void %if.else32

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
WR_LOGIC:1 %p_0_0_0_0_012_load = load i32 %p_0_0_0_0_012

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_012_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
WR_LOGIC:2 %p_0_1_0_0_0_015_load = load i24 %p_0_1_0_0_0_015

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0_015_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
WR_LOGIC:3 %p_0_1_1_0_0_018_load = load i8 %p_0_1_1_0_0_018

]]></Node>
<StgValue><ssdm name="p_0_1_1_0_0_018_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="24">
<![CDATA[
WR_LOGIC:16 %zext_ln1039 = zext i24 %p_0_1_0_0_0_03726_load

]]></Node>
<StgValue><ssdm name="zext_ln1039"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:17 %icmp_ln1039 = icmp_ult  i25 %allowed_idx_s0, i25 %zext_ln1039

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:18 %xor_ln1039 = xor i1 %icmp_ln1039, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:19 %icmp_ln1039_1 = icmp_ult  i25 %allowed_idx_s1, i25 %zext_ln1039

]]></Node>
<StgValue><ssdm name="icmp_ln1039_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:20 %xor_ln1039_1 = xor i1 %icmp_ln1039_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:21 %icmp_ln1039_2 = icmp_ult  i25 %allowed_idx_s2, i25 %zext_ln1039

]]></Node>
<StgValue><ssdm name="icmp_ln1039_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:22 %xor_ln1039_2 = xor i1 %icmp_ln1039_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:23 %icmp_ln1039_3 = icmp_ult  i25 %allowed_idx_s3, i25 %zext_ln1039

]]></Node>
<StgValue><ssdm name="icmp_ln1039_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:24 %xor_ln1039_3 = xor i1 %icmp_ln1039_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:25 %and_ln297 = and i1 %empty_16, i1 %xor_ln1039

]]></Node>
<StgValue><ssdm name="and_ln297"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:26 %and_ln297_1 = and i1 %xor_ln1039_1, i1 %xor_ln1039_2

]]></Node>
<StgValue><ssdm name="and_ln297_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:27 %and_ln297_2 = and i1 %and_ln297_1, i1 %xor_ln1039_3

]]></Node>
<StgValue><ssdm name="and_ln297_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:28 %valid_idxes = and i1 %and_ln297_2, i1 %and_ln297

]]></Node>
<StgValue><ssdm name="valid_idxes"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1">
<![CDATA[
WR_LOGIC:29 %zext_ln292 = zext i1 %valid_idxes

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="25" op_0_bw="24">
<![CDATA[
WR_LOGIC:30 %zext_ln1039_1 = zext i24 %p_0_1_0_0_0_015_load

]]></Node>
<StgValue><ssdm name="zext_ln1039_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:31 %icmp_ln1039_4 = icmp_ult  i25 %allowed_idx_s0, i25 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:32 %xor_ln1039_4 = xor i1 %icmp_ln1039_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:33 %icmp_ln1039_5 = icmp_ult  i25 %allowed_idx_s1, i25 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:34 %xor_ln1039_5 = xor i1 %icmp_ln1039_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:35 %icmp_ln1039_6 = icmp_ult  i25 %allowed_idx_s2, i25 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:36 %xor_ln1039_6 = xor i1 %icmp_ln1039_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
WR_LOGIC:37 %icmp_ln1039_7 = icmp_ult  i25 %allowed_idx_s3, i25 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_7"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:38 %xor_ln1039_7 = xor i1 %icmp_ln1039_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_7"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:39 %and_ln303 = and i1 %empty_15, i1 %xor_ln1039_4

]]></Node>
<StgValue><ssdm name="and_ln303"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:40 %and_ln303_1 = and i1 %xor_ln1039_5, i1 %xor_ln1039_6

]]></Node>
<StgValue><ssdm name="and_ln303_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:41 %and_ln303_2 = and i1 %and_ln303_1, i1 %xor_ln1039_7

]]></Node>
<StgValue><ssdm name="and_ln303_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
WR_LOGIC:42 %and_ln303_3 = and i1 %and_ln303_2, i1 %and_ln303

]]></Node>
<StgValue><ssdm name="and_ln303_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
WR_LOGIC:43 %valid_idxes_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %valid_idxes

]]></Node>
<StgValue><ssdm name="valid_idxes_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
WR_LOGIC:44 %valid_idxes_2 = select i1 %and_ln303_3, i2 %valid_idxes_1, i2 %zext_ln292

]]></Node>
<StgValue><ssdm name="valid_idxes_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
WR_LOGIC:45 %switch_ln309 = switch i2 %valid_idxes_2, void %if.end164, i2 3, void %if.then111, i2 2, void %if.then142, i2 1, void %if.then153

]]></Node>
<StgValue><ssdm name="switch_ln309"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then153:0 %p_1 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %p_0_1_1_0_0_03739_load, i24 %p_0_1_0_0_0_03726_load, i32 %p_0_0_0_0_03713_load

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then153:1 %tmp_5 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %out_stream, i65 %p_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then153:2 %xor_ln327 = xor i1 %tmp_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln327"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then153:3 %and_ln327 = and i1 %empty_16, i1 %xor_ln327

]]></Node>
<StgValue><ssdm name="and_ln327"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.then153:4 %br_ln330 = br void %if.end164

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then142:0 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %p_0_1_1_0_0_018_load, i24 %p_0_1_0_0_0_015_load, i32 %p_0_0_0_0_012_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then142:1 %tmp_2 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %out_stream, i65 %p_s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then142:2 %xor_ln322 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln322"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then142:3 %and_ln322 = and i1 %empty_15, i1 %xor_ln322

]]></Node>
<StgValue><ssdm name="and_ln322"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then142:4 %br_ln325 = br void %if.end164

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then111:0 %icmp_ln1039_8 = icmp_ugt  i24 %p_0_1_0_0_0_015_load, i24 %p_0_1_0_0_0_03726_load

]]></Node>
<StgValue><ssdm name="icmp_ln1039_8"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then111:1 %br_ln310 = br i1 %icmp_ln1039_8, void %if.then121, void %if.else130

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.then121:0 %p_0 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %p_0_1_1_0_0_018_load, i24 %p_0_1_0_0_0_015_load, i32 %p_0_0_0_0_012_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.then121:1 %tmp_1 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %out_stream, i65 %p_0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then121:2 %xor_ln311 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln311"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then121:3 %and_ln311 = and i1 %empty_15, i1 %xor_ln311

]]></Node>
<StgValue><ssdm name="and_ln311"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
if.then121:4 %br_ln314 = br void %if.end164

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="32">
<![CDATA[
if.else130:0 %p_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i8.i24.i32, i1 0, i8 %p_0_1_1_0_0_03739_load, i24 %p_0_1_0_0_0_03726_load, i32 %p_0_0_0_0_03713_load

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
if.else130:1 %tmp_7 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %out_stream, i65 %p_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else130:2 %xor_ln316 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln316"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else130:3 %and_ln316 = and i1 %empty_16, i1 %xor_ln316

]]></Node>
<StgValue><ssdm name="and_ln316"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valid_idxes_2" val="-1"/>
<literal name="icmp_ln1039_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
if.else130:4 %br_ln0 = br void %if.end164

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
if.end164:0 %empty_13 = phi i1 %and_ln322, void %if.then142, i1 %empty_15, void %if.then153, i1 %empty_15, void %if.else130, i1 %and_ln311, void %if.then121, i1 %empty_15, void %WR_LOGIC

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
if.end164:1 %empty_14 = phi i1 %empty_16, void %if.then142, i1 %and_ln327, void %if.then153, i1 %and_ln316, void %if.else130, i1 %empty_16, void %if.then121, i1 %empty_16, void %WR_LOGIC

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.end164:2 %br_ln262 = br void %RATEMON_LOGIC

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
