vendor_name = ModelSim
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_barrel_shifter_structural.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_MUX_structural.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_MUX_behavioral.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_barrel_shifter_behavioral.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_half_adder_structural.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_full_adder_structural.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_rca_structural.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_rca_behavioral.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_bcd_adder_behavioral.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/rambod_azimi_bcd_adder_structural.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, P:/VHDL Assignments/VHDL3/db/Rambod_Azimi_VHDL3.cbx.xml
design_name = rambod_azimi_bcd_adder_behavioral
instance = comp, \S[0]~output\, S[0]~output, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \S[1]~output\, S[1]~output, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \S[2]~output\, S[2]~output, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \S[3]~output\, S[3]~output, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \C~output\, C~output, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \A[0]~input\, A[0]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \B[0]~input\, B[0]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \Add0~1\, Add0~1, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \B[2]~input\, B[2]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \A[2]~input\, A[2]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \B[1]~input\, B[1]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \A[1]~input\, A[1]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \Add0~5\, Add0~5, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \Add0~9\, Add0~9, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \B[3]~input\, B[3]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \A[3]~input\, A[3]~input, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \Add0~13\, Add0~13, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \Add0~17\, Add0~17, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \S~0\, S~0, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \S~1\, S~1, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \S~2\, S~2, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \LessThan0~0\, LessThan0~0, rambod_azimi_bcd_adder_behavioral, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, rambod_azimi_bcd_adder_behavioral, 1
