--------------- Build Started: 05/12/2014 14:32:42 Project: LauncherController, Configuration: DP8051 Keil 9.51 Debug ---------------
Project 1 of 3: Initializing Build...
cydsfit.exe "-.appdatapath" "C:\Users\akashbad\AppData\Local\Cypress Semiconductor\PSoC Creator\3.0" "-.fdsnotice" "-.fdswarpdepfile=warp_dependencies.txt" "-.fdselabdepfile=elab_dependencies.txt" "-.fdsbldfile=generated_files.txt" "-p" "C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj" "-d" "CY8C3244AXA-153" "-s" "C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\Generated_Source\PSoC3" "--" "-yv2" "-v3" "-ygs" "-q10" "-o2" "-.fftcfgtype=BE" "-.fasautosel=full"
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (Target_UART_IntClock's accuracy range '76.800 kHz ± 4.000%, (73.728 kHz - 79.872 kHz)' is not within the specified tolerance range '76.800 kHz ± 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cydwr (Target_UART_IntClock)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \CapSense:CmodCH0(0)\, \Launcher_UART:Dm(0)\, \Launcher_UART:Dp(0)\
Error: mpr.M0014: Resource limit: Maximum number of USB Fixed Blocks exceeded (max=0, needed=1). (App=cydsfit)
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 05/12/2014 14:32:52 ---------------
