# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;run -all; exit" -wlf wave_file2.wlf -l test2.log -sv_seed random work.top "+UVM_TESTNAME=test1" 
# Start time: 22:37:37 on Mar 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 3198442498
#  log -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test1...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test1                       -     @469 
#   envh                       env                         -     @483 
#     ahb_toph                 ahb_agent_top               -     @499 
#       agenth[0]              ahb_agent                   -     @619 
#         drvh                 ahb_driver                  -     @752 
#           rsp_port           uvm_analysis_port           -     @767 
#           seq_item_port      uvm_seq_item_pull_port      -     @759 
#         monh                 ahb_monitor                 -     @628 
#           monitor_port       uvm_analysis_port           -     @635 
#         seqrh                ahb_sequencer               -     @643 
#           rsp_export         uvm_analysis_export         -     @650 
#           seq_item_export    uvm_seq_item_pull_imp       -     @744 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     apb_toph                 apb_agent_top               -     @506 
#       agenth[0]              apb_agent                   -     @785 
#         drvh                 apb_driver                  -     @918 
#           rsp_port           uvm_analysis_port           -     @933 
#           seq_item_port      uvm_seq_item_pull_port      -     @925 
#         monh                 apb_monitor                 -     @794 
#           monitor_port       uvm_analysis_port           -     @801 
#         seqrh                apb_sequencer               -     @809 
#           rsp_export         uvm_analysis_export         -     @816 
#           seq_item_export    uvm_seq_item_pull_imp       -     @910 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     sb                       scoreboard                  -     @513 
#       fifo1                  uvm_tlm_analysis_fifo #(T)  -     @520 
#         analysis_export      uvm_analysis_imp            -     @559 
#         get_ap               uvm_analysis_port           -     @551 
#         get_peek_export      uvm_get_peek_imp            -     @535 
#         put_ap               uvm_analysis_port           -     @543 
#         put_export           uvm_put_imp                 -     @527 
#       fifo2                  uvm_tlm_analysis_fifo #(T)  -     @567 
#         analysis_export      uvm_analysis_imp            -     @606 
#         get_ap               uvm_analysis_port           -     @598 
#         get_peek_export      uvm_get_peek_imp            -     @582 
#         put_ap               uvm_analysis_port           -     @590 
#         put_export           uvm_put_imp                 -     @574 
# --------------------------------------------------------------------
# 
# UVM_INFO ../AHB_agent/ahb_driver.sv(23) @ 0: uvm_test_top.envh.ahb_toph.agenth[0].drvh [ahb_driver] AHB-DRIVER Transaction Printing..
# ---------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                              
# ---------------------------------------------------------------------------------------------------
# req                            ahb_trans  -     @951                                               
#   begin_time                   time       64    0                                                  
#   depth                        int        32    'd2                                                
#   parent sequence (name)       string     8     ahb_seqh                                           
#   parent sequence (full name)  string     51    uvm_test_top.envh.ahb_toph.agenth[0].seqrh.ahb_seqh
#   sequencer                    string     42    uvm_test_top.envh.ahb_toph.agenth[0].seqrh         
#   HRESETn                      integral   1     'd0                                                
#   HADDR                        integral   32    3461065878                                         
#   HTRANS                       integral   2     2                                                  
#   HWRITE                       integral   1     1                                                  
#   HSIZE                        integral   3     'd0                                                
#   HBURST                       integral   3     6                                                  
#   HWDATA                       integral   32    'd158629677                                        
#   HREADY                       integral   1     'd0                                                
#   HRDATA                       integral   32    'd0                                                
#   HRESP                        integral   2     'd0                                                
# ---------------------------------------------------------------------------------------------------
# UVM_INFO ../APB_agent/apb_driver.sv(22) @ 0: uvm_test_top.envh.apb_toph.agenth[0].drvh [apb_driver] APB-DRIVER Transaction Printing..
# ---------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                              
# ---------------------------------------------------------------------------------------------------
# req                            apb_trans  -     @961                                               
#   begin_time                   time       64    0                                                  
#   depth                        int        32    'd2                                                
#   parent sequence (name)       string     8     apb_seqh                                           
#   parent sequence (full name)  string     51    uvm_test_top.envh.apb_toph.agenth[0].seqrh.apb_seqh
#   sequencer                    string     42    uvm_test_top.envh.apb_toph.agenth[0].seqrh         
#   PRESETn                      integral   1     1                                                  
#   PENABLE                      integral   1     'd0                                                
#   PADDR                        integral   32    'd1543244903                                       
#   PWRITE                       integral   1     1                                                  
#   PWDATA                       integral   32    'd1528962076                                       
#   PSELx                        integral   1     1                                                  
#   PRDATA                       integral   32    'd0                                                
# ---------------------------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    7
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [ahb_driver]     1
# [apb_driver]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 238  Instance: /top
# End time: 22:37:40 on Mar 13,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
