1 
高效能之數位計算機座標旋轉演算法和架構開發及智產設計 
High-Performance CORDIC Algorithm and Architecture Development and Intellectual Property 
Design 
計畫編號：NSC97-2221-E-390-025 
執行期間：97 年 8 月 1 日至 98 年 10 月 31 日 
主持人：陳春僥 國立高雄大學電機工程學系副教授 
中文摘要—本研究中，我們結合定義域折疊
（domain folding）及角度重新編碼（ angle 
recoding）觀念提出一個具精簡記憶體架構之正
餘弦波型產生器。定義域折疊將正餘弦函數的
定義域由原本之 ]2,0[ π 侷限在 ]8/,0[ π ；在小角
度定義域中，利用正切（tangent）函數與小角
度的近似關係運算出定義域 ]8/,0[ π 對映之正
餘弦函數值；利用三角函數恆等式由定義域
]8/,0[ π 對映之值域（ range）換算出定義域
]4/,0[ π 所對映之值域。最後，利用三角函數之
對稱性（quart-wave symmetry）由定義域 ]4/,0[ π
對映之值域換算出定義域 ]2,0[ π 所對映之值
域。另外，利用角度重新編碼的觀念使本設計
節省近乎 50%的 ROM 查表，同時較傳統架構增
加了 1-bit 精確度。 
關鍵字：正弦、餘弦、波型產生器。 
 
Abstract—This project proposed a reduced 
ROM-based architecture blending the concepts of 
domain folding and angle recoding to implement 
the CORDIC algorithm. Domain folding restricts 
the domain of the sine/cosine functions in 
]8/,0[ π  instead of ]2,0[ π . The addition 
identities of the trigonometric functions are 
adopted to determine the range of sine/cosine 
functions mapped from the domain ]4/,0[ π  
based on that restricted in the domain ]8/,0[ π . 
The quart-wave symmetry property is then applied 
to obtain the range mapped from the full domain 
]2,0[ π .  Applying the angle recoding process to 
the angle in the domain ]8/,0[ π  arises two 
benefits. One benefit is that we have about 50% 
reduction on the size of ROM lookup table storing 
the tangent of the coarse angles except for that the 
number of stages (N) module 3 equals 2; the other 
benefit is that we have a 1-bit improvement on the 
precision in the CORDIC implementation. 
Keywords: sine, cosine, waveform generator 
 
I. 前言、文獻探討、研究目的 
在許多的數位訊號處理應用上，頻率合成訊
號的技術是一個很重要的議題。其中，又以弦
波訊號最為重要。因此，許多國內外研究都投
入在如何正確、有效的產生弦波訊號上。以合
成技術而言，弦波訊號的產生可分成兩類:類比
式設計和數位式設計。早期合成訊號的技術大
多以類比式為主，如鎖相迴路頻率合成器
（ Phase-Lock-Loop Frequency Synthesizer ，
PLL-FS）[1]就是由類比電路所組成。類比電路
容易受到周圍環境溫度、溼度的影響，而這個
特性將產生一些無法預期的情況，造成頻率無
法容易被掌控，以致於漸漸被數位式設計所取
代。 
採 用 直 接 數 位 頻 率 合 成 (Direct Digital 
Frequency Synthesizer，DDFS)的設計方式，可
以克服 PLL-FS 所遭遇到的困難[2]-[4]。數位式
的設計約略可以分為三類 :記憶體查表式
(ROM-Based)[5]-[8]、多項式近似式(Polynomial 
Approximation)[9]-[13]及數位計算機座標旋轉
式 (COodinate Rotation DIgital Computer ，
CORDIC-Based)[14]-[16]。ROM-Based 主要是由
相位累加器、記憶體和數位類比轉換器這幾個
電路所組成。其中記憶體的部份，將一完整週
期的正、餘弦函數值儲存於 ROM 裡面，再根
據相位累加器所對應的位址讀取其相對應的二
位元值，接著透過數位類比轉換器轉換，最後
3 
   ∑
=
=
N
i
ii
0
θσθ             (2) 
根據(2)可以將(1)可以改寫成 
 ⎥⎦
⎤⎢⎣
⎡⎥⎦
⎤⎢⎣
⎡ −=⎥⎦
⎤⎢⎣
⎡ ∏
= 0
0
0
)
1tan
tan1
(
Y
X
K
Y
X N
i ii
ii
θσ
θσ
   
    (3) 
其中 2 ii −=θ ， θσ i
N
i
iK ∏
=
=
0
cos ，則 (3)改寫成               
⎥⎦
⎤⎢⎣
⎡⎥⎦
⎤⎢⎣
⎡ −=⎥⎦
⎤⎢⎣
⎡ ∏
= −
−
0
0
0
)
12tan
2tan1(
Y
X
K
Y
X N
i
i
i
i
i
σ
σ
        
                                   (4) 
接著我們將分成五個部份來說明。 
A.  Angle Recoding 
首先，  限制 1<θ 弳度，可將 (4)改寫成               
⎥⎦
⎤⎢⎣
⎡⎥⎦
⎤⎢⎣
⎡ −′=⎥⎦
⎤⎢⎣
⎡ ∏
= −
−
0
0
1
)
12tan
2tan1(
Y
X
K
Y
X N
i
i
i
i
i
σ
σ
           
(5) 
其中 θσ i
N
i
iK ∏
=
=′
1
cos ，利用 angle recoding 可將
(5)改寫成 
∑ ∑
=
+
=
−− +==
N
i
N
i
i
i
i
ib
1
1
2
0 22 σφθ       (6) 
其中 110 2121218141 ++ −=+++= NNLφ 。將
(6)代入(5)中，可改寫成 
 ⎥⎦
⎤⎢⎣
⎡⎥⎦
⎤⎢⎣
⎡ −′′=⎥⎦
⎤⎢⎣
⎡ ∏+
= −
−
0
0
1
2
)
12tan
2tan1(
Y
X
K
Y
X N
i
i
i
i
i
σ
σ
        (7) 
其中 θσ i
N
i
iK ∏+
=
=′′
1
2
cos 為常數， ( ) =00 ,YX  
( )00 sin,cos φφ KK ′′′′ 。 
B.  Coarse-Fine Rotation 
 利用 Radix-2 Approximating 定理，將旋轉
的部份以 ⎥⎥
⎤⎢⎢
⎡=
3
Ni 為分隔線，分成兩級：coarse 
rotation stage 和 fine rotation stage。圖 2 為角度
分割示意圖。 
 
Y
X
)(X,Y
),( 00 YX
θ
    
(a) 
 
Y
X
)(X,Y
),( 00 YX
θθφθ LM ++= 0
φ 0
θ L
θ M
 
(b) 
圖 2 角度分割 (a) 原始未分割 (b)分割後 
 
依據 angle recording 和 coarse-fine rotation，可以
將θ 分解成 
φθθθ 0++= LM            (8) 
其中 coarse-rotation stage 的部份可以表示成 
∑
=
−= 3
2
2
N
i
i
iM σθ             (9) 
而 fine-rotation stage 的部份可以表示成 
5 
∑+
+=
−=
1
1
3
2
N
Ni
i
iL σθ          (18) 
根據(6)-(19)，可以將(11)改寫成 
⎡ ⎤
⎡ ⎤
⎥⎦
⎤⎢⎣
⎡⎥⎦
⎤⎢⎣
⎡ −⋅
⎥⎦
⎤⎢⎣
⎡ −′′′=⎥⎦
⎤⎢⎣
⎡
∏
∏
+
+= −
−
= −
−
0
0
2
13
3
3
)
12
21(
)
12tan
2tan1(
Y
X
K
Y
X
N
Ni
i
i
i
i
N
i
i
i
i
i
σ
σ
σ
σ
     (3.19() 
(19) 
前 N/3 級以查表來實現，剩餘的部份可以直接
以移位器和加法器來實現，其中 33cos θσ=′′′K  
22cos ++ NN θσL ， ( ) ( )1100 sin,cos, φφ KKYX ′′′′′′=
為起始點。圖 3 為演算法角度分割對照圖。 
 
D. 傳統記憶體架構之正餘弦波型產生器 
圖 4 為傳統記憶體架構之正餘弦波型產生
器。由於 Mθ 的定義域為 ]4/,0[ π ，對應至 Mθ 之
最小角 )00000000000000000000.00( = 之係數 kr
為 
]1111[][ 5432 −−−−=rrrr       (20) 
其所對應之記憶體位址為 
]0000[][ 4321 =bbbb          (21) 
另 外 ， 對 應 至 Mθ 之 最 大 角
)00111111011100100100.00( = 之係數 kr 為 
]1111[][ 5432 −−=rrrr         (22) 
其所對應之記憶體位址為 
]1100[][ 4321 =bbbb 。        (23) 
由此可知，此架構需要 13-word ROM 來儲存可
能發生的 13 種情況下的函數值。 
 
E. 精簡記憶體架構之正餘弦波型產生器 
圖 5 為精簡記憶體架構之正餘弦波型產生
器。不同於圖 4 的是，圖 5 多了 domain spanning 
unit (DSU)。DSU 的角色在於利用定義域
]8/,0[ π 所對應的函數值計算出定義域 ]2,0[ π 所
對應的函數值。其中係數 21 是近似為 
1486431 22222221 −−−−−− +++++≈    (24) 
並以移位加法（shift-and-add）的方式實現。由
於 Mθ 的定義域為 ]4/,0[ π ，對應至 Mθ 之最小角
)00000000000000000000.00( = 之係數 kr 為 
]111[][ 543 −−−=rrr            (25) 
其所對應之記憶體位址為 
]000[][ 432 =bbb ；           (26) 
另 外 ， 對 應 至 Mθ 之 最 大 角
)00011111100110010010.00( = 之係數 kr 為 
]111[][ 543 −=rrr             (27) 
其所對應之記憶體位址為 
]110[][ 432 =bbb 。          (28) 
由此可知，此架構需要 7-word ROM 來儲存可
能發生的 7 種情況下的函數值。 
由上述及圖 4 和 5 所示的架構圖，可以看
出改良型的查表量較少，少了 50%，而且提高
了 1 bit 的精確度。 
θ M θ L
X 2
Y 2
X 3 X 4 X 5
Y 3 Y 4 Y 5
X 17
Y 17
θ
φcosK
φsinK
θcos
θsin
b2 b3 b4
52tan − 172−
b16
3r 4r 17r
42tan −32tan −
5r2r
22tan −
b1
b2b3b4 3r 4r 5rb1 2r
121 −=+ kk br
5X 5Y
圖 4 傳統記憶體架構之正餘弦波型產生器 
 
7 
low-power/low-voltage signal processing 
applications”, IEEE Trans. Circuit Syst., pp. 526-529, 
Aug. 1998. 
[22]  P. R. Desgreys, E. Garnier, and P. Marchegay, “New 
structure of algorithmic DAC in switched current 
technique”, in Proc. Third International Conference 
on Advanced A/D and D/A Conversion Techniques 
and their Applications, July 1999, pp. 111-114. 
[23]  T. Matsuura, M. Ban, T. Tsukada, S. Ueda, and H. 
Sato, “An 8 bit 100 MHz 3 channel CMOS DAC 
with analog switching current cells”, VLSI Circuits, 
Digest of Technical Papers, May 1989, pp. 59-60. 
[24]  G. Scandurra and C. Ciofi, “R-bR ladder networks for 
the design of high-accuracy static analog memories”, 
IEEE Trans. Circuit Syst. I, vol. 50, pp. 605-612, 
May 2003. 
[25]  Z. Mijanovic, R. D. Ivanovic, and L. Stankovic, 
“R/2R+ digital-analog converter (DAC)”, in Proc. 
IMTC-96, vol. 2, 1996. pp. 1026-1031. 
b2 b3 b4
52tan − 182 −
b17
X 3 X 4 X 5
Y 3 Y 4 Y 5
X 18
Y 18
φcosK
φsinK
θcos
θsin
3r 4r 5r 18r
42tan −32tan −
121 −=+ kk br
θ M θ L
θ
21×
21×
θcos
θsin
]
8
,0[ πθ∈
]2,0[ πθ∈
... ... ...
b2b3b4 3r 4r 5r
...
5X 5Y
 
圖 5 精簡記憶體架構之正餘弦波型產生器 
 
 
 
 
圖 6 實驗設置圖 
9 
可供推廣之研發成果資料表 
□ 可申請專利  □ 可技術移轉                                      日期：98 年 10 月 31 日 
國科會補助計畫 
計畫名稱：高效能之數位計算機座標旋轉演算法和架構開發及智產
設計 
計畫主持人：陳春僥 
計畫編號：NSC97-2221-E-390-025 學門領域：微電子學門 
技術/創作名稱 精簡記憶體架構之正餘弦波型產生器 
發明人/創作人 陳春僥、林正原 
中文： 
本研究中，我們結合定義域折疊（domain folding）及角度重新編碼
（angle recoding）觀念提出一個具精簡記憶體架構之正餘弦波型產
生器。定義域折疊將正餘弦函數的定義域由原本之 ]2,0[ π 侷限在
]8/,0[ π ；在小角度定義域中，利用正切（tangent）函數與小角度
的近似關係運算出定義域 ]8/,0[ π 對映之正餘弦函數值；利用三角
函數恆等式由定義域 ]8/,0[ π 對映之值域（range）換算出定義域
]4/,0[ π 所對映之值域。最後，利用三角函數之對稱性（quart-wave 
symmetry）由定義域 ]4/,0[ π 對映之值域換算出定義域 ]2,0[ π 所對
映之值域。另外，利用角度重新編碼的觀念使本設計節省近乎 50%
的 ROM 查表，同時較傳統架構增加了 1-bit 精確度。 
技術說明 
英文： 
This project proposed a reduced ROM-based architecture blending the 
concepts of domain folding and angle recoding to implement the 
CORDIC algorithm. Domain folding restricts the domain of the
sine/cosine functions in ]8/,0[ π  instead of ]2,0[ π . The addition 
identities of the trigonometric functions are adopted to determine the 
range of sine/cosine functions mapped from the domain ]4/,0[ π
based on that restricted in the domain ]8/,0[ π . The quart-wave 
symmetry property is then applied to obtain the range mapped from the 
full domain ]2,0[ π .  Applying the angle recoding process to the 
angle in the domain ]8/,0[ π  arises two benefits. One benefit is that 
we have about 50% reduction on the size of ROM lookup table storing 
the tangent of the coarse angles except for that the number of stages 
(N) module 3 equals 2; the other benefit is that we have a 1-bit 
improvement on the precision in the CORDIC implementation. 
978-1-4244-4522-6/09/$25.00 ©2009 IEEE ISCIT 20091348
Novel Low-Power 1-bit Full Adder Design
Chuen-Yau Chen and Yung-Pei Chou
Department of Electrical Engineering
National University of Kaohsiung, Kaohsiung, 811, Taiwan, R.O.C.
Tel: +886-7-5919425, Fax: +886-7-5919425
E-mail: cychen@nuk.edu.tw
Abstract—This paper propose a 1-bit low-power full adder
that is designed by taking the advantage of the concept of pass-
transistor logic and the concept of dual-threshold domino logic.
The concept of pass-transistor logic is used to design the circuit
generating the sum signal such that the number of transistors
can be reduced. The concept of dual-threshold domino logic
is adapted to design the circuit generating the carryout signal
such that the operation can be speeded up. This full adder
was designed with a TSMC 0.18-µm 1P6M CMOS process. The
HSPICE simulation results show that this design achieves a
superior performance with a power-delay product of 48.98 fJ
for the SUM circuit and 16.19 fJ for the CARRYOUT circuit at
1.8-V supply voltage.
I. INTRODUCTION
A full adder plays an important role in many arithmatic units
such as the adder, the multipliers, and the dividers. There have
been many CMOS implementations for the full adders. They
can be divided into two categories: the complementary CMOS
logic and the pass-transistor logic.
Zimmermann and Fichtner compared full adder designed
in complementary CMOS logic style and pass-transistor logic
style [1]. Vesterbacka proposed a full adder implemented
with 14 MOS transistors [2]. In 2002, Bui proposed a static
energy-recovery full adder (SERF) implemented with 10 MOS
transistors [3]. It is a low-cost and low-power design. However,
the operating speed seems low. In 2005, Chang [4] proposed
a hybrid full adder. In that design, the circuit of output
carry is implemented with complementary CMOS style which
enhances the driving ability. In 2007, Lin proposed another
10T full adder called complementary and level restoring carry
logic (CLRCL) full adder [5]. In 2008, an 8T full adder was
proposed by Veeramachaneni and Srinivas [6]. In the past,
the researches on the design of full adders are focused on
reducing the number of transistors and reducing the dynamic
power consumptions. However, the static power consumptions
are increased dramatically with the improvement of the process
technology.
In this paper, not only the dynamic power consumptions but
also the static power consumptions are considered. We apply
the multi-threshold CMOS (MTCMOS) technology in this
design to reduce the static power consumption [7]. Besides,
we combine the concept of domino logic and cross-coupled
XOR in this design to achieve a high-speed full adder.
II. LOW-POWER FULL ADDER
In this paper, the proposed full adder is divided into two
subcircuits. One is the circuit for SUM operation, and the
other is the circuit for CARRYOUT operation.
A. The Circuit for SUM Operation
Fig. 1 shows the schematic of the SUM circuit. The SUM
circuit is composed of two XOR gates. The XOR gate is
modified from the cross-coupled version by replacing the
NMOS portion with a clock gated NMOS. In this circuit, the
PMOS transistors receive the input signal A, B, and Cin. The
operation of this circuit can be divided into two phases: the
IDLE PHASE and the EVALUATING PHASE. In the IDLE
PHASE, the clock signal CLK is ‘logic 1’, and the output
signal SUM will be ‘logic 0’. In the EVALUATING PHASE,
the clock signal CLK is ‘logic 0’, and the corresponding
output signal SUM will be evaluated according to the input
signals A, B, and Cin.
 




Fig. 1. The circuit for SUM.
B. The Circuit for CARRYOUT Operation
Fig. 2 shows the schematic of the CARRYOUT circuit. The
core of this circuit is the domino logic that implements the
function of CARRYOUT. This circuit will stay in standby
phase when the clock signal CLK is ‘logic 1’. It will turn
in the evaluating phase if the clock signal CLK is ‘logic 0’.
For the high-speed operation, the inverter I1 is designed in
multi-threshold methodology where a low-Vt PMOS transistor
is connected with a high-Vt NMOS transistor such that the
‘logic 0’ can pass the inverter at a higher speed.
III. SIMULATION RESULTS
Simulations were carried out to verify the functionality, the
time delay, and the power consumptions of the adders as listed
Authorized licensed use limited to: NATIONAL YUNLIN UNIV OF TECH. Downloaded on January 5, 2010 at 23:10 from IEEE Xplore.  Restrictions apply. 
原訂出席國際學術研討會
The 9th International Symposium on Communication and Information Technology 2009,但因H1NI疫情取消赴會。
