// Seed: 1245186086
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  always $display(id_2, id_2);
  assign module_2.type_1 = 0;
  id_3(
      .id_0(1), .id_1(id_2), .id_2("")
  );
  wire id_4;
  tri1 id_5 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  always begin : LABEL_0
    id_2 = id_2;
  end
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    input  uwire id_0,
    output tri0  id_1,
    output tri0  id_2
);
  wire id_4 = 1;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire id_5, id_6;
  assign id_4 = 1'b0;
  wire id_7;
endmodule
