Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA\17.1\hls\examples\image_downsample\a.prj\components\resize\resize.qsys --block-symbol-file --output-directory=C:\intelFPGA\17.1\hls\examples\image_downsample\a.prj\components\resize\resize --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading resize/resize.qsys
Progress: Reading input file
Progress: Adding resize_internal_inst [resize_internal 1.0]
Progress: Parameterizing module resize_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA\17.1\hls\examples\image_downsample\a.prj\components\resize\resize.qsys --synthesis=VERILOG --greybox --output-directory=C:\intelFPGA\17.1\hls\examples\image_downsample\a.prj\components\resize\resize\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading resize/resize.qsys
Progress: Reading input file
Progress: Adding resize_internal_inst [resize_internal 1.0]
Progress: Parameterizing module resize_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: resize: Generating resize "resize" for QUARTUS_SYNTH
Info: resize_internal_inst: "resize" instantiated resize_internal "resize_internal_inst"
Info: resize: Done "resize" with 2 modules, 156 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
