Testing RP2040 Interface...
Writing to frequency control register...
Frequency word: 0x40000000
Writing to processing mode register...
Processing mode: 0
Testing gain control...
Gain control: 0x80
Setting modulation_type to AM...
Modulation type: 0x00
Testing clock gating enable...
Clock gating: 0
RP2040 Interface test completed
✗ Frequency word write failed
✗ Processing mode write failed
verilog\rp2040_interface_tb.v:164: $finish called at 25500000 (1ps)
