# Verilog-VHDL-Projects
Collection of Verilog and VHDL projects with simulations and testbench, showcasing FPGA/HDL skills.

# ğŸ“ŒProject: Output One

## Description
This project demonstrates a simple module that always outputs logic '1'.
It is one of the basic HDLBits exercises designed to practice both **Verilog** and **VHDL** fundamentals.

## ğŸ“‚Files
- `Output-one.v`        - Verilog   implementation
- `Output-one.vhd`      - VHDL      implementation
- `tb_Output-one.v`     - Verilog   implementation
- `tb_Output-one.vhd`   - VHDL      implementation
- `waveform.png`        - Simulation result (identical for both Verilog and VHDL)

## ğŸ“Notes
- Purpose:  Practice basic HDL coding and simulating.
- Tools:    Vivado Simulator.
- Both Verilog and VHDL implementations produce the same result.