# FullAdder_Verilog
1 bit full adder, compare results between modular design and "assign"

result:

![result](https://github.com/SabaFathi/FullAdder_Verilog/blob/main/Capture.JPG?raw=true)
