--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 377 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.688ns.
--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_25 (SLICE_X61Y81.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_1 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.160 - 0.175)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_1 to CLK_DIV_PROCESS.clk_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.BQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_1
    SLICE_X61Y75.B2      net (fanout=2)        0.666   CLK_DIV_PROCESS.clk_counter<1>
    SLICE_X61Y75.COUT    Topcyb                0.674   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<1>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<7>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CLK     Tcinck                0.272   CLK_DIV_PROCESS.clk_counter<25>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<25>
                                                       CLK_DIV_PROCESS.clk_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (1.972ns logic, 0.666ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_5 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.524ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.160 - 0.177)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_5 to CLK_DIV_PROCESS.clk_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<7>
                                                       CLK_DIV_PROCESS.clk_counter_5
    SLICE_X61Y76.B2      net (fanout=2)        0.666   CLK_DIV_PROCESS.clk_counter<5>
    SLICE_X61Y76.COUT    Topcyb                0.674   CLK_DIV_PROCESS.clk_counter<7>
                                                       CLK_DIV_PROCESS.clk_counter<5>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CLK     Tcinck                0.272   CLK_DIV_PROCESS.clk_counter<25>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<25>
                                                       CLK_DIV_PROCESS.clk_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.858ns logic, 0.666ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_2 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.487ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.160 - 0.175)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_2 to CLK_DIV_PROCESS.clk_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.CQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_2
    SLICE_X61Y75.C2      net (fanout=2)        0.667   CLK_DIV_PROCESS.clk_counter<2>
    SLICE_X61Y75.COUT    Topcyc                0.522   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<2>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<7>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CLK     Tcinck                0.272   CLK_DIV_PROCESS.clk_counter<25>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<25>
                                                       CLK_DIV_PROCESS.clk_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.820ns logic, 0.667ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_24 (SLICE_X61Y81.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_1 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.160 - 0.175)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_1 to CLK_DIV_PROCESS.clk_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.BQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_1
    SLICE_X61Y75.B2      net (fanout=2)        0.666   CLK_DIV_PROCESS.clk_counter<1>
    SLICE_X61Y75.COUT    Topcyb                0.674   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<1>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<7>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CLK     Tcinck                0.161   CLK_DIV_PROCESS.clk_counter<25>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<25>
                                                       CLK_DIV_PROCESS.clk_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (1.861ns logic, 0.666ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_5 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.160 - 0.177)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_5 to CLK_DIV_PROCESS.clk_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<7>
                                                       CLK_DIV_PROCESS.clk_counter_5
    SLICE_X61Y76.B2      net (fanout=2)        0.666   CLK_DIV_PROCESS.clk_counter<5>
    SLICE_X61Y76.COUT    Topcyb                0.674   CLK_DIV_PROCESS.clk_counter<7>
                                                       CLK_DIV_PROCESS.clk_counter<5>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CLK     Tcinck                0.161   CLK_DIV_PROCESS.clk_counter<25>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<25>
                                                       CLK_DIV_PROCESS.clk_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.413ns (1.747ns logic, 0.666ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_2 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.376ns (Levels of Logic = 7)
  Clock Path Skew:      -0.015ns (0.160 - 0.175)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_2 to CLK_DIV_PROCESS.clk_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.CQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_2
    SLICE_X61Y75.C2      net (fanout=2)        0.667   CLK_DIV_PROCESS.clk_counter<2>
    SLICE_X61Y75.COUT    Topcyc                0.522   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<2>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<7>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
    SLICE_X61Y81.CLK     Tcinck                0.161   CLK_DIV_PROCESS.clk_counter<25>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_xor<25>
                                                       CLK_DIV_PROCESS.clk_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (1.709ns logic, 0.667ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_21 (SLICE_X61Y80.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_1 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.524ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.159 - 0.175)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_1 to CLK_DIV_PROCESS.clk_counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.BQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_1
    SLICE_X61Y75.B2      net (fanout=2)        0.666   CLK_DIV_PROCESS.clk_counter<1>
    SLICE_X61Y75.COUT    Topcyb                0.674   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<1>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<7>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CLK     Tcinck                0.272   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
                                                       CLK_DIV_PROCESS.clk_counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (1.858ns logic, 0.666ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_5 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.410ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.159 - 0.177)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_5 to CLK_DIV_PROCESS.clk_counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y76.BQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<7>
                                                       CLK_DIV_PROCESS.clk_counter_5
    SLICE_X61Y76.B2      net (fanout=2)        0.666   CLK_DIV_PROCESS.clk_counter<5>
    SLICE_X61Y76.COUT    Topcyb                0.674   CLK_DIV_PROCESS.clk_counter<7>
                                                       CLK_DIV_PROCESS.clk_counter<5>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CLK     Tcinck                0.272   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
                                                       CLK_DIV_PROCESS.clk_counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (1.744ns logic, 0.666ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLK_DIV_PROCESS.clk_counter_2 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.159 - 0.175)
  Source Clock:         CLK_undiv_BUFGP rising at 0.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLK_DIV_PROCESS.clk_counter_2 to CLK_DIV_PROCESS.clk_counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.CQ      Tcko                  0.456   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_2
    SLICE_X61Y75.C2      net (fanout=2)        0.667   CLK_DIV_PROCESS.clk_counter<2>
    SLICE_X61Y75.COUT    Topcyc                0.522   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<2>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
    SLICE_X61Y76.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<7>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<7>
    SLICE_X61Y77.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<11>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<11>
    SLICE_X61Y78.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<15>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<15>
    SLICE_X61Y79.COUT    Tbyp                  0.114   CLK_DIV_PROCESS.clk_counter<19>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CIN     net (fanout=1)        0.000   Mcount_CLK_DIV_PROCESS.clk_counter_cy<19>
    SLICE_X61Y80.CLK     Tcinck                0.272   CLK_DIV_PROCESS.clk_counter<23>
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<23>
                                                       CLK_DIV_PROCESS.clk_counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (1.706ns logic, 0.667ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CLK (SLICE_X60Y81.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_DIV_PROCESS.clk_counter_24 (FF)
  Destination:          CLK (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_undiv_BUFGP rising at 10.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_DIV_PROCESS.clk_counter_24 to CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y81.AQ      Tcko                  0.141   CLK_DIV_PROCESS.clk_counter<25>
                                                       CLK_DIV_PROCESS.clk_counter_24
    SLICE_X60Y81.A5      net (fanout=2)        0.098   CLK_DIV_PROCESS.clk_counter<24>
    SLICE_X60Y81.CLK     Tah         (-Th)    -0.016   CLK
                                                       CLK_DIV_PROCESS.clk_counter<24>_rt
                                                       Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_xor<25>
                                                       CLK
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.157ns logic, 0.098ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point CLK (SLICE_X60Y81.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_DIV_PROCESS.clk_counter_25 (FF)
  Destination:          CLK (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_undiv_BUFGP rising at 10.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_DIV_PROCESS.clk_counter_25 to CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y81.BQ      Tcko                  0.141   CLK_DIV_PROCESS.clk_counter<25>
                                                       CLK_DIV_PROCESS.clk_counter_25
    SLICE_X60Y81.B4      net (fanout=2)        0.150   CLK_DIV_PROCESS.clk_counter<25>
    SLICE_X60Y81.CLK     Tah         (-Th)     0.023   CLK
                                                       CLK_DIV_PROCESS.clk_counter<25>_rt
                                                       Madd_CLK_DIV_PROCESS.clk_counter[25]_GND_5_o_add_12_OUT_xor<25>
                                                       CLK
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.118ns logic, 0.150ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point CLK_DIV_PROCESS.clk_counter_3 (SLICE_X61Y75.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLK_DIV_PROCESS.clk_counter_3 (FF)
  Destination:          CLK_DIV_PROCESS.clk_counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_undiv_BUFGP rising at 10.000ns
  Destination Clock:    CLK_undiv_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLK_DIV_PROCESS.clk_counter_3 to CLK_DIV_PROCESS.clk_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y75.DQ      Tcko                  0.141   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter_3
    SLICE_X61Y75.D3      net (fanout=2)        0.169   CLK_DIV_PROCESS.clk_counter<3>
    SLICE_X61Y75.CLK     Tah         (-Th)    -0.003   CLK_DIV_PROCESS.clk_counter<3>
                                                       CLK_DIV_PROCESS.clk_counter<3>_rt.1
                                                       Mcount_CLK_DIV_PROCESS.clk_counter_cy<3>
                                                       CLK_DIV_PROCESS.clk_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.144ns logic, 0.169ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_undiv_BUFGP/BUFG/I0
  Logical resource: CLK_undiv_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_undiv_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: CLK/CLK
  Logical resource: CLK/CK
  Location pin: SLICE_X60Y81.CLK
  Clock network: CLK_undiv_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: CLK/CLK
  Logical resource: CLK/CK
  Location pin: SLICE_X60Y81.CLK
  Clock network: CLK_undiv_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_undiv
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_undiv      |    2.688|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 377 paths, 0 nets, and 73 connections

Design statistics:
   Minimum period:   2.688ns{1}   (Maximum frequency: 372.024MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 28 20:09:46 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 618 MB



