import { MOV_RANGE, CMP_RANGE, JMP_RANGE, JMP2_RANGE, OPP_RANGE, LOAD_RANGE, SAVE_RANGE, IN_OUT_RANGE, CU_FLAGS, } from "../utils/cu_flags";
export class HardwareVM {
    // Registers
    registerA = 0;
    registerB = 0;
    registerC = 0;
    registerD = 0;
    // Memory
    // 256 pages of 256 bytes: hardware addresses RAM as {mpage, mar}
    ram = new Array(65536).fill(0);
    rom = new Array(65536).fill(0); // 16-bit address space
    mar = 0; // Memory Address Register
    ramPage = 0;
    // Flags
    zeroFlag = false;
    overflowFlag = false;
    carryFlag = false;
    signFlag = false;
    carryEnabled = false;
    signedMode = false;
    // Program Counter
    pc = 0;
    outputCallback;
    inputCallback;
    constructor() {
        this.reset();
    }
    reset() {
        this.registerA = 0;
        this.registerB = 0;
        this.registerC = 0;
        this.registerD = 0;
        this.ram.fill(0);
        this.mar = 0;
        this.ramPage = 0;
        this.pc = 0;
        this.resetFlags();
    }
    resetFlags() {
        this.zeroFlag = false;
        this.overflowFlag = false;
        this.carryFlag = false;
        this.signFlag = false;
        this.carryEnabled = false;
        this.signedMode = false;
    }
    // Load program into ROM
    loadProgram(program) {
        this.rom = [...program];
        this.pc = 0;
    }
    // Get the loaded program
    getProgram() {
        return [...this.rom];
    }
    // `flagSourceByte` is the 8-bit value the silicon actually latches onto the
    // flag bus (the databus at flag-write time). It defaults to the low byte of
    // `result`, but for output-inverting ALU ops it is the PRE-inversion
    // intermediate (see hardware-errata.md E2), which differs from the final
    // result. Zero/sign are derived from this byte; carry/overflow come from the
    // full (unmasked) arithmetic value.
    updateFlags(result, flagSourceByte = result & 0xff, overflow = false) {
        // NOTE: zero uses the masked byte, not `result === 0`: on hardware a sum of
        // exactly 256 (or any nonzero multiple of 256) latches zero because only the
        // low byte reaches the flag bus.
        this.zeroFlag = (flagSourceByte & 0xff) === 0;
        this.signFlag = (flagSourceByte & 0x80) !== 0;
        this.carryFlag = result > 255 || result < 0;
        // Overflow is supplied by the caller. On silicon it is the true signed
        // overflow of the adder, and it is latched on EVERY add/sub regardless of
        // sign mode -- sign mode only switches multiply/divide to signed (errata B).
        this.overflowFlag = overflow;
    }
    // Execute one instruction
    step() {
        const instruction = this.rom[this.pc];
        this.pc++;
        if (instruction === CU_FLAGS["nop"]) {
            return true;
        }
        else if (instruction === CU_FLAGS["halt"]) {
            return false;
        }
        if (instruction >= MOV_RANGE.MIN && instruction <= MOV_RANGE.MAX) {
            this.executeMove(instruction);
        }
        else if (instruction >= CMP_RANGE.MIN && instruction <= CMP_RANGE.MAX) {
            this.executeCompare(instruction);
        }
        else if (instruction >= JMP_RANGE.MIN && instruction <= JMP_RANGE.MAX) {
            this.executeJump(instruction);
        }
        else if (instruction >= JMP2_RANGE.MIN && instruction <= JMP2_RANGE.MAX) {
            this.executeJumpRelative(instruction);
        }
        else if (instruction >= OPP_RANGE.MIN && instruction <= OPP_RANGE.MAX) {
            this.executeALU(instruction);
        }
        else if (instruction >= LOAD_RANGE.MIN && instruction <= LOAD_RANGE.MAX) {
            this.executeLoad(instruction);
        }
        else if (instruction >= SAVE_RANGE.MIN && instruction <= SAVE_RANGE.MAX) {
            this.executeSave(instruction);
        }
        else if (instruction >= IN_OUT_RANGE.MIN && instruction <= IN_OUT_RANGE.MAX) {
            this.executeIO(instruction);
        }
        return true;
    }
    executeMove(instruction) {
        // Get source and destination from instruction mapping
        // For instruction 0xXY:
        // if Y < 4: src = 0 (A), dst = Y
        // if Y < 7: src = 1 (B), dst = Y-3
        // if Y < A: src = 2 (C), dst = Y-6
        // if Y < D: src = 3 (D), dst = Y-9
        const instr = instruction & 0x0f;
        if (instr === 0 || instr > 0x0c)
            return; // NOP or invalid
        const src = Math.floor((instr - 1) / 3);
        const dst = ((instr - 1) % 3) + ((instr - 1) % 3 >= src ? 1 : 0);
        this.setRegisterByIndex(dst, this.getRegisterByIndex(src));
    }
    executeCompare(instruction) {
        // HARDWARE QUIRK (see docs/hardware-errata.md): `cmp reg, immediate`
        // (0x10-0x1F) does NOT latch the comparison flags - the CMP bit is clear
        // for those opcodes in rom/alu_flags.csv, so cmpo never asserts. Only
        // `cmp reg, reg` (0x20-0x2F) and the `opp` ALU ops update the flags. A
        // conditional jump after `cmp reg, imm` therefore reads the flags left by
        // the most recent flag-setting op, so model cmp-with-constant as a no-op.
        if (instruction <= CMP_RANGE.MIN + 0x0f) {
            return;
        }
        const value1 = this.getRegisterByIndex((instruction >> 2) & 0x03);
        const value2 = this.getRegisterByIndex(instruction & 0x03);
        // HARDWARE QUIRK (hardware-errata.md E3): `cmp reg, reg` is a subtraction on
        // the same adder as `opp`, so when carry mode is enabled the carry flag is
        // folded into the comparison. Two equal registers can therefore compare as
        // "not equal" if a stray carry is set.
        const carryIn = this.carryEnabled && this.carryFlag ? 1 : 0;
        const diff = value1 - value2 + carryIn;
        // Overflow uses the SIGNED operand values (errata B): the silicon latches
        // the true signed overflow of the compare, so signed jumps work with or
        // without sign mode.
        const signedDiff = this.signed8(value1) - this.signed8(value2) + carryIn;
        this.updateFlags(diff, diff & 0xff, signedDiff > 127 || signedDiff < -128);
    }
    executeJump(instruction) {
        const condition = instruction & 0x0f;
        // HARDWARE QUIRK (hardware-errata.md E5): the flag-test jumps
        // `jmp z/o/c/s {number}` (0x3B-0x3E) are 2-byte instructions with ONE operand
        // byte N, but their stage-2 CU word omits PCC, so the datapath duplicates N
        // into BOTH halves of the 16-bit target -> {N,N} (= N*0x0101), not N. Only a
        // *taken* branch is corrupted; fall-through advances PC by 1 (2-byte encoding).
        if (instruction >= CU_FLAGS["jmp z {number}"] && instruction <= CU_FLAGS["jmp s {number}"]) {
            const n = this.rom[this.pc];
            if (this.shouldJump(condition)) {
                this.pc = (n << 8) | n;
            }
            else {
                this.pc += 1;
            }
            return;
        }
        const jumpAddress = (this.rom[this.pc] << 8) | this.rom[this.pc + 1];
        if (this.shouldJump(condition)) {
            this.pc = jumpAddress;
        }
        else {
            this.pc += 2; // Skip address bytes
        }
    }
    executeJumpRelative(instruction) {
        // HARDWARE QUIRK (hardware-errata.md E4): on silicon `jmpr` fetches TWO operand
        // bytes (its CU microcode was copied from the absolute jumps), so the 8-bit
        // offset lands in the HIGH byte (x256) and a second byte is consumed. It is
        // fully broken and the assembler now REJECTS `jmpr` (use absolute `jmp`); this
        // 1-byte-offset model is only an approximation kept for raw-bytecode callers.
        const condition = instruction & 0x0f;
        const offset = this.rom[this.pc]; // Get 8-bit offset
        // Convert to signed offset (-128 to +127)
        const signedOffset = offset & 0x80 ? offset - 256 : offset;
        if (this.shouldJump(condition)) {
            this.pc = (this.pc + signedOffset + 1) & 0xff; // +1 to skip the offset byte
        }
        else {
            this.pc++; // Skip offset byte
        }
    }
    executeALU(instruction) {
        let result = 0;
        // Control operations
        if (instruction === CU_FLAGS["opp clr"]) {
            // HARDWARE QUIRK (hardware-errata.md E6): `opp clr` is a NO-OP on silicon.
            // Its CU control word is 0 (cu_rom[0x50]=0), so the ALU is never started and
            // the flag latch (cmpo, which needs state==INVERT) never fires; the ALU IDLE
            // snoop handles only carry/sign 0x51-0x54, not 0x50. So flags and carry/sign
            // mode are all left unchanged. Do NOT resetFlags() here.
            return;
        }
        else if (instruction === CU_FLAGS["opp carry off"]) {
            this.carryEnabled = false;
            return;
        }
        else if (instruction === CU_FLAGS["opp carry on"]) {
            this.carryEnabled = true;
            return;
        }
        else if (instruction === CU_FLAGS["opp sign off"]) {
            this.signedMode = false;
            return;
        }
        else if (instruction === CU_FLAGS["opp sign on"]) {
            this.signedMode = true;
            return;
        }
        // Calculate result first
        if (instruction === CU_FLAGS["opp 0"])
            result = 0;
        else if (instruction === CU_FLAGS["opp 1"])
            result = 1;
        else if (instruction === CU_FLAGS["opp -1"])
            result = -1;
        else if (instruction === CU_FLAGS["opp a"])
            result = this.registerA;
        else if (instruction === CU_FLAGS["opp b"])
            result = this.registerB;
        else if (instruction === CU_FLAGS["opp c"])
            result = this.registerC;
        else if (instruction === CU_FLAGS["opp d"])
            result = this.registerD;
        // Unary operations
        else if (instruction === CU_FLAGS["opp ~a"])
            result = ~this.registerA;
        else if (instruction === CU_FLAGS["opp ~b"])
            result = ~this.registerB;
        else if (instruction === CU_FLAGS["opp ~c"])
            result = ~this.registerC;
        else if (instruction === CU_FLAGS["opp ~d"])
            result = ~this.registerD;
        else if (instruction === CU_FLAGS["opp -a"])
            result = -this.registerA;
        else if (instruction === CU_FLAGS["opp -b"])
            result = -this.registerB;
        else if (instruction === CU_FLAGS["opp -c"])
            result = -this.registerC;
        else if (instruction === CU_FLAGS["opp -d"])
            result = -this.registerD;
        else if (instruction === CU_FLAGS["opp a+1"])
            result = this.registerA + 1;
        else if (instruction === CU_FLAGS["opp b+1"])
            result = this.registerB + 1;
        else if (instruction === CU_FLAGS["opp c+1"])
            result = this.registerC + 1;
        else if (instruction === CU_FLAGS["opp d+1"])
            result = this.registerD + 1;
        else if (instruction === CU_FLAGS["opp a-1"])
            result = this.registerA - 1;
        else if (instruction === CU_FLAGS["opp b-1"])
            result = this.registerB - 1;
        else if (instruction === CU_FLAGS["opp c-1"])
            result = this.registerC - 1;
        else if (instruction === CU_FLAGS["opp d-1"])
            result = this.registerD - 1;
        // Binary operations - Addition. Carry (for add-with-carry) is applied
        // centrally below, together with the E3 carry-contamination model.
        else if (instruction >= CU_FLAGS["opp a+b"] && instruction <= CU_FLAGS["opp d+c"]) {
            if (instruction === CU_FLAGS["opp a+b"])
                result = this.registerA + this.registerB;
            else if (instruction === CU_FLAGS["opp a+c"])
                result = this.registerA + this.registerC;
            else if (instruction === CU_FLAGS["opp a+d"])
                result = this.registerA + this.registerD;
            else if (instruction === CU_FLAGS["opp b+a"])
                result = this.registerB + this.registerA;
            else if (instruction === CU_FLAGS["opp b+c"])
                result = this.registerB + this.registerC;
            else if (instruction === CU_FLAGS["opp b+d"])
                result = this.registerB + this.registerD;
            else if (instruction === CU_FLAGS["opp c+a"])
                result = this.registerC + this.registerA;
            else if (instruction === CU_FLAGS["opp c+b"])
                result = this.registerC + this.registerB;
            else if (instruction === CU_FLAGS["opp c+d"])
                result = this.registerC + this.registerD;
            else if (instruction === CU_FLAGS["opp d+a"])
                result = this.registerD + this.registerA;
            else if (instruction === CU_FLAGS["opp d+b"])
                result = this.registerD + this.registerB;
            else if (instruction === CU_FLAGS["opp d+c"])
                result = this.registerD + this.registerC;
        }
        // Binary operations - Subtraction
        else if (instruction === CU_FLAGS["opp a-b"])
            result = this.registerA - this.registerB;
        else if (instruction === CU_FLAGS["opp a-c"])
            result = this.registerA - this.registerC;
        else if (instruction === CU_FLAGS["opp a-d"])
            result = this.registerA - this.registerD;
        else if (instruction === CU_FLAGS["opp b-a"])
            result = this.registerB - this.registerA;
        else if (instruction === CU_FLAGS["opp b-c"])
            result = this.registerB - this.registerC;
        else if (instruction === CU_FLAGS["opp b-d"])
            result = this.registerB - this.registerD;
        else if (instruction === CU_FLAGS["opp c-a"])
            result = this.registerC - this.registerA;
        else if (instruction === CU_FLAGS["opp c-b"])
            result = this.registerC - this.registerB;
        else if (instruction === CU_FLAGS["opp c-d"])
            result = this.registerC - this.registerD;
        else if (instruction === CU_FLAGS["opp d-a"])
            result = this.registerD - this.registerA;
        else if (instruction === CU_FLAGS["opp d-b"])
            result = this.registerD - this.registerB;
        else if (instruction === CU_FLAGS["opp d-c"])
            result = this.registerD - this.registerC;
        // Binary operations - Multiplication (low)
        else if (instruction === CU_FLAGS["opp a*a"])
            result = this.registerA * this.registerA;
        else if (instruction === CU_FLAGS["opp a*b"])
            result = this.registerA * this.registerB;
        else if (instruction === CU_FLAGS["opp a*c"])
            result = this.registerA * this.registerC;
        else if (instruction === CU_FLAGS["opp a*d"])
            result = this.registerA * this.registerD;
        else if (instruction === CU_FLAGS["opp b*a"])
            result = this.registerB * this.registerA;
        else if (instruction === CU_FLAGS["opp b*b"])
            result = this.registerB * this.registerB;
        else if (instruction === CU_FLAGS["opp b*c"])
            result = this.registerB * this.registerC;
        else if (instruction === CU_FLAGS["opp b*d"])
            result = this.registerB * this.registerD;
        else if (instruction === CU_FLAGS["opp c*a"])
            result = this.registerC * this.registerA;
        else if (instruction === CU_FLAGS["opp c*b"])
            result = this.registerC * this.registerB;
        else if (instruction === CU_FLAGS["opp c*c"])
            result = this.registerC * this.registerC;
        else if (instruction === CU_FLAGS["opp c*d"])
            result = this.registerC * this.registerD;
        else if (instruction === CU_FLAGS["opp d*a"])
            result = this.registerD * this.registerA;
        else if (instruction === CU_FLAGS["opp d*b"])
            result = this.registerD * this.registerB;
        else if (instruction === CU_FLAGS["opp d*c"])
            result = this.registerD * this.registerC;
        else if (instruction === CU_FLAGS["opp d*d"])
            result = this.registerD * this.registerD;
        // Binary operations - Division. Silicon guards a zero divisor to 1 (so the
        // result is the dividend, never a trap -- errata A) and divides signed when
        // sign mode is on, truncating toward zero (errata B).
        else if (instruction >= CU_FLAGS["opp a/b"] && instruction <= CU_FLAGS["opp d/c"]) {
            const [x, y] = this.oppTwoOperands(instruction);
            result = this.divide(x, y);
        }
        // Binary operations - Logical AND
        else if (instruction === CU_FLAGS["opp a&b"])
            result = this.registerA & this.registerB;
        else if (instruction === CU_FLAGS["opp a&c"])
            result = this.registerA & this.registerC;
        else if (instruction === CU_FLAGS["opp a&d"])
            result = this.registerA & this.registerD;
        else if (instruction === CU_FLAGS["opp b&c"])
            result = this.registerB & this.registerC;
        else if (instruction === CU_FLAGS["opp b&d"])
            result = this.registerB & this.registerD;
        else if (instruction === CU_FLAGS["opp c&d"])
            result = this.registerC & this.registerD;
        // Binary operations - Logical OR
        else if (instruction === CU_FLAGS["opp a|b"])
            result = this.registerA | this.registerB;
        else if (instruction === CU_FLAGS["opp a|c"])
            result = this.registerA | this.registerC;
        else if (instruction === CU_FLAGS["opp a|d"])
            result = this.registerA | this.registerD;
        else if (instruction === CU_FLAGS["opp b|c"])
            result = this.registerB | this.registerC;
        else if (instruction === CU_FLAGS["opp b|d"])
            result = this.registerB | this.registerD;
        else if (instruction === CU_FLAGS["opp c|d"])
            result = this.registerC | this.registerD;
        // Binary operations - Special multiplication (high bits). Signed under sign
        // mode (errata B): the high byte differs from the unsigned product.
        else if (instruction >= CU_FLAGS["opp a.*a"] && instruction <= CU_FLAGS["opp d.*d"]) {
            const [x, y] = this.oppTwoOperands(instruction);
            result = this.multiplyHigh(x, y);
        }
        // HARDWARE QUIRK (hardware-errata.md E3): the carry flag is folded into the
        // adder for EVERY adder-path op (constants/identity/~/negate/inc/dec/add/sub),
        // not just add-with-carry, whenever carry mode is enabled. mult/div/and/or use
        // other units and are unaffected.
        const carryIn = this.isSumPathOpp(instruction) && this.carryEnabled && this.carryFlag ? 1 : 0;
        // HARDWARE QUIRK (hardware-errata.md E2): output-inverting ops (~x, x-1, -1,
        // x|y) latch Z/S from the PRE-inversion intermediate, and the register only
        // receives the inverted value afterwards. The intermediate byte is the
        // complement of the (un-inverted) result byte; the carry above is injected
        // into that intermediate before inversion, exactly like the silicon.
        if (this.isOutputInverting(instruction)) {
            const intermediate = (~result & 0xff) + carryIn;
            const flagSourceByte = intermediate & 0xff;
            result = ~intermediate & 0xff;
            // Zero/sign describe the intermediate; carry/overflow after an inverting op
            // are hardware don't-cares and are left cleared.
            this.zeroFlag = flagSourceByte === 0;
            this.signFlag = (flagSourceByte & 0x80) !== 0;
            // HARDWARE QUIRK (hardware-errata.md E2 carry facet): the decrements
            // `opp x-1` (0x68-0x6B) latch carry from the internal negate's borrow,
            // which is never re-derived for the inverted output. carryout = !full_sum[8]
            // = !(x==0) = (x != 0) -- the inverse of the true decrement borrow. The other
            // inverting ops (~x, -1, |) clear carry on silicon.
            if (instruction >= CU_FLAGS["opp a-1"] && instruction <= CU_FLAGS["opp d-1"]) {
                const operand = this.getRegisterByIndex(instruction - CU_FLAGS["opp a-1"]);
                this.carryFlag = (operand & 0xff) !== 0;
            }
            else {
                this.carryFlag = false;
            }
            this.overflowFlag = false;
        }
        else if (this.isSumPathOpp(instruction)) {
            // Adder-path op (const/identity/negate/inc/add/sub). Carry may be folded
            // in (E3); overflow is the true signed overflow, latched regardless of
            // sign mode (errata B).
            result += carryIn;
            this.updateFlags(result, result & 0xff, this.addSubOverflow(instruction, carryIn));
        }
        else {
            // mult / div / and: the adder is unused, so silicon clears carry
            // (cselect != 0) and the overflow flag is a don't-care. Zero/sign come
            // from the result byte.
            const resultByte = result & 0xff;
            this.zeroFlag = resultByte === 0;
            this.signFlag = (resultByte & 0x80) !== 0;
            this.carryFlag = false;
            this.overflowFlag = false;
        }
        // Determine destination register based on operation type
        // For operations like "a+b", result goes to A
        // For operations like "b+a", result goes to B
        // For operations like "c+d", result goes to C
        // For operations like "d+c", result goes to D
        const destReg = this.getALUDestinationRegister(instruction);
        // Then mask to 8 bits for storage
        this.setRegisterByIndex(destReg, result & 0xff);
    }
    // Adder-path (cselect==0) ALU ops: constants, identity, bitwise-NOT, negate,
    // increment, decrement, add and subtract (opcodes 0x55-0x83). These are the
    // ops affected by E3 carry contamination. mult/div/and/or use other units.
    isSumPathOpp(instruction) {
        return instruction >= 0x55 && instruction <= 0x83;
    }
    // ALU ops whose output is bitwise-inverted as the final datapath stage
    // (E2): opp -1, opp ~a..~d, opp a-1..d-1, and the OR group opp a|b..c|d.
    isOutputInverting(instruction) {
        return (instruction === CU_FLAGS["opp -1"] ||
            (instruction >= CU_FLAGS["opp ~a"] && instruction <= CU_FLAGS["opp ~d"]) ||
            (instruction >= CU_FLAGS["opp a-1"] && instruction <= CU_FLAGS["opp d-1"]) ||
            (instruction >= CU_FLAGS["opp a|b"] && instruction <= CU_FLAGS["opp c|d"]));
    }
    // Interpret a byte as a signed 8-bit value (-128..127).
    signed8(value) {
        const b = value & 0xff;
        return b & 0x80 ? b - 256 : b;
    }
    // The two register operands of a binary `opp` (e.g. `a.*b`, `a/b`) as raw bytes.
    oppTwoOperands(instruction) {
        const opStr = Object.entries(CU_FLAGS).find(([, v]) => v === instruction)?.[0] ?? "";
        const m = opStr.match(/^opp ([abcd]).*?([abcd])$/);
        const idx = { a: 0, b: 1, c: 2, d: 3 };
        if (!m)
            return [0, 0];
        return [this.getRegisterByIndex(idx[m[1]]), this.getRegisterByIndex(idx[m[2]])];
    }
    // Divider matching silicon: a zero divisor is forced to 1 (result = dividend,
    // errata A), and division is signed (truncating toward zero) under sign mode.
    divide(x, y) {
        const divisor = (y & 0xff) === 0 ? 1 : y & 0xff;
        if (this.signedMode) {
            return Math.trunc(this.signed8(x) / this.signed8(divisor)) & 0xff;
        }
        return Math.floor((x & 0xff) / divisor) & 0xff;
    }
    // High byte of the product; signed under sign mode (errata B).
    multiplyHigh(x, y) {
        const product = this.signedMode
            ? (this.signed8(x) * this.signed8(y)) & 0xffff
            : (x & 0xff) * (y & 0xff);
        return (product >> 8) & 0xff;
    }
    // True signed overflow of an adder-path add/sub/inc (else false), computed
    // from the SIGNED operand values -- this is what the silicon overflow flag
    // latches on every add/sub, independent of sign mode (errata B).
    addSubOverflow(instruction, carryIn) {
        const opStr = Object.entries(CU_FLAGS).find(([, v]) => v === instruction)?.[0] ?? "";
        const m = opStr.match(/^opp ([abcd])([+-])([abcd1])$/);
        if (!m)
            return false; // identity/const/negate/mult/div/etc: overflow not meaningful
        const idx = { a: 0, b: 1, c: 2, d: 3 };
        const x = this.signed8(this.getRegisterByIndex(idx[m[1]]));
        const y = m[3] === "1" ? 1 : this.signed8(this.getRegisterByIndex(idx[m[3]]));
        const signed = (m[2] === "+" ? x + y : x - y) + carryIn;
        return signed > 127 || signed < -128;
    }
    getALUDestinationRegister(instruction) {
        // On the real hardware the ALU result is written back to the FIRST
        // operand's register: `opp c+1` -> C (CO+CI in rom/cu_flags.csv),
        // `opp b+a` -> B (BO+AO2+BI), `opp a&d` -> A (AO+DO2+AI).
        const opStr = Object.entries(CU_FLAGS).find(([_, value]) => value === instruction)?.[0] ?? "";
        if (!opStr.startsWith("opp "))
            return 0; // Default to A if not found
        const firstOperand = opStr.charAt(4); // Get first character after "opp "
        switch (firstOperand) {
            case "a":
                return 0; // A register
            case "b":
                return 1; // B register
            case "c":
                return 2; // C register
            case "d":
                return 3; // D register
            default:
                return 0; // Default to A register
        }
    }
    executeLoad(instruction) {
        let address;
        let value;
        let targetReg;
        if (instruction >= CU_FLAGS["load ram[a] a"] && instruction <= CU_FLAGS["load ram[d] d"]) {
            // Load from RAM using register address
            const addrReg = Math.floor((instruction - CU_FLAGS["load ram[a] a"]) / 4);
            targetReg = (instruction - CU_FLAGS["load ram[a] a"]) % 4;
            const index = this.getRegisterByIndex(addrReg);
            this.mar = index; // HARDWARE QUIRK (errata E7): indexed RAM access clobbers MAR
            address = index | (this.ramPage << 8);
            value = this.ram[address];
            this.setRegisterByIndex(targetReg, value);
        }
        else if (instruction >= CU_FLAGS["load rom a {number}"] &&
            instruction <= CU_FLAGS["load rom d {number}"]) {
            // Load immediate value from ROM
            targetReg = instruction - CU_FLAGS["load rom a {number}"];
            value = this.rom[this.pc++];
            this.setRegisterByIndex(targetReg, value);
        }
        else if (instruction >= CU_FLAGS["load ram[{number}] a"] &&
            instruction <= CU_FLAGS["load ram[{number}] d"]) {
            // Load from RAM using constant address (the page register still applies)
            targetReg = instruction - CU_FLAGS["load ram[{number}] a"];
            const addrByte = this.rom[this.pc++];
            this.mar = addrByte; // HARDWARE QUIRK (errata E7): immediate RAM access clobbers MAR
            address = addrByte | (this.ramPage << 8);
            value = this.ram[address];
            this.setRegisterByIndex(targetReg, value);
        }
        else if (instruction >= CU_FLAGS["set a rampage"] &&
            instruction <= CU_FLAGS["set d rampage"]) {
            // Set RAM page
            const reg = instruction - CU_FLAGS["set a rampage"];
            this.ramPage = this.getRegisterByIndex(reg);
        }
    }
    executeSave(instruction) {
        let address;
        let value;
        let sourceReg;
        if (instruction >= CU_FLAGS["save a mar"] && instruction <= CU_FLAGS["save d mar"]) {
            // Save to MAR
            sourceReg = instruction - CU_FLAGS["save a mar"];
            this.mar = this.getRegisterByIndex(sourceReg);
        }
        else if (instruction >= CU_FLAGS["save a ram[current]"] &&
            instruction <= CU_FLAGS["save d ram[current]"]) {
            // Save to RAM at current MAR
            sourceReg = instruction - CU_FLAGS["save a ram[current]"];
            value = this.getRegisterByIndex(sourceReg);
            this.ram[this.mar | (this.ramPage << 8)] = value;
        }
        else if (instruction >= CU_FLAGS["save a ram[a]"] &&
            instruction <= CU_FLAGS["save d ram[d]"]) {
            // Save to RAM using register address
            sourceReg = instruction - CU_FLAGS["save a ram[a]"];
            const index = this.getRegisterByIndex(sourceReg);
            this.mar = index; // HARDWARE QUIRK (errata E7): indexed RAM access clobbers MAR
            address = index | (this.ramPage << 8);
            value = this.getRegisterByIndex(sourceReg);
            this.ram[address] = value;
        }
        else if (instruction >= CU_FLAGS["save a ram[{number}]"] &&
            instruction <= CU_FLAGS["save d ram[{number}]"]) {
            // Save to RAM using constant address (the page register still applies)
            sourceReg = instruction - CU_FLAGS["save a ram[{number}]"];
            const addrByte = this.rom[this.pc++];
            this.mar = addrByte; // HARDWARE QUIRK (errata E7): immediate RAM access clobbers MAR
            address = addrByte | (this.ramPage << 8);
            value = this.getRegisterByIndex(sourceReg);
            this.ram[address] = value;
        }
    }
    executeIO(instruction) {
        if (instruction >= CU_FLAGS["in a"] && instruction <= CU_FLAGS["in d"]) {
            const targetReg = instruction - CU_FLAGS["in a"];
            const value = this.inputCallback ? this.inputCallback() : 0;
            this.setRegisterValue(targetReg, value);
        }
        else if (instruction >= CU_FLAGS["out a"] && instruction <= CU_FLAGS["out d"]) {
            let value = this.getRegisterValue(instruction - CU_FLAGS["out a"]);
            // Convert to signed only if in signed mode and top bit is set
            if (this.signedMode && value & 0x80)
                value = value - 256;
            if (this.outputCallback) {
                this.outputCallback(value);
            }
        }
        else if (instruction === CU_FLAGS["out {number}"]) {
            // OUT immediate value
            const value = this.rom[this.pc++];
            if (this.outputCallback) {
                this.outputCallback(value);
            }
        }
        else if (instruction === CU_FLAGS["out ram[{number}]"]) {
            // OUT from RAM constant address
            const address = this.rom[this.pc++];
            this.mar = address; // HARDWARE QUIRK (errata E7): immediate RAM access clobbers MAR
            if (this.outputCallback) {
                this.outputCallback(this.ram[address]);
            }
        }
        else if (instruction >= CU_FLAGS["out ram[a]"] && instruction <= CU_FLAGS["out ram[d]"]) {
            // OUT from RAM register address
            const reg = instruction - CU_FLAGS["out ram[a]"];
            const address = this.getRegisterByIndex(reg);
            this.mar = address; // HARDWARE QUIRK (errata E7): indexed RAM access clobbers MAR
            if (this.outputCallback) {
                this.outputCallback(this.ram[address]);
            }
        }
    }
    shouldJump(condition) {
        switch (condition) {
            case 0x0:
                return true; // Unconditional
            case 0x1:
                return this.zeroFlag; // Equal
            case 0x2:
                return !this.zeroFlag; // Not Equal
            case 0x3:
                return this.carryFlag; // Less Than (unsigned)
            case 0x4:
                return this.carryFlag || this.zeroFlag; // Less Equal (unsigned)
            case 0x5:
                return !this.carryFlag && !this.zeroFlag; // Greater Than (unsigned)
            case 0x6:
                return !this.carryFlag; // Greater Equal (unsigned)
            case 0x7:
                return this.signFlag !== this.overflowFlag; // Less Than (signed)
            case 0x8:
                return this.signFlag !== this.overflowFlag || this.zeroFlag; // Less Equal (signed)
            case 0x9:
                return this.signFlag === this.overflowFlag && !this.zeroFlag; // Greater Than (signed)
            case 0xa:
                return this.signFlag === this.overflowFlag; // Greater Equal (signed)
            case 0xb:
                return this.zeroFlag; // Zero flag set
            case 0xc:
                return this.overflowFlag; // Overflow flag set
            case 0xd:
                return this.carryFlag; // Carry flag set
            case 0xe:
                return this.signFlag; // Sign flag set
            default:
                return false;
        }
    }
    getRegisterByIndex(index) {
        switch (index) {
            case 0:
                return this.registerA;
            case 1:
                return this.registerB;
            case 2:
                return this.registerC;
            case 3:
                return this.registerD;
            default:
                return 0;
        }
    }
    setRegisterByIndex(index, value) {
        value &= 0xff; // Ensure 8-bit value
        switch (index) {
            case 0:
                this.registerA = value;
                break;
            case 1:
                this.registerB = value;
                break;
            case 2:
                this.registerC = value;
                break;
            case 3:
                this.registerD = value;
                break;
        }
    }
    getConstantForCmp(type) {
        switch (type) {
            case 0:
                return 0; // Compare with 0
            case 1:
                return 1; // Compare with 1
            case 2:
                return -1; // Compare with -1
            case 3:
                return 255; // Compare with 255
            default:
                return 0;
        }
    }
    getRegisterValue(index) {
        return this.getRegisterByIndex(index);
    }
    setRegisterValue(index, value) {
        this.setRegisterByIndex(index, value);
    }
    setOutputCallback(callback) {
        this.outputCallback = callback;
    }
    setInputCallback(callback) {
        this.inputCallback = callback;
    }
    // Debug methods
    getRegisterA() {
        return this.registerA;
    }
    getRegisterB() {
        return this.registerB;
    }
    getRegisterC() {
        return this.registerC;
    }
    getRegisterD() {
        return this.registerD;
    }
    getRam() {
        return this.ram;
    }
    getProgramCounter() {
        return this.pc;
    }
    getCurrentInstruction() {
        return this.rom[this.pc];
    }
    getFlags() {
        return {
            z: this.zeroFlag,
            o: this.overflowFlag,
            c: this.carryFlag,
            s: this.signFlag,
        };
    }
}
//# sourceMappingURL=data:application/json;base64,{"version":3,"file":"hardware_vm.js","sourceRoot":"","sources":["../../../src/vm/hardware_vm.ts"],"names":[],"mappings":"AAAA,OAAO,EACL,SAAS,EACT,SAAS,EACT,SAAS,EACT,UAAU,EACV,SAAS,EACT,UAAU,EACV,UAAU,EACV,YAAY,EACZ,QAAQ,GACT,MAAM,mBAAmB,CAAC;AAE3B,MAAM,OAAO,UAAU;IACrB,YAAY;IACJ,SAAS,GAAW,CAAC,CAAC;IACtB,SAAS,GAAW,CAAC,CAAC;IACtB,SAAS,GAAW,CAAC,CAAC;IACtB,SAAS,GAAW,CAAC,CAAC;IAE9B,SAAS;IACT,iEAAiE;IACzD,GAAG,GAAa,IAAI,KAAK,CAAS,KAAK,CAAC,CAAC,IAAI,CAAC,CAAC,CAAC,CAAC;IACzD,GAAG,GAAa,IAAI,KAAK,CAAS,KAAK,CAAC,CAAC,IAAI,CAAC,CAAC,CAAC,CAAC,CAAC,uBAAuB;IACjE,GAAG,GAAW,CAAC,CAAC,CAAC,0BAA0B;IAC3C,OAAO,GAAW,CAAC,CAAC;IAE5B,QAAQ;IACA,QAAQ,GAAY,KAAK,CAAC;IAC1B,YAAY,GAAY,KAAK,CAAC;IAC9B,SAAS,GAAY,KAAK,CAAC;IAC3B,QAAQ,GAAY,KAAK,CAAC;IAC1B,YAAY,GAAY,KAAK,CAAC;IAC9B,UAAU,GAAY,KAAK,CAAC;IAEpC,kBAAkB;IACV,EAAE,GAAW,CAAC,CAAC;IAEf,cAAc,CAA2B;IACzC,aAAa,CAAgB;IAErC;QACE,IAAI,CAAC,KAAK,EAAE,CAAC;IACf,CAAC;IAED,KAAK;QACH,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;QACnB,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;QACnB,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;QACnB,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;QACnB,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,CAAC,CAAC,CAAC;QACjB,IAAI,CAAC,GAAG,GAAG,CAAC,CAAC;QACb,IAAI,CAAC,OAAO,GAAG,CAAC,CAAC;QACjB,IAAI,CAAC,EAAE,GAAG,CAAC,CAAC;QACZ,IAAI,CAAC,UAAU,EAAE,CAAC;IACpB,CAAC;IAED,UAAU;QACR,IAAI,CAAC,QAAQ,GAAG,KAAK,CAAC;QACtB,IAAI,CAAC,YAAY,GAAG,KAAK,CAAC;QAC1B,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;QACvB,IAAI,CAAC,QAAQ,GAAG,KAAK,CAAC;QACtB,IAAI,CAAC,YAAY,GAAG,KAAK,CAAC;QAC1B,IAAI,CAAC,UAAU,GAAG,KAAK,CAAC;IAC1B,CAAC;IAED,wBAAwB;IACxB,WAAW,CAAC,OAAiB;QAC3B,IAAI,CAAC,GAAG,GAAG,CAAC,GAAG,OAAO,CAAC,CAAC;QACxB,IAAI,CAAC,EAAE,GAAG,CAAC,CAAC;IACd,CAAC;IAED,yBAAyB;IACzB,UAAU;QACR,OAAO,CAAC,GAAG,IAAI,CAAC,GAAG,CAAC,CAAC;IACvB,CAAC;IAED,4EAA4E;IAC5E,4EAA4E;IAC5E,qEAAqE;IACrE,yEAAyE;IACzE,6EAA6E;IAC7E,oCAAoC;IAC5B,WAAW,CAAC,MAAc,EAAE,iBAAyB,MAAM,GAAG,IAAI,EAAE,QAAQ,GAAG,KAAK;QAC1F,4EAA4E;QAC5E,6EAA6E;QAC7E,iCAAiC;QACjC,IAAI,CAAC,QAAQ,GAAG,CAAC,cAAc,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC;QAC9C,IAAI,CAAC,QAAQ,GAAG,CAAC,cAAc,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC;QAC9C,IAAI,CAAC,SAAS,GAAG,MAAM,GAAG,GAAG,IAAI,MAAM,GAAG,CAAC,CAAC;QAC5C,uEAAuE;QACvE,0EAA0E;QAC1E,6EAA6E;QAC7E,IAAI,CAAC,YAAY,GAAG,QAAQ,CAAC;IAC/B,CAAC;IAED,0BAA0B;IAC1B,IAAI;QACF,MAAM,WAAW,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,CAAC,CAAC;QACtC,IAAI,CAAC,EAAE,EAAE,CAAC;QAEV,IAAI,WAAW,KAAK,QAAQ,CAAC,KAAK,CAAC,EAAE,CAAC;YACpC,OAAO,IAAI,CAAC;QACd,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,MAAM,CAAC,EAAE,CAAC;YAC5C,OAAO,KAAK,CAAC;QACf,CAAC;QAED,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,EAAE,CAAC;YACjE,IAAI,CAAC,WAAW,CAAC,WAAW,CAAC,CAAC;QAChC,CAAC;aAAM,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,EAAE,CAAC;YACxE,IAAI,CAAC,cAAc,CAAC,WAAW,CAAC,CAAC;QACnC,CAAC;aAAM,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,EAAE,CAAC;YACxE,IAAI,CAAC,WAAW,CAAC,WAAW,CAAC,CAAC;QAChC,CAAC;aAAM,IAAI,WAAW,IAAI,UAAU,CAAC,GAAG,IAAI,WAAW,IAAI,UAAU,CAAC,GAAG,EAAE,CAAC;YAC1E,IAAI,CAAC,mBAAmB,CAAC,WAAW,CAAC,CAAC;QACxC,CAAC;aAAM,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,EAAE,CAAC;YACxE,IAAI,CAAC,UAAU,CAAC,WAAW,CAAC,CAAC;QAC/B,CAAC;aAAM,IAAI,WAAW,IAAI,UAAU,CAAC,GAAG,IAAI,WAAW,IAAI,UAAU,CAAC,GAAG,EAAE,CAAC;YAC1E,IAAI,CAAC,WAAW,CAAC,WAAW,CAAC,CAAC;QAChC,CAAC;aAAM,IAAI,WAAW,IAAI,UAAU,CAAC,GAAG,IAAI,WAAW,IAAI,UAAU,CAAC,GAAG,EAAE,CAAC;YAC1E,IAAI,CAAC,WAAW,CAAC,WAAW,CAAC,CAAC;QAChC,CAAC;aAAM,IAAI,WAAW,IAAI,YAAY,CAAC,GAAG,IAAI,WAAW,IAAI,YAAY,CAAC,GAAG,EAAE,CAAC;YAC9E,IAAI,CAAC,SAAS,CAAC,WAAW,CAAC,CAAC;QAC9B,CAAC;QAED,OAAO,IAAI,CAAC;IACd,CAAC;IAEO,WAAW,CAAC,WAAmB;QACrC,sDAAsD;QACtD,wBAAwB;QACxB,iCAAiC;QACjC,mCAAmC;QACnC,mCAAmC;QACnC,mCAAmC;QACnC,MAAM,KAAK,GAAG,WAAW,GAAG,IAAI,CAAC;QACjC,IAAI,KAAK,KAAK,CAAC,IAAI,KAAK,GAAG,IAAI;YAAE,OAAO,CAAC,iBAAiB;QAE1D,MAAM,GAAG,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC,KAAK,GAAG,CAAC,CAAC,GAAG,CAAC,CAAC,CAAC;QACxC,MAAM,GAAG,GAAG,CAAC,CAAC,KAAK,GAAG,CAAC,CAAC,GAAG,CAAC,CAAC,GAAG,CAAC,CAAC,KAAK,GAAG,CAAC,CAAC,GAAG,CAAC,IAAI,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;QAEjE,IAAI,CAAC,kBAAkB,CAAC,GAAG,EAAE,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC,CAAC;IAC7D,CAAC;IAEO,cAAc,CAAC,WAAmB;QACxC,qEAAqE;QACrE,yEAAyE;QACzE,sEAAsE;QACtE,uEAAuE;QACvE,0EAA0E;QAC1E,0EAA0E;QAC1E,IAAI,WAAW,IAAI,SAAS,CAAC,GAAG,GAAG,IAAI,EAAE,CAAC;YACxC,OAAO;QACT,CAAC;QACD,MAAM,MAAM,GAAG,IAAI,CAAC,kBAAkB,CAAC,CAAC,WAAW,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;QAClE,MAAM,MAAM,GAAG,IAAI,CAAC,kBAAkB,CAAC,WAAW,GAAG,IAAI,CAAC,CAAC;QAC3D,6EAA6E;QAC7E,2EAA2E;QAC3E,2EAA2E;QAC3E,uCAAuC;QACvC,MAAM,OAAO,GAAG,IAAI,CAAC,YAAY,IAAI,IAAI,CAAC,SAAS,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;QAC5D,MAAM,IAAI,GAAG,MAAM,GAAG,MAAM,GAAG,OAAO,CAAC;QACvC,0EAA0E;QAC1E,wEAAwE;QACxE,qBAAqB;QACrB,MAAM,UAAU,GAAG,IAAI,CAAC,OAAO,CAAC,MAAM,CAAC,GAAG,IAAI,CAAC,OAAO,CAAC,MAAM,CAAC,GAAG,OAAO,CAAC;QACzE,IAAI,CAAC,WAAW,CAAC,IAAI,EAAE,IAAI,GAAG,IAAI,EAAE,UAAU,GAAG,GAAG,IAAI,UAAU,GAAG,CAAC,GAAG,CAAC,CAAC;IAC7E,CAAC;IAEO,WAAW,CAAC,WAAmB;QACrC,MAAM,SAAS,GAAG,WAAW,GAAG,IAAI,CAAC;QAErC,8DAA8D;QAC9D,8EAA8E;QAC9E,4EAA4E;QAC5E,6EAA6E;QAC7E,gFAAgF;QAChF,IAAI,WAAW,IAAI,QAAQ,CAAC,gBAAgB,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,gBAAgB,CAAC,EAAE,CAAC;YAC3F,MAAM,CAAC,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,CAAC,CAAC;YAC5B,IAAI,IAAI,CAAC,UAAU,CAAC,SAAS,CAAC,EAAE,CAAC;gBAC/B,IAAI,CAAC,EAAE,GAAG,CAAC,CAAC,IAAI,CAAC,CAAC,GAAG,CAAC,CAAC;YACzB,CAAC;iBAAM,CAAC;gBACN,IAAI,CAAC,EAAE,IAAI,CAAC,CAAC;YACf,CAAC;YACD,OAAO;QACT,CAAC;QAED,MAAM,WAAW,GAAG,CAAC,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,CAAC,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,GAAG,CAAC,CAAC,CAAC;QACrE,IAAI,IAAI,CAAC,UAAU,CAAC,SAAS,CAAC,EAAE,CAAC;YAC/B,IAAI,CAAC,EAAE,GAAG,WAAW,CAAC;QACxB,CAAC;aAAM,CAAC;YACN,IAAI,CAAC,EAAE,IAAI,CAAC,CAAC,CAAC,qBAAqB;QACrC,CAAC;IACH,CAAC;IAEO,mBAAmB,CAAC,WAAmB;QAC7C,gFAAgF;QAChF,4EAA4E;QAC5E,4EAA4E;QAC5E,+EAA+E;QAC/E,8EAA8E;QAC9E,MAAM,SAAS,GAAG,WAAW,GAAG,IAAI,CAAC;QACrC,MAAM,MAAM,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,CAAC,CAAC,CAAC,mBAAmB;QAErD,0CAA0C;QAC1C,MAAM,YAAY,GAAG,MAAM,GAAG,IAAI,CAAC,CAAC,CAAC,MAAM,GAAG,GAAG,CAAC,CAAC,CAAC,MAAM,CAAC;QAE3D,IAAI,IAAI,CAAC,UAAU,CAAC,SAAS,CAAC,EAAE,CAAC;YAC/B,IAAI,CAAC,EAAE,GAAG,CAAC,IAAI,CAAC,EAAE,GAAG,YAAY,GAAG,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC,6BAA6B;QAC9E,CAAC;aAAM,CAAC;YACN,IAAI,CAAC,EAAE,EAAE,CAAC,CAAC,mBAAmB;QAChC,CAAC;IACH,CAAC;IAEO,UAAU,CAAC,WAAmB;QACpC,IAAI,MAAM,GAAG,CAAC,CAAC;QAEf,qBAAqB;QACrB,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC,EAAE,CAAC;YACxC,2EAA2E;YAC3E,6EAA6E;YAC7E,6EAA6E;YAC7E,6EAA6E;YAC7E,yDAAyD;YACzD,OAAO;QACT,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,eAAe,CAAC,EAAE,CAAC;YACrD,IAAI,CAAC,YAAY,GAAG,KAAK,CAAC;YAC1B,OAAO;QACT,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,cAAc,CAAC,EAAE,CAAC;YACpD,IAAI,CAAC,YAAY,GAAG,IAAI,CAAC;YACzB,OAAO;QACT,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,cAAc,CAAC,EAAE,CAAC;YACpD,IAAI,CAAC,UAAU,GAAG,KAAK,CAAC;YACxB,OAAO;QACT,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,aAAa,CAAC,EAAE,CAAC;YACnD,IAAI,CAAC,UAAU,GAAG,IAAI,CAAC;YACvB,OAAO;QACT,CAAC;QAED,yBAAyB;QACzB,IAAI,WAAW,KAAK,QAAQ,CAAC,OAAO,CAAC;YAAE,MAAM,GAAG,CAAC,CAAC;aAC7C,IAAI,WAAW,KAAK,QAAQ,CAAC,OAAO,CAAC;YAAE,MAAM,GAAG,CAAC,CAAC;aAClD,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,CAAC,CAAC;aACpD,IAAI,WAAW,KAAK,QAAQ,CAAC,OAAO,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,CAAC;aAC/D,IAAI,WAAW,KAAK,QAAQ,CAAC,OAAO,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,CAAC;aAC/D,IAAI,WAAW,KAAK,QAAQ,CAAC,OAAO,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,CAAC;aAC/D,IAAI,WAAW,KAAK,QAAQ,CAAC,OAAO,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,CAAC;QACpE,mBAAmB;aACd,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAAE,MAAM,GAAG,CAAC,IAAI,CAAC,SAAS,CAAC;aACjE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;aACrE,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,CAAC,CAAC;QAC1E,sEAAsE;QACtE,mEAAmE;aAC9D,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,EAAE,CAAC;YAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAC7E,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;iBAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;gBAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;QACzF,CAAC;QAED,kCAAkC;aAC7B,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;QACvF,2CAA2C;aACtC,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;QACvF,2EAA2E;QAC3E,4EAA4E;QAC5E,sDAAsD;aACjD,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,EAAE,CAAC;YAClF,MAAM,CAAC,CAAC,EAAE,CAAC,CAAC,GAAG,IAAI,CAAC,cAAc,CAAC,WAAW,CAAC,CAAC;YAChD,MAAM,GAAG,IAAI,CAAC,MAAM,CAAC,CAAC,EAAE,CAAC,CAAC,CAAC;QAC7B,CAAC;QACD,kCAAkC;aAC7B,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;QACvF,iCAAiC;aAC5B,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;aAClF,IAAI,WAAW,KAAK,QAAQ,CAAC,SAAS,CAAC;YAAE,MAAM,GAAG,IAAI,CAAC,SAAS,GAAG,IAAI,CAAC,SAAS,CAAC;QACvF,4EAA4E;QAC5E,oEAAoE;aAC/D,IAAI,WAAW,IAAI,QAAQ,CAAC,UAAU,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,UAAU,CAAC,EAAE,CAAC;YACpF,MAAM,CAAC,CAAC,EAAE,CAAC,CAAC,GAAG,IAAI,CAAC,cAAc,CAAC,WAAW,CAAC,CAAC;YAChD,MAAM,GAAG,IAAI,CAAC,YAAY,CAAC,CAAC,EAAE,CAAC,CAAC,CAAC;QACnC,CAAC;QAED,4EAA4E;QAC5E,+EAA+E;QAC/E,+EAA+E;QAC/E,kCAAkC;QAClC,MAAM,OAAO,GAAG,IAAI,CAAC,YAAY,CAAC,WAAW,CAAC,IAAI,IAAI,CAAC,YAAY,IAAI,IAAI,CAAC,SAAS,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;QAE9F,6EAA6E;QAC7E,4EAA4E;QAC5E,uEAAuE;QACvE,2EAA2E;QAC3E,qEAAqE;QACrE,IAAI,IAAI,CAAC,iBAAiB,CAAC,WAAW,CAAC,EAAE,CAAC;YACxC,MAAM,YAAY,GAAG,CAAC,CAAC,MAAM,GAAG,IAAI,CAAC,GAAG,OAAO,CAAC;YAChD,MAAM,cAAc,GAAG,YAAY,GAAG,IAAI,CAAC;YAC3C,MAAM,GAAG,CAAC,YAAY,GAAG,IAAI,CAAC;YAC9B,4EAA4E;YAC5E,iDAAiD;YACjD,IAAI,CAAC,QAAQ,GAAG,cAAc,KAAK,CAAC,CAAC;YACrC,IAAI,CAAC,QAAQ,GAAG,CAAC,cAAc,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC;YAC9C,qEAAqE;YACrE,uEAAuE;YACvE,6EAA6E;YAC7E,8EAA8E;YAC9E,oDAAoD;YACpD,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,EAAE,CAAC;gBAC7E,MAAM,OAAO,GAAG,IAAI,CAAC,kBAAkB,CAAC,WAAW,GAAG,QAAQ,CAAC,SAAS,CAAC,CAAC,CAAC;gBAC3E,IAAI,CAAC,SAAS,GAAG,CAAC,OAAO,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC;YAC1C,CAAC;iBAAM,CAAC;gBACN,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;YACzB,CAAC;YACD,IAAI,CAAC,YAAY,GAAG,KAAK,CAAC;QAC5B,CAAC;aAAM,IAAI,IAAI,CAAC,YAAY,CAAC,WAAW,CAAC,EAAE,CAAC;YAC1C,yEAAyE;YACzE,uEAAuE;YACvE,wBAAwB;YACxB,MAAM,IAAI,OAAO,CAAC;YAClB,IAAI,CAAC,WAAW,CAAC,MAAM,EAAE,MAAM,GAAG,IAAI,EAAE,IAAI,CAAC,cAAc,CAAC,WAAW,EAAE,OAAO,CAAC,CAAC,CAAC;QACrF,CAAC;aAAM,CAAC;YACN,iEAAiE;YACjE,uEAAuE;YACvE,wBAAwB;YACxB,MAAM,UAAU,GAAG,MAAM,GAAG,IAAI,CAAC;YACjC,IAAI,CAAC,QAAQ,GAAG,UAAU,KAAK,CAAC,CAAC;YACjC,IAAI,CAAC,QAAQ,GAAG,CAAC,UAAU,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC;YAC1C,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;YACvB,IAAI,CAAC,YAAY,GAAG,KAAK,CAAC;QAC5B,CAAC;QAED,yDAAyD;QACzD,8CAA8C;QAC9C,8CAA8C;QAC9C,8CAA8C;QAC9C,8CAA8C;QAC9C,MAAM,OAAO,GAAG,IAAI,CAAC,yBAAyB,CAAC,WAAW,CAAC,CAAC;QAE5D,kCAAkC;QAClC,IAAI,CAAC,kBAAkB,CAAC,OAAO,EAAE,MAAM,GAAG,IAAI,CAAC,CAAC;IAClD,CAAC;IAED,6EAA6E;IAC7E,4EAA4E;IAC5E,2EAA2E;IACnE,YAAY,CAAC,WAAmB;QACtC,OAAO,WAAW,IAAI,IAAI,IAAI,WAAW,IAAI,IAAI,CAAC;IACpD,CAAC;IAED,uEAAuE;IACvE,yEAAyE;IACjE,iBAAiB,CAAC,WAAmB;QAC3C,OAAO,CACL,WAAW,KAAK,QAAQ,CAAC,QAAQ,CAAC;YAClC,CAAC,WAAW,IAAI,QAAQ,CAAC,QAAQ,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,QAAQ,CAAC,CAAC;YACxE,CAAC,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,CAAC;YAC1E,CAAC,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,SAAS,CAAC,CAAC,CAC3E,CAAC;IACJ,CAAC;IAED,wDAAwD;IAChD,OAAO,CAAC,KAAa;QAC3B,MAAM,CAAC,GAAG,KAAK,GAAG,IAAI,CAAC;QACvB,OAAO,CAAC,GAAG,IAAI,CAAC,CAAC,CAAC,CAAC,GAAG,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC;IAChC,CAAC;IAED,iFAAiF;IACzE,cAAc,CAAC,WAAmB;QACxC,MAAM,KAAK,GAAG,MAAM,CAAC,OAAO,CAAC,QAAQ,CAAC,CAAC,IAAI,CAAC,CAAC,CAAC,EAAE,CAAC,CAAC,EAAE,EAAE,CAAC,CAAC,KAAK,WAAW,CAAC,EAAE,CAAC,CAAC,CAAC,IAAI,EAAE,CAAC;QACrF,MAAM,CAAC,GAAG,KAAK,CAAC,KAAK,CAAC,2BAA2B,CAAC,CAAC;QACnD,MAAM,GAAG,GAA2B,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC;QAC/D,IAAI,CAAC,CAAC;YAAE,OAAO,CAAC,CAAC,EAAE,CAAC,CAAC,CAAC;QACtB,OAAO,CAAC,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,EAAE,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;IAClF,CAAC;IAED,8EAA8E;IAC9E,8EAA8E;IACtE,MAAM,CAAC,CAAS,EAAE,CAAS;QACjC,MAAM,OAAO,GAAG,CAAC,CAAC,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,GAAG,IAAI,CAAC;QAChD,IAAI,IAAI,CAAC,UAAU,EAAE,CAAC;YACpB,OAAO,IAAI,CAAC,KAAK,CAAC,IAAI,CAAC,OAAO,CAAC,CAAC,CAAC,GAAG,IAAI,CAAC,OAAO,CAAC,OAAO,CAAC,CAAC,GAAG,IAAI,CAAC;QACpE,CAAC;QACD,OAAO,IAAI,CAAC,KAAK,CAAC,CAAC,CAAC,GAAG,IAAI,CAAC,GAAG,OAAO,CAAC,GAAG,IAAI,CAAC;IACjD,CAAC;IAED,+DAA+D;IACvD,YAAY,CAAC,CAAS,EAAE,CAAS;QACvC,MAAM,OAAO,GAAG,IAAI,CAAC,UAAU;YAC7B,CAAC,CAAC,CAAC,IAAI,CAAC,OAAO,CAAC,CAAC,CAAC,GAAG,IAAI,CAAC,OAAO,CAAC,CAAC,CAAC,CAAC,GAAG,MAAM;YAC9C,CAAC,CAAC,CAAC,CAAC,GAAG,IAAI,CAAC,GAAG,CAAC,CAAC,GAAG,IAAI,CAAC,CAAC;QAC5B,OAAO,CAAC,OAAO,IAAI,CAAC,CAAC,GAAG,IAAI,CAAC;IAC/B,CAAC;IAED,2EAA2E;IAC3E,2EAA2E;IAC3E,iEAAiE;IACzD,cAAc,CAAC,WAAmB,EAAE,OAAe;QACzD,MAAM,KAAK,GAAG,MAAM,CAAC,OAAO,CAAC,QAAQ,CAAC,CAAC,IAAI,CAAC,CAAC,CAAC,EAAE,CAAC,CAAC,EAAE,EAAE,CAAC,CAAC,KAAK,WAAW,CAAC,EAAE,CAAC,CAAC,CAAC,IAAI,EAAE,CAAC;QACrF,MAAM,CAAC,GAAG,KAAK,CAAC,KAAK,CAAC,+BAA+B,CAAC,CAAC;QACvD,IAAI,CAAC,CAAC;YAAE,OAAO,KAAK,CAAC,CAAC,8DAA8D;QACpF,MAAM,GAAG,GAA2B,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC,EAAE,CAAC;QAC/D,MAAM,CAAC,GAAG,IAAI,CAAC,OAAO,CAAC,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;QAC3D,MAAM,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,KAAK,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,IAAI,CAAC,OAAO,CAAC,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC,CAAC;QAC9E,MAAM,MAAM,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,KAAK,GAAG,CAAC,CAAC,CAAC,CAAC,GAAG,CAAC,CAAC,CAAC,CAAC,CAAC,GAAG,CAAC,CAAC,GAAG,OAAO,CAAC;QACxD,OAAO,MAAM,GAAG,GAAG,IAAI,MAAM,GAAG,CAAC,GAAG,CAAC;IACvC,CAAC;IAEO,yBAAyB,CAAC,WAAmB;QACnD,mEAAmE;QACnE,kEAAkE;QAClE,0DAA0D;QAC1D,MAAM,KAAK,GAAG,MAAM,CAAC,OAAO,CAAC,QAAQ,CAAC,CAAC,IAAI,CAAC,CAAC,CAAC,CAAC,EAAE,KAAK,CAAC,EAAE,EAAE,CAAC,KAAK,KAAK,WAAW,CAAC,EAAE,CAAC,CAAC,CAAC,IAAI,EAAE,CAAC;QAC9F,IAAI,CAAC,KAAK,CAAC,UAAU,CAAC,MAAM,CAAC;YAAE,OAAO,CAAC,CAAC,CAAC,4BAA4B;QAErE,MAAM,YAAY,GAAG,KAAK,CAAC,MAAM,CAAC,CAAC,CAAC,CAAC,CAAC,mCAAmC;QACzE,QAAQ,YAAY,EAAE,CAAC;YACrB,KAAK,GAAG;gBACN,OAAO,CAAC,CAAC,CAAC,aAAa;YACzB,KAAK,GAAG;gBACN,OAAO,CAAC,CAAC,CAAC,aAAa;YACzB,KAAK,GAAG;gBACN,OAAO,CAAC,CAAC,CAAC,aAAa;YACzB,KAAK,GAAG;gBACN,OAAO,CAAC,CAAC,CAAC,aAAa;YACzB;gBACE,OAAO,CAAC,CAAC,CAAC,wBAAwB;QACtC,CAAC;IACH,CAAC;IAEO,WAAW,CAAC,WAAmB;QACrC,IAAI,OAAe,CAAC;QACpB,IAAI,KAAa,CAAC;QAClB,IAAI,SAAiB,CAAC;QAEtB,IAAI,WAAW,IAAI,QAAQ,CAAC,eAAe,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,eAAe,CAAC,EAAE,CAAC;YACzF,uCAAuC;YACvC,MAAM,OAAO,GAAG,IAAI,CAAC,KAAK,CAAC,CAAC,WAAW,GAAG,QAAQ,CAAC,eAAe,CAAC,CAAC,GAAG,CAAC,CAAC,CAAC;YAC1E,SAAS,GAAG,CAAC,WAAW,GAAG,QAAQ,CAAC,eAAe,CAAC,CAAC,GAAG,CAAC,CAAC;YAC1D,MAAM,KAAK,GAAG,IAAI,CAAC,kBAAkB,CAAC,OAAO,CAAC,CAAC;YAC/C,IAAI,CAAC,GAAG,GAAG,KAAK,CAAC,CAAC,8DAA8D;YAChF,OAAO,GAAG,KAAK,GAAG,CAAC,IAAI,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC;YACtC,KAAK,GAAG,IAAI,CAAC,GAAG,CAAC,OAAO,CAAC,CAAC;YAC1B,IAAI,CAAC,kBAAkB,CAAC,SAAS,EAAE,KAAK,CAAC,CAAC;QAC5C,CAAC;aAAM,IACL,WAAW,IAAI,QAAQ,CAAC,qBAAqB,CAAC;YAC9C,WAAW,IAAI,QAAQ,CAAC,qBAAqB,CAAC,EAC9C,CAAC;YACD,gCAAgC;YAChC,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,qBAAqB,CAAC,CAAC;YAC1D,KAAK,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,EAAE,CAAC,CAAC;YAC5B,IAAI,CAAC,kBAAkB,CAAC,SAAS,EAAE,KAAK,CAAC,CAAC;QAC5C,CAAC;aAAM,IACL,WAAW,IAAI,QAAQ,CAAC,sBAAsB,CAAC;YAC/C,WAAW,IAAI,QAAQ,CAAC,sBAAsB,CAAC,EAC/C,CAAC;YACD,yEAAyE;YACzE,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,sBAAsB,CAAC,CAAC;YAC3D,MAAM,QAAQ,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,EAAE,CAAC,CAAC;YACrC,IAAI,CAAC,GAAG,GAAG,QAAQ,CAAC,CAAC,gEAAgE;YACrF,OAAO,GAAG,QAAQ,GAAG,CAAC,IAAI,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC;YACzC,KAAK,GAAG,IAAI,CAAC,GAAG,CAAC,OAAO,CAAC,CAAC;YAC1B,IAAI,CAAC,kBAAkB,CAAC,SAAS,EAAE,KAAK,CAAC,CAAC;QAC5C,CAAC;aAAM,IACL,WAAW,IAAI,QAAQ,CAAC,eAAe,CAAC;YACxC,WAAW,IAAI,QAAQ,CAAC,eAAe,CAAC,EACxC,CAAC;YACD,eAAe;YACf,MAAM,GAAG,GAAG,WAAW,GAAG,QAAQ,CAAC,eAAe,CAAC,CAAC;YACpD,IAAI,CAAC,OAAO,GAAG,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC;QAC9C,CAAC;IACH,CAAC;IAEO,WAAW,CAAC,WAAmB;QACrC,IAAI,OAAe,CAAC;QACpB,IAAI,KAAa,CAAC;QAClB,IAAI,SAAiB,CAAC;QAEtB,IAAI,WAAW,IAAI,QAAQ,CAAC,YAAY,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,YAAY,CAAC,EAAE,CAAC;YACnF,cAAc;YACd,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,YAAY,CAAC,CAAC;YACjD,IAAI,CAAC,GAAG,GAAG,IAAI,CAAC,kBAAkB,CAAC,SAAS,CAAC,CAAC;QAChD,CAAC;aAAM,IACL,WAAW,IAAI,QAAQ,CAAC,qBAAqB,CAAC;YAC9C,WAAW,IAAI,QAAQ,CAAC,qBAAqB,CAAC,EAC9C,CAAC;YACD,6BAA6B;YAC7B,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,qBAAqB,CAAC,CAAC;YAC1D,KAAK,GAAG,IAAI,CAAC,kBAAkB,CAAC,SAAS,CAAC,CAAC;YAC3C,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,GAAG,GAAG,CAAC,IAAI,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC,GAAG,KAAK,CAAC;QACnD,CAAC;aAAM,IACL,WAAW,IAAI,QAAQ,CAAC,eAAe,CAAC;YACxC,WAAW,IAAI,QAAQ,CAAC,eAAe,CAAC,EACxC,CAAC;YACD,qCAAqC;YACrC,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,eAAe,CAAC,CAAC;YACpD,MAAM,KAAK,GAAG,IAAI,CAAC,kBAAkB,CAAC,SAAS,CAAC,CAAC;YACjD,IAAI,CAAC,GAAG,GAAG,KAAK,CAAC,CAAC,8DAA8D;YAChF,OAAO,GAAG,KAAK,GAAG,CAAC,IAAI,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC;YACtC,KAAK,GAAG,IAAI,CAAC,kBAAkB,CAAC,SAAS,CAAC,CAAC;YAC3C,IAAI,CAAC,GAAG,CAAC,OAAO,CAAC,GAAG,KAAK,CAAC;QAC5B,CAAC;aAAM,IACL,WAAW,IAAI,QAAQ,CAAC,sBAAsB,CAAC;YAC/C,WAAW,IAAI,QAAQ,CAAC,sBAAsB,CAAC,EAC/C,CAAC;YACD,uEAAuE;YACvE,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,sBAAsB,CAAC,CAAC;YAC3D,MAAM,QAAQ,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,EAAE,CAAC,CAAC;YACrC,IAAI,CAAC,GAAG,GAAG,QAAQ,CAAC,CAAC,gEAAgE;YACrF,OAAO,GAAG,QAAQ,GAAG,CAAC,IAAI,CAAC,OAAO,IAAI,CAAC,CAAC,CAAC;YACzC,KAAK,GAAG,IAAI,CAAC,kBAAkB,CAAC,SAAS,CAAC,CAAC;YAC3C,IAAI,CAAC,GAAG,CAAC,OAAO,CAAC,GAAG,KAAK,CAAC;QAC5B,CAAC;IACH,CAAC;IAEO,SAAS,CAAC,WAAmB;QACnC,IAAI,WAAW,IAAI,QAAQ,CAAC,MAAM,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,MAAM,CAAC,EAAE,CAAC;YACvE,MAAM,SAAS,GAAG,WAAW,GAAG,QAAQ,CAAC,MAAM,CAAC,CAAC;YACjD,MAAM,KAAK,GAAG,IAAI,CAAC,aAAa,CAAC,CAAC,CAAC,IAAI,CAAC,aAAa,EAAE,CAAC,CAAC,CAAC,CAAC,CAAC;YAC5D,IAAI,CAAC,gBAAgB,CAAC,SAAS,EAAE,KAAK,CAAC,CAAC;QAC1C,CAAC;aAAM,IAAI,WAAW,IAAI,QAAQ,CAAC,OAAO,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,OAAO,CAAC,EAAE,CAAC;YAChF,IAAI,KAAK,GAAG,IAAI,CAAC,gBAAgB,CAAC,WAAW,GAAG,QAAQ,CAAC,OAAO,CAAC,CAAC,CAAC;YACnE,8DAA8D;YAC9D,IAAI,IAAI,CAAC,UAAU,IAAI,KAAK,GAAG,IAAI;gBAAE,KAAK,GAAG,KAAK,GAAG,GAAG,CAAC;YACzD,IAAI,IAAI,CAAC,cAAc,EAAE,CAAC;gBACxB,IAAI,CAAC,cAAc,CAAC,KAAK,CAAC,CAAC;YAC7B,CAAC;QACH,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,cAAc,CAAC,EAAE,CAAC;YACpD,sBAAsB;YACtB,MAAM,KAAK,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,EAAE,CAAC,CAAC;YAClC,IAAI,IAAI,CAAC,cAAc,EAAE,CAAC;gBACxB,IAAI,CAAC,cAAc,CAAC,KAAK,CAAC,CAAC;YAC7B,CAAC;QACH,CAAC;aAAM,IAAI,WAAW,KAAK,QAAQ,CAAC,mBAAmB,CAAC,EAAE,CAAC;YACzD,gCAAgC;YAChC,MAAM,OAAO,GAAG,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,EAAE,CAAC,CAAC;YACpC,IAAI,CAAC,GAAG,GAAG,OAAO,CAAC,CAAC,gEAAgE;YACpF,IAAI,IAAI,CAAC,cAAc,EAAE,CAAC;gBACxB,IAAI,CAAC,cAAc,CAAC,IAAI,CAAC,GAAG,CAAC,OAAO,CAAC,CAAC,CAAC;YACzC,CAAC;QACH,CAAC;aAAM,IAAI,WAAW,IAAI,QAAQ,CAAC,YAAY,CAAC,IAAI,WAAW,IAAI,QAAQ,CAAC,YAAY,CAAC,EAAE,CAAC;YAC1F,gCAAgC;YAChC,MAAM,GAAG,GAAG,WAAW,GAAG,QAAQ,CAAC,YAAY,CAAC,CAAC;YACjD,MAAM,OAAO,GAAG,IAAI,CAAC,kBAAkB,CAAC,GAAG,CAAC,CAAC;YAC7C,IAAI,CAAC,GAAG,GAAG,OAAO,CAAC,CAAC,8DAA8D;YAClF,IAAI,IAAI,CAAC,cAAc,EAAE,CAAC;gBACxB,IAAI,CAAC,cAAc,CAAC,IAAI,CAAC,GAAG,CAAC,OAAO,CAAC,CAAC,CAAC;YACzC,CAAC;QACH,CAAC;IACH,CAAC;IAEO,UAAU,CAAC,SAAiB;QAClC,QAAQ,SAAS,EAAE,CAAC;YAClB,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,CAAC,gBAAgB;YAC/B,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,CAAC,CAAC,QAAQ;YAChC,KAAK,GAAG;gBACN,OAAO,CAAC,IAAI,CAAC,QAAQ,CAAC,CAAC,YAAY;YACrC,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,SAAS,CAAC,CAAC,uBAAuB;YAChD,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,SAAS,IAAI,IAAI,CAAC,QAAQ,CAAC,CAAC,wBAAwB;YAClE,KAAK,GAAG;gBACN,OAAO,CAAC,IAAI,CAAC,SAAS,IAAI,CAAC,IAAI,CAAC,QAAQ,CAAC,CAAC,0BAA0B;YACtE,KAAK,GAAG;gBACN,OAAO,CAAC,IAAI,CAAC,SAAS,CAAC,CAAC,2BAA2B;YACrD,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,KAAK,IAAI,CAAC,YAAY,CAAC,CAAC,qBAAqB;YACnE,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,KAAK,IAAI,CAAC,YAAY,IAAI,IAAI,CAAC,QAAQ,CAAC,CAAC,sBAAsB;YACrF,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,KAAK,IAAI,CAAC,YAAY,IAAI,CAAC,IAAI,CAAC,QAAQ,CAAC,CAAC,wBAAwB;YACxF,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,KAAK,IAAI,CAAC,YAAY,CAAC,CAAC,yBAAyB;YACvE,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,CAAC,CAAC,gBAAgB;YACxC,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,YAAY,CAAC,CAAC,oBAAoB;YAChD,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,SAAS,CAAC,CAAC,iBAAiB;YAC1C,KAAK,GAAG;gBACN,OAAO,IAAI,CAAC,QAAQ,CAAC,CAAC,gBAAgB;YACxC;gBACE,OAAO,KAAK,CAAC;QACjB,CAAC;IACH,CAAC;IAEO,kBAAkB,CAAC,KAAa;QACtC,QAAQ,KAAK,EAAE,CAAC;YACd,KAAK,CAAC;gBACJ,OAAO,IAAI,CAAC,SAAS,CAAC;YACxB,KAAK,CAAC;gBACJ,OAAO,IAAI,CAAC,SAAS,CAAC;YACxB,KAAK,CAAC;gBACJ,OAAO,IAAI,CAAC,SAAS,CAAC;YACxB,KAAK,CAAC;gBACJ,OAAO,IAAI,CAAC,SAAS,CAAC;YACxB;gBACE,OAAO,CAAC,CAAC;QACb,CAAC;IACH,CAAC;IAEO,kBAAkB,CAAC,KAAa,EAAE,KAAa;QACrD,KAAK,IAAI,IAAI,CAAC,CAAC,qBAAqB;QACpC,QAAQ,KAAK,EAAE,CAAC;YACd,KAAK,CAAC;gBACJ,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;gBACvB,MAAM;YACR,KAAK,CAAC;gBACJ,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;gBACvB,MAAM;YACR,KAAK,CAAC;gBACJ,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;gBACvB,MAAM;YACR,KAAK,CAAC;gBACJ,IAAI,CAAC,SAAS,GAAG,KAAK,CAAC;gBACvB,MAAM;QACV,CAAC;IACH,CAAC;IAEO,iBAAiB,CAAC,IAAY;QACpC,QAAQ,IAAI,EAAE,CAAC;YACb,KAAK,CAAC;gBACJ,OAAO,CAAC,CAAC,CAAC,iBAAiB;YAC7B,KAAK,CAAC;gBACJ,OAAO,CAAC,CAAC,CAAC,iBAAiB;YAC7B,KAAK,CAAC;gBACJ,OAAO,CAAC,CAAC,CAAC,CAAC,kBAAkB;YAC/B,KAAK,CAAC;gBACJ,OAAO,GAAG,CAAC,CAAC,mBAAmB;YACjC;gBACE,OAAO,CAAC,CAAC;QACb,CAAC;IACH,CAAC;IAEO,gBAAgB,CAAC,KAAa;QACpC,OAAO,IAAI,CAAC,kBAAkB,CAAC,KAAK,CAAC,CAAC;IACxC,CAAC;IAEO,gBAAgB,CAAC,KAAa,EAAE,KAAa;QACnD,IAAI,CAAC,kBAAkB,CAAC,KAAK,EAAE,KAAK,CAAC,CAAC;IACxC,CAAC;IAED,iBAAiB,CAAC,QAAiC;QACjD,IAAI,CAAC,cAAc,GAAG,QAAQ,CAAC;IACjC,CAAC;IAED,gBAAgB,CAAC,QAAsB;QACrC,IAAI,CAAC,aAAa,GAAG,QAAQ,CAAC;IAChC,CAAC;IAED,gBAAgB;IAChB,YAAY;QACV,OAAO,IAAI,CAAC,SAAS,CAAC;IACxB,CAAC;IACD,YAAY;QACV,OAAO,IAAI,CAAC,SAAS,CAAC;IACxB,CAAC;IACD,YAAY;QACV,OAAO,IAAI,CAAC,SAAS,CAAC;IACxB,CAAC;IACD,YAAY;QACV,OAAO,IAAI,CAAC,SAAS,CAAC;IACxB,CAAC;IACD,MAAM;QACJ,OAAO,IAAI,CAAC,GAAG,CAAC;IAClB,CAAC;IACD,iBAAiB;QACf,OAAO,IAAI,CAAC,EAAE,CAAC;IACjB,CAAC;IACD,qBAAqB;QACnB,OAAO,IAAI,CAAC,GAAG,CAAC,IAAI,CAAC,EAAE,CAAC,CAAC;IAC3B,CAAC;IACD,QAAQ;QACN,OAAO;YACL,CAAC,EAAE,IAAI,CAAC,QAAQ;YAChB,CAAC,EAAE,IAAI,CAAC,YAAY;YACpB,CAAC,EAAE,IAAI,CAAC,SAAS;YACjB,CAAC,EAAE,IAAI,CAAC,QAAQ;SACjB,CAAC;IACJ,CAAC;CACF"}